--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_V2_EtherCAT.twx CNC2_FC_V2_EtherCAT.ncd -o CNC2_FC_V2_EtherCAT.twr
CNC2_FC_V2_EtherCAT.pcf -ucf CNC2_FC_V2_EtherCAT.ucf

Design file:              CNC2_FC_V2_EtherCAT.ncd
Physical constraint file: CNC2_FC_V2_EtherCAT.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.227ns.
--------------------------------------------------------------------------------
Slack:     5.773ns IBUFG_CLK_Tx_25MHz
Report:    0.227ns skew meets   6.000ns timing constraint by 5.773ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFIO2_X1Y1.I                    1.846  0.227

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.227ns.
--------------------------------------------------------------------------------
Slack:     5.773ns IBUFG_CLK_Rx_25MHz
Report:    0.227ns skew meets   6.000ns timing constraint by 5.773ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFIO2_X3Y1.I                    1.945  0.227

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 152617988 paths analyzed, 14639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.640ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB (SLICE_X6Y4.BX), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.348ns (Levels of Logic = 1)
  Clock Path Skew:      1.938ns (1.410 - -0.528)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y46.C4      net (fanout=36)       6.297   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y46.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<7>LogicTrst
    SLICE_X6Y4.BX        net (fanout=77)       5.176   CNC2_FC_V2_EtherCAT/ibus_DataIn<7>
    SLICE_X6Y4.CLK       Tds                   0.208   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.348ns (0.875ns logic, 11.473ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_7 (FF)
  Destination:          CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.242ns (Levels of Logic = 2)
  Clock Path Skew:      1.990ns (1.410 - -0.580)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_7 to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.BQ      Tcko                  0.447   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<9>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_7
    SLICE_X31Y43.A1      net (fanout=2)        3.095   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<7>
    SLICE_X31Y43.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<7>LogicTrst_SW1
    SLICE_X31Y46.C1      net (fanout=1)        0.798   N1383
    SLICE_X31Y46.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<7>LogicTrst
    SLICE_X6Y4.BX        net (fanout=77)       5.176   CNC2_FC_V2_EtherCAT/ibus_DataIn<7>
    SLICE_X6Y4.CLK       Tds                   0.208   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.242ns (1.173ns logic, 9.069ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.183ns (Levels of Logic = 2)
  Clock Path Skew:      1.933ns (1.410 - -0.523)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y32.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X34Y44.A3      net (fanout=21)       3.234   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X34Y44.A       Tilo                  0.203   CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y46.C3      net (fanout=16)       0.712   CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y46.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<7>LogicTrst
    SLICE_X6Y4.BX        net (fanout=77)       5.176   CNC2_FC_V2_EtherCAT/ibus_DataIn<7>
    SLICE_X6Y4.CLK       Tds                   0.208   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.183ns (1.061ns logic, 9.122ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (SLICE_X6Y5.BX), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.322ns (Levels of Logic = 1)
  Clock Path Skew:      1.935ns (1.407 - -0.528)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y46.C4      net (fanout=36)       6.297   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y46.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<7>LogicTrst
    SLICE_X6Y5.BX        net (fanout=77)       5.150   CNC2_FC_V2_EtherCAT/ibus_DataIn<7>
    SLICE_X6Y5.CLK       Tds                   0.208   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.322ns (0.875ns logic, 11.447ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_7 (FF)
  Destination:          CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.216ns (Levels of Logic = 2)
  Clock Path Skew:      1.987ns (1.407 - -0.580)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_7 to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.BQ      Tcko                  0.447   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<9>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_7
    SLICE_X31Y43.A1      net (fanout=2)        3.095   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<7>
    SLICE_X31Y43.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<7>LogicTrst_SW1
    SLICE_X31Y46.C1      net (fanout=1)        0.798   N1383
    SLICE_X31Y46.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<7>LogicTrst
    SLICE_X6Y5.BX        net (fanout=77)       5.150   CNC2_FC_V2_EtherCAT/ibus_DataIn<7>
    SLICE_X6Y5.CLK       Tds                   0.208   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.216ns (1.173ns logic, 9.043ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.157ns (Levels of Logic = 2)
  Clock Path Skew:      1.930ns (1.407 - -0.523)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y32.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X34Y44.A3      net (fanout=21)       3.234   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X34Y44.A       Tilo                  0.203   CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y46.C3      net (fanout=16)       0.712   CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y46.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<7>LogicTrst
    SLICE_X6Y5.BX        net (fanout=77)       5.150   CNC2_FC_V2_EtherCAT/ibus_DataIn<7>
    SLICE_X6Y5.CLK       Tds                   0.208   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.157ns (1.061ns logic, 9.096ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMB (SLICE_X6Y6.BX), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.161ns (Levels of Logic = 1)
  Clock Path Skew:      1.933ns (1.405 - -0.528)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y46.C4      net (fanout=36)       6.297   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y46.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<7>LogicTrst
    SLICE_X6Y6.BX        net (fanout=77)       4.989   CNC2_FC_V2_EtherCAT/ibus_DataIn<7>
    SLICE_X6Y6.CLK       Tds                   0.208   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMD_O
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.161ns (0.875ns logic, 11.286ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_7 (FF)
  Destination:          CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.055ns (Levels of Logic = 2)
  Clock Path Skew:      1.985ns (1.405 - -0.580)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_7 to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.BQ      Tcko                  0.447   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<9>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_7
    SLICE_X31Y43.A1      net (fanout=2)        3.095   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<7>
    SLICE_X31Y43.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<7>LogicTrst_SW1
    SLICE_X31Y46.C1      net (fanout=1)        0.798   N1383
    SLICE_X31Y46.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<7>LogicTrst
    SLICE_X6Y6.BX        net (fanout=77)       4.989   CNC2_FC_V2_EtherCAT/ibus_DataIn<7>
    SLICE_X6Y6.CLK       Tds                   0.208   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMD_O
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.055ns (1.173ns logic, 8.882ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      9.996ns (Levels of Logic = 2)
  Clock Path Skew:      1.928ns (1.405 - -0.523)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y32.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X34Y44.A3      net (fanout=21)       3.234   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X34Y44.A       Tilo                  0.203   CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y46.C3      net (fanout=16)       0.712   CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y46.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<7>LogicTrst
    SLICE_X6Y6.BX        net (fanout=77)       4.989   CNC2_FC_V2_EtherCAT/ibus_DataIn<7>
    SLICE_X6Y6.CLK       Tds                   0.208   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMD_O
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      9.996ns (1.061ns logic, 8.935ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_6 (SLICE_X31Y46.A6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.845ns (Levels of Logic = 2)
  Clock Path Skew:      1.406ns (1.077 - -0.329)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X34Y44.A1      net (fanout=20)       0.963   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X34Y44.A       Tilo                  0.156   CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y46.A6      net (fanout=16)       0.277   CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y46.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<6>LogicTrst
                                                       CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_6
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.605ns logic, 1.240ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 3)
  Clock Path Skew:      1.384ns (1.077 - -0.307)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y41.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X43Y39.A6      net (fanout=1)        0.170   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X43Y39.A       Tilo                  0.156   N50
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X34Y44.A5      net (fanout=47)       0.939   AddressDecoderCS2n
    SLICE_X34Y44.A       Tilo                  0.156   CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y46.A6      net (fanout=16)       0.277   CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y46.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<6>LogicTrst
                                                       CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_6
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.725ns logic, 1.386ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.269ns (Levels of Logic = 2)
  Clock Path Skew:      1.396ns (1.077 - -0.319)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X34Y44.A2      net (fanout=36)       1.421   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X34Y44.A       Tilo                  0.156   CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst1
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y46.A6      net (fanout=16)       0.277   CNC2_FC_V2_EtherCAT/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y46.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<6>LogicTrst
                                                       CNC2_FC_V2_EtherCAT/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_6
    -------------------------------------------------  ---------------------------
    Total                                      2.269ns (0.571ns logic, 1.698ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_9 (SLICE_X21Y46.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Clock Path Skew:      1.465ns (1.136 - -0.329)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X21Y46.B2      net (fanout=20)       1.462   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X21Y46.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<11>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<9>LogicTrst
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_9
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (0.449ns logic, 1.462ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr_4 (SLICE_X26Y48.B6), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.941ns (Levels of Logic = 2)
  Clock Path Skew:      1.422ns (1.093 - -0.329)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X26Y48.A4      net (fanout=20)       1.320   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X26Y48.A       Tilo                  0.156   CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<4>LogicTrst
    SLICE_X26Y48.B6      net (fanout=79)       0.034   CNC2_FC_V2_EtherCAT/ibus_DataIn<4>
    SLICE_X26Y48.CLK     Tah         (-Th)    -0.197   CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_FC_V2_EtherCAT/LocalBusBridge_1/Mmux_m_next_sys_isr111
                                                       CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (0.587ns logic, 1.354ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_4 (FF)
  Destination:          CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.027ns (Levels of Logic = 3)
  Clock Path Skew:      1.450ns (1.093 - -0.357)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_4 to CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y40.AQ      Tcko                  0.200   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<5>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_4
    SLICE_X29Y45.D3      net (fanout=2)        0.649   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<4>
    SLICE_X29Y45.D       Tilo                  0.156   N1377
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<4>LogicTrst_SW1
    SLICE_X26Y48.A1      net (fanout=1)        0.635   N1377
    SLICE_X26Y48.A       Tilo                  0.156   CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<4>LogicTrst
    SLICE_X26Y48.B6      net (fanout=79)       0.034   CNC2_FC_V2_EtherCAT/ibus_DataIn<4>
    SLICE_X26Y48.CLK     Tah         (-Th)    -0.197   CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_FC_V2_EtherCAT/LocalBusBridge_1/Mmux_m_next_sys_isr111
                                                       CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (0.709ns logic, 1.318ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_4 (FF)
  Destination:          CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.205ns (Levels of Logic = 3)
  Clock Path Skew:      1.419ns (1.093 - -0.326)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_4 to CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y45.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<5>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_4
    SLICE_X29Y45.D1      net (fanout=1)        0.829   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<4>
    SLICE_X29Y45.D       Tilo                  0.156   N1377
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<4>LogicTrst_SW1
    SLICE_X26Y48.A1      net (fanout=1)        0.635   N1377
    SLICE_X26Y48.A       Tilo                  0.156   CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_FC_V2_EtherCAT/ibus_DataIn<4>LogicTrst
    SLICE_X26Y48.B6      net (fanout=79)       0.034   CNC2_FC_V2_EtherCAT/ibus_DataIn<4>
    SLICE_X26Y48.CLK     Tah         (-Th)    -0.197   CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_FC_V2_EtherCAT/LocalBusBridge_1/Mmux_m_next_sys_isr111
                                                       CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_sys_isr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (0.707ns logic, 1.498ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 582975 paths analyzed, 13939 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.865ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4 (SLICE_X51Y38.A4), 3019 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.586ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.341 - 0.360)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB16   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X48Y32.B3      net (fanout=9)        2.451   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<16>
    SLICE_X48Y32.B       Tilo                  0.205   N148
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o1_SW0
    SLICE_X48Y32.A3      net (fanout=1)        0.399   N148
    SLICE_X48Y32.A       Tilo                  0.205   N148
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o1
    SLICE_X50Y33.B2      net (fanout=6)        1.040   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o
    SLICE_X50Y33.COUT    Topcyb                0.380   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X48Y33.B1      net (fanout=1)        1.051   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X48Y33.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X52Y35.A1      net (fanout=4)        0.994   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X52Y35.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X48Y36.C1      net (fanout=6)        1.232   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X48Y36.C       Tilo                  0.205   N1142
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2_rstpot
    SLICE_X51Y38.A4      net (fanout=2)        0.841   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2_rstpot
    SLICE_X51Y38.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4_dpot
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4
    -------------------------------------------------  ---------------------------
    Total                                     11.586ns (3.575ns logic, 8.011ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.379ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.341 - 0.360)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X49Y36.A6      net (fanout=10)       1.922   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<2>
    SLICE_X49Y36.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB1_7
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X48Y31.B6      net (fanout=1)        0.512   N586
    SLICE_X48Y31.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X50Y33.A1      net (fanout=6)        1.196   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X50Y33.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X48Y33.B1      net (fanout=1)        1.051   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X48Y33.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X52Y35.A1      net (fanout=4)        0.994   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X52Y35.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X48Y36.C1      net (fanout=6)        1.232   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X48Y36.C       Tilo                  0.205   N1142
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2_rstpot
    SLICE_X51Y38.A4      net (fanout=2)        0.841   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2_rstpot
    SLICE_X51Y38.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4_dpot
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4
    -------------------------------------------------  ---------------------------
    Total                                     11.379ns (3.628ns logic, 7.751ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.347ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.341 - 0.360)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB16   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X48Y32.B3      net (fanout=9)        2.451   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<16>
    SLICE_X48Y32.B       Tilo                  0.205   N148
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o1_SW0
    SLICE_X48Y32.A3      net (fanout=1)        0.399   N148
    SLICE_X48Y32.A       Tilo                  0.205   N148
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o1
    SLICE_X50Y33.B2      net (fanout=6)        1.040   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o
    SLICE_X50Y33.DMUX    Topbd                 0.571   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X48Y34.B4      net (fanout=2)        0.884   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<3>
    SLICE_X48Y34.B       Tilo                  0.205   N1069
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW0
    SLICE_X52Y35.A3      net (fanout=2)        0.982   N60
    SLICE_X52Y35.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X48Y36.C1      net (fanout=6)        1.232   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X48Y36.C       Tilo                  0.205   N1142
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2_rstpot
    SLICE_X51Y38.A4      net (fanout=2)        0.841   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2_rstpot
    SLICE_X51Y38.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4_dpot
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4
    -------------------------------------------------  ---------------------------
    Total                                     11.347ns (3.518ns logic, 7.829ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 (SLICE_X52Y35.CX), 5941 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.581ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.350 - 0.360)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB16   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X48Y32.B3      net (fanout=9)        2.451   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<16>
    SLICE_X48Y32.B       Tilo                  0.205   N148
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o1_SW0
    SLICE_X48Y32.A3      net (fanout=1)        0.399   N148
    SLICE_X48Y32.A       Tilo                  0.205   N148
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o1
    SLICE_X50Y33.B2      net (fanout=6)        1.040   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o
    SLICE_X50Y33.COUT    Topcyb                0.380   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X48Y33.B1      net (fanout=1)        1.051   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X48Y33.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X48Y34.A3      net (fanout=4)        0.506   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X48Y34.A       Tilo                  0.205   N1069
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW3
    SLICE_X50Y35.B6      net (fanout=1)        0.689   N1187
    SLICE_X50Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X48Y35.B2      net (fanout=15)       1.050   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X48Y35.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In3
    SLICE_X52Y35.CX      net (fanout=1)        0.800   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In
    SLICE_X52Y35.CLK     Tdick                 0.136   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     11.581ns (3.592ns logic, 7.989ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.374ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.350 - 0.360)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X49Y36.A6      net (fanout=10)       1.922   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<2>
    SLICE_X49Y36.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB1_7
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X48Y31.B6      net (fanout=1)        0.512   N586
    SLICE_X48Y31.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X50Y33.A1      net (fanout=6)        1.196   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X50Y33.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X48Y33.B1      net (fanout=1)        1.051   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X48Y33.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X48Y34.A3      net (fanout=4)        0.506   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X48Y34.A       Tilo                  0.205   N1069
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW3
    SLICE_X50Y35.B6      net (fanout=1)        0.689   N1187
    SLICE_X50Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X48Y35.B2      net (fanout=15)       1.050   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X48Y35.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In3
    SLICE_X52Y35.CX      net (fanout=1)        0.800   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In
    SLICE_X52Y35.CLK     Tdick                 0.136   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     11.374ns (3.645ns logic, 7.729ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.332ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.350 - 0.360)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB16   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X48Y32.B3      net (fanout=9)        2.451   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<16>
    SLICE_X48Y32.B       Tilo                  0.205   N148
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o1_SW0
    SLICE_X48Y32.A3      net (fanout=1)        0.399   N148
    SLICE_X48Y32.A       Tilo                  0.205   N148
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o1
    SLICE_X50Y33.C3      net (fanout=6)        0.894   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o
    SLICE_X50Y33.COUT    Topcyc                0.277   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X48Y33.B1      net (fanout=1)        1.051   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X48Y33.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X48Y34.A3      net (fanout=4)        0.506   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X48Y34.A       Tilo                  0.205   N1069
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW3
    SLICE_X50Y35.B6      net (fanout=1)        0.689   N1187
    SLICE_X50Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X48Y35.B2      net (fanout=15)       1.050   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X48Y35.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In3
    SLICE_X52Y35.CX      net (fanout=1)        0.800   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In
    SLICE_X52Y35.CLK     Tdick                 0.136   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     11.332ns (3.489ns logic, 7.843ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_0 (SLICE_X48Y41.A1), 2897 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.397ns (Levels of Logic = 8)
  Clock Path Skew:      -0.027ns (0.333 - 0.360)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB16   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X48Y32.B3      net (fanout=9)        2.451   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<16>
    SLICE_X48Y32.B       Tilo                  0.205   N148
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o1_SW0
    SLICE_X48Y32.A3      net (fanout=1)        0.399   N148
    SLICE_X48Y32.A       Tilo                  0.205   N148
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o1
    SLICE_X50Y33.B2      net (fanout=6)        1.040   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o
    SLICE_X50Y33.COUT    Topcyb                0.380   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X48Y33.B1      net (fanout=1)        1.051   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X48Y33.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X48Y34.A3      net (fanout=4)        0.506   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X48Y34.A       Tilo                  0.205   N1069
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW3
    SLICE_X50Y35.B6      net (fanout=1)        0.689   N1187
    SLICE_X50Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X48Y41.A1      net (fanout=15)       1.666   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X48Y41.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_0
    -------------------------------------------------  ---------------------------
    Total                                     11.397ns (3.592ns logic, 7.805ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.190ns (Levels of Logic = 8)
  Clock Path Skew:      -0.027ns (0.333 - 0.360)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X49Y36.A6      net (fanout=10)       1.922   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<2>
    SLICE_X49Y36.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB1_7
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X48Y31.B6      net (fanout=1)        0.512   N586
    SLICE_X48Y31.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X50Y33.A1      net (fanout=6)        1.196   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X50Y33.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X48Y33.B1      net (fanout=1)        1.051   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X48Y33.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X48Y34.A3      net (fanout=4)        0.506   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X48Y34.A       Tilo                  0.205   N1069
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW3
    SLICE_X50Y35.B6      net (fanout=1)        0.689   N1187
    SLICE_X50Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X48Y41.A1      net (fanout=15)       1.666   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X48Y41.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_0
    -------------------------------------------------  ---------------------------
    Total                                     11.190ns (3.645ns logic, 7.545ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.148ns (Levels of Logic = 8)
  Clock Path Skew:      -0.027ns (0.333 - 0.360)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y22.DOB16   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X48Y32.B3      net (fanout=9)        2.451   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<16>
    SLICE_X48Y32.B       Tilo                  0.205   N148
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o1_SW0
    SLICE_X48Y32.A3      net (fanout=1)        0.399   N148
    SLICE_X48Y32.A       Tilo                  0.205   N148
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o1
    SLICE_X50Y33.C3      net (fanout=6)        0.894   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_DOB2[23]_LessThan_49_o
    SLICE_X50Y33.COUT    Topcyc                0.277   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y34.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X48Y33.B1      net (fanout=1)        1.051   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X48Y33.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X48Y34.A3      net (fanout=4)        0.506   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X48Y34.A       Tilo                  0.205   N1069
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_483_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW3
    SLICE_X50Y35.B6      net (fanout=1)        0.689   N1187
    SLICE_X50Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X48Y41.A1      net (fanout=15)       1.666   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X48Y41.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_0
    -------------------------------------------------  ---------------------------
    Total                                     11.148ns (3.489ns logic, 7.659ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y12.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.165 - 0.155)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y24.BQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<3>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_1
    RAMB16_X2Y12.DIA1    net (fanout=1)        0.150   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<1>
    RAMB16_X2Y12.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.145ns logic, 0.150ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y12.DIA14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_14 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.165 - 0.157)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_14 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y25.CQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<15>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_14
    RAMB16_X2Y12.DIA14   net (fanout=1)        0.150   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<14>
    RAMB16_X2Y12.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.145ns logic, 0.150ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y12.DIA15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_15 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.165 - 0.157)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_15 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y25.DQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<15>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_15
    RAMB16_X2Y12.DIA15   net (fanout=1)        0.150   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<15>
    RAMB16_X2Y12.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.145ns logic, 0.150ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y28.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" 
TS_TX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 857 paths analyzed, 491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.477ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (SLICE_X33Y15.C6), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 3)
  Clock Path Skew:      -0.380ns (1.601 - 1.981)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y10.AQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X34Y13.C4      net (fanout=3)        1.332   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X34Y13.C       Tilo                  0.204   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X33Y15.D2      net (fanout=6)        0.986   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X33Y15.D       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X33Y15.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X33Y15.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (1.176ns logic, 2.436ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.369ns (1.601 - 1.970)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y10.BQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X34Y13.C3      net (fanout=3)        1.023   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X34Y13.C       Tilo                  0.204   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X33Y15.D2      net (fanout=6)        0.986   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X33Y15.D       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X33Y15.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X33Y15.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (1.176ns logic, 2.127ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_9 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.588ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.344 - 0.368)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_9 to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.BQ      Tcko                  0.447   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<10>
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_9
    SLICE_X32Y15.A4      net (fanout=3)        0.674   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<9>
    SLICE_X32Y15.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<3>
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In1
    SLICE_X33Y15.D1      net (fanout=1)        0.563   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In1
    SLICE_X33Y15.D       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X33Y15.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X33Y15.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (1.233ns logic, 1.355ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y12.ENB), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.419 - 0.417)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y12.AQ      Tcko                  0.391   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X45Y21.A2      net (fanout=8)        1.960   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X45Y21.A       Tilo                  0.259   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X2Y12.ENB     net (fanout=1)        0.958   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X2Y12.CLKB    Trcck_ENB             0.220   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (0.870ns logic, 2.918ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      3.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.419 - 0.385)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y12.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X45Y21.A3      net (fanout=12)       1.545   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X45Y21.A       Tilo                  0.259   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X2Y12.ENB     net (fanout=1)        0.958   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X2Y12.CLKB    Trcck_ENB             0.220   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.373ns (0.870ns logic, 2.503ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      3.219ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.419 - 0.387)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y13.BMUX    Tshcko                0.461   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X45Y21.A1      net (fanout=12)       1.321   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X45Y21.A       Tilo                  0.259   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X2Y12.ENB     net (fanout=1)        0.958   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X2Y12.CLKB    Trcck_ENB             0.220   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (0.940ns logic, 2.279ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (SLICE_X45Y25.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.698ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.387 - 0.385)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y12.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X44Y21.D6      net (fanout=12)       1.372   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X44Y21.D       Tilo                  0.205   EtherCATPartition_inst/tx_fifo_dout<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X45Y25.CE      net (fanout=3)        1.367   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X45Y25.CLK     Tceck                 0.363   EtherCATPartition_inst/tx_fifo_dout<11>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (0.959ns logic, 2.739ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y13.BQ      Tcko                  0.391   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X44Y21.D4      net (fanout=12)       1.286   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X44Y21.D       Tilo                  0.205   EtherCATPartition_inst/tx_fifo_dout<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X45Y25.CE      net (fanout=3)        1.367   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X45Y25.CLK     Tceck                 0.363   EtherCATPartition_inst/tx_fifo_dout<11>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (0.959ns logic, 2.653ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y13.BMUX    Tshcko                0.461   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X44Y21.D5      net (fanout=12)       1.090   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X44Y21.D       Tilo                  0.205   EtherCATPartition_inst/tx_fifo_dout<7>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X45Y25.CE      net (fanout=3)        1.367   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X45Y25.CLK     Tceck                 0.363   EtherCATPartition_inst/tx_fifo_dout<11>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (1.029ns logic, 2.457ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X34Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y14.AQ      Tcko                  0.198   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X34Y14.AX      net (fanout=2)        0.162   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X34Y14.CLK     Tckdi       (-Th)    -0.041   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (SLICE_X39Y13.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y13.BQ      Tcko                  0.198   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X39Y13.B5      net (fanout=12)       0.076   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X39Y13.CLK     Tah         (-Th)    -0.155   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2-In1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.353ns logic, 0.076ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X47Y13.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y13.CQ      Tcko                  0.234   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X47Y13.CX      net (fanout=1)        0.138   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X47Y13.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.293ns logic, 0.138ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y12.CLKB
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TxControl/I0
  Logical resource: BUFG_inst_TxControl/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/TxControl_1/m_Mac_Last/CLK
  Logical resource: EtherCATPartition_inst/TxControl_1/m_Mac_Last/CK
  Location pin: SLICE_X28Y12.CLK
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" 
TS_TX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3240 paths analyzed, 1644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.216ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (SLICE_X28Y6.B4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 2)
  Clock Path Skew:      -0.388ns (1.595 - 1.983)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y15.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X27Y9.A4       net (fanout=17)       1.960   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X27Y9.AMUX     Tilo                  0.313   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_end
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_SW0
    SLICE_X28Y6.B4       net (fanout=1)        0.730   EtherCATPartition_inst/MAC100/N217
    SLICE_X28Y6.CLK      Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (1.045ns logic, 2.690ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Last (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.378ns (1.595 - 1.973)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Last to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y12.AQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Mac_Last
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X27Y9.A5       net (fanout=5)        0.878   EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X27Y9.AMUX     Tilo                  0.313   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_end
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_SW0
    SLICE_X28Y6.B4       net (fanout=1)        0.730   EtherCATPartition_inst/MAC100/N217
    SLICE_X28Y6.CLK      Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (1.062ns logic, 1.608ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.260ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.338 - 0.380)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y10.AQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    SLICE_X27Y9.A2       net (fanout=5)        1.485   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    SLICE_X27Y9.AMUX     Tilo                  0.313   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_end
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_SW0
    SLICE_X28Y6.B4       net (fanout=1)        0.730   EtherCATPartition_inst/MAC100/N217
    SLICE_X28Y6.CLK      Tas                   0.341   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.045ns logic, 2.215ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (SLICE_X29Y9.B6), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.682ns (Levels of Logic = 3)
  Clock Path Skew:      -0.388ns (1.595 - 1.983)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y15.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X27Y9.A4       net (fanout=17)       1.960   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X27Y9.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_end
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o2_SW0
    SLICE_X29Y9.A5       net (fanout=1)        0.373   EtherCATPartition_inst/MAC100/N180
    SLICE_X29Y9.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X29Y9.B6       net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X29Y9.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (1.231ns logic, 2.451ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.182ns (Levels of Logic = 3)
  Clock Path Skew:      -0.388ns (1.595 - 1.983)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y15.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X28Y9.C6       net (fanout=17)       1.614   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X28Y9.C        Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X29Y9.A4       net (fanout=1)        0.273   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X29Y9.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X29Y9.B6       net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X29Y9.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (1.177ns logic, 2.005ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.207ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.338 - 0.380)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y10.AQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    SLICE_X27Y9.A2       net (fanout=5)        1.485   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    SLICE_X27Y9.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_end
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o2_SW0
    SLICE_X29Y9.A5       net (fanout=1)        0.373   EtherCATPartition_inst/MAC100/N180
    SLICE_X29Y9.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X29Y9.B6       net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X29Y9.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      3.207ns (1.231ns logic, 1.976ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun (SLICE_X25Y9.A5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.452ns (Levels of Logic = 2)
  Clock Path Skew:      -0.365ns (1.618 - 1.983)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y15.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X25Y9.B1       net (fanout=17)       2.293   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X25Y9.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int_tx_ack_OR_32_o_SW0
    SLICE_X25Y9.A5       net (fanout=1)        0.187   EtherCATPartition_inst/MAC100/N140
    SLICE_X25Y9.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
    -------------------------------------------------  ---------------------------
    Total                                      3.452ns (0.972ns logic, 2.480ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.876ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.268 - 0.262)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y10.AQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4
    SLICE_X25Y9.B3       net (fanout=7)        0.717   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4
    SLICE_X25Y9.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int_tx_ack_OR_32_o_SW0
    SLICE_X25Y9.A5       net (fanout=1)        0.187   EtherCATPartition_inst/MAC100/N140
    SLICE_X25Y9.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (0.972ns logic, 0.904ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.268 - 0.262)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y10.BQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X25Y9.B5       net (fanout=3)        0.602   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X25Y9.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int_tx_ack_OR_32_o_SW0
    SLICE_X25Y9.A5       net (fanout=1)        0.187   EtherCATPartition_inst/MAC100/N140
    SLICE_X25Y9.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (0.972ns logic, 0.789ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet (SLICE_X29Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Last (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.958 - 0.864)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Last to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y12.AQ      Tcko                  0.200   EtherCATPartition_inst/TxControl_1/m_Mac_Last
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X29Y11.D4      net (fanout=5)        0.212   EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X29Y11.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.415ns logic, 0.212ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2 (SLICE_X32Y15.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.960 - 0.876)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y18.AQ      Tcko                  0.200   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_2
    SLICE_X32Y15.CX      net (fanout=2)        0.404   EtherCATPartition_inst/TxControl_1/m_Mac_Data<2>
    SLICE_X32Y15.CLK     Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.248ns logic, 0.404ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5 (SLICE_X32Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_5 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.706ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.959 - 0.876)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_5 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y18.BQ      Tcko                  0.200   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_5
    SLICE_X32Y13.BX      net (fanout=2)        0.458   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
    SLICE_X32Y13.CLK     Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5
    -------------------------------------------------  ---------------------------
    Total                                      0.706ns (0.248ns logic, 0.458ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Tx_FB/I0
  Logical resource: BUFG_inst_Tx_FB/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_Tx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_0/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_1/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" 
TS_RX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1161 paths analyzed, 532 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.901ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5 (SLICE_X31Y37.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.028ns (Levels of Logic = 2)
  Clock Path Skew:      -0.388ns (1.583 - 1.971)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y12.BQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X26Y16.D2      net (fanout=9)        1.207   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X26Y16.DMUX    Tilo                  0.261   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X26Y16.C4      net (fanout=1)        0.295   N920
    SLICE_X26Y16.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y37.CE      net (fanout=4)        2.346   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y37.CLK     Tceck                 0.324   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<5>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.028ns (1.180ns logic, 3.848ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.326 - 0.373)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y19.CQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10
    SLICE_X26Y16.B1      net (fanout=3)        0.828   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
    SLICE_X26Y16.B       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X26Y16.A3      net (fanout=1)        0.413   N922
    SLICE_X26Y16.A       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y16.C1      net (fanout=2)        0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y16.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y37.CE      net (fanout=4)        2.346   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y37.CLK     Tceck                 0.324   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<5>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.429ns (1.381ns logic, 4.048ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_9 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.329ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.326 - 0.373)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_9 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y19.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_9
    SLICE_X26Y16.B3      net (fanout=3)        0.728   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<9>
    SLICE_X26Y16.B       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X26Y16.A3      net (fanout=1)        0.413   N922
    SLICE_X26Y16.A       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y16.C1      net (fanout=2)        0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y16.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y37.CE      net (fanout=4)        2.346   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y37.CLK     Tceck                 0.324   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<5>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.329ns (1.381ns logic, 3.948ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 (SLICE_X31Y31.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.650ns (Levels of Logic = 2)
  Clock Path Skew:      -0.383ns (1.588 - 1.971)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y12.BQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X26Y16.D2      net (fanout=9)        1.207   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X26Y16.DMUX    Tilo                  0.261   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X26Y16.C4      net (fanout=1)        0.295   N920
    SLICE_X26Y16.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y31.CE      net (fanout=4)        1.929   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y31.CLK     Tceck                 0.363   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (1.219ns logic, 3.431ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.051ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.331 - 0.373)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y19.CQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10
    SLICE_X26Y16.B1      net (fanout=3)        0.828   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
    SLICE_X26Y16.B       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X26Y16.A3      net (fanout=1)        0.413   N922
    SLICE_X26Y16.A       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y16.C1      net (fanout=2)        0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y16.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y31.CE      net (fanout=4)        1.929   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y31.CLK     Tceck                 0.363   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.051ns (1.420ns logic, 3.631ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_9 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.951ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.331 - 0.373)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_9 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y19.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_9
    SLICE_X26Y16.B3      net (fanout=3)        0.728   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<9>
    SLICE_X26Y16.B       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X26Y16.A3      net (fanout=1)        0.413   N922
    SLICE_X26Y16.A       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y16.C1      net (fanout=2)        0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y16.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y31.CE      net (fanout=4)        1.929   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y31.CLK     Tceck                 0.363   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.951ns (1.420ns logic, 3.531ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (SLICE_X31Y31.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.647ns (Levels of Logic = 2)
  Clock Path Skew:      -0.383ns (1.588 - 1.971)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y12.BQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X26Y16.D2      net (fanout=9)        1.207   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X26Y16.DMUX    Tilo                  0.261   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X26Y16.C4      net (fanout=1)        0.295   N920
    SLICE_X26Y16.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y31.CE      net (fanout=4)        1.929   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y31.CLK     Tceck                 0.360   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.647ns (1.216ns logic, 3.431ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.048ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.331 - 0.373)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y19.CQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10
    SLICE_X26Y16.B1      net (fanout=3)        0.828   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
    SLICE_X26Y16.B       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X26Y16.A3      net (fanout=1)        0.413   N922
    SLICE_X26Y16.A       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y16.C1      net (fanout=2)        0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y16.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y31.CE      net (fanout=4)        1.929   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y31.CLK     Tceck                 0.360   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (1.417ns logic, 3.631ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_9 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.948ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.331 - 0.373)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_9 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y19.BQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_9
    SLICE_X26Y16.B3      net (fanout=3)        0.728   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<9>
    SLICE_X26Y16.B       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X26Y16.A3      net (fanout=1)        0.413   N922
    SLICE_X26Y16.A       Tilo                  0.203   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y16.C1      net (fanout=2)        0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X26Y16.C       Tilo                  0.204   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y31.CE      net (fanout=4)        1.929   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X31Y31.CLK     Tceck                 0.360   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (1.417ns logic, 3.531ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_11 (SLICE_X40Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_3 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.985 - 0.885)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_3 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y22.DQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_3
    SLICE_X40Y27.D6      net (fanout=2)        0.249   EtherCATPartition_inst/rx_axis_mac_tdata<3>
    SLICE_X40Y27.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<11>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data31
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_11
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.388ns logic, 0.249ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9 (SLICE_X40Y27.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.985 - 0.885)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y22.BQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1
    SLICE_X40Y27.B6      net (fanout=2)        0.250   EtherCATPartition_inst/rx_axis_mac_tdata<1>
    SLICE_X40Y27.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<11>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data161
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.388ns logic, 0.250ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0 (SLICE_X41Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.985 - 0.885)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y22.AQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0
    SLICE_X41Y27.A6      net (fanout=2)        0.249   EtherCATPartition_inst/rx_axis_mac_tdata<0>
    SLICE_X41Y27.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<3>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data11
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.413ns logic, 0.249ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RxControl/I0
  Logical resource: BUFG_inst_RxControl/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg/CLK
  Logical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" 
TS_RX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4271 paths analyzed, 1547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.028ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR (SLICE_X53Y3.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.240ns (Levels of Logic = 4)
  Clock Path Skew:      -0.289ns (1.700 - 1.989)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y9.C2       net (fanout=19)       1.243   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y9.C        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o1
    SLICE_X52Y2.A4       net (fanout=88)       2.885   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o
    SLICE_X52Y2.A        Tilo                  0.205   EtherCATPartition_inst/MAC100/N188
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n014825_SW0
    SLICE_X53Y3.B3       net (fanout=1)        0.489   EtherCATPartition_inst/MAC100/N188
    SLICE_X53Y3.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n0174_inv1
    SLICE_X53Y3.A5       net (fanout=1)        0.187   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n0174_inv
    SLICE_X53Y3.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    -------------------------------------------------  ---------------------------
    Total                                      6.240ns (1.436ns logic, 4.804ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.096ns (Levels of Logic = 4)
  Clock Path Skew:      -0.287ns (1.700 - 1.987)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.CQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X35Y9.C3       net (fanout=31)       1.099   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X35Y9.C        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o1
    SLICE_X52Y2.A4       net (fanout=88)       2.885   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o
    SLICE_X52Y2.A        Tilo                  0.205   EtherCATPartition_inst/MAC100/N188
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n014825_SW0
    SLICE_X53Y3.B3       net (fanout=1)        0.489   EtherCATPartition_inst/MAC100/N188
    SLICE_X53Y3.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n0174_inv1
    SLICE_X53Y3.A5       net (fanout=1)        0.187   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n0174_inv
    SLICE_X53Y3.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    -------------------------------------------------  ---------------------------
    Total                                      6.096ns (1.436ns logic, 4.660ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.086ns (Levels of Logic = 4)
  Clock Path Skew:      -0.289ns (1.700 - 1.989)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y9.C2       net (fanout=19)       1.243   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y9.C        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o1
    SLICE_X50Y3.A3       net (fanout=88)       2.845   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o
    SLICE_X50Y3.A        Tilo                  0.203   EtherCATPartition_inst/MAC100/N189
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n014825_SW1
    SLICE_X53Y3.B5       net (fanout=1)        0.377   EtherCATPartition_inst/MAC100/N189
    SLICE_X53Y3.B        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n0174_inv1
    SLICE_X53Y3.A5       net (fanout=1)        0.187   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/_n0174_inv
    SLICE_X53Y3.CLK      Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR
    -------------------------------------------------  ---------------------------
    Total                                      6.086ns (1.434ns logic, 4.652ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_27 (SLICE_X48Y8.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.095ns (Levels of Logic = 2)
  Clock Path Skew:      -0.316ns (1.673 - 1.989)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y9.C2       net (fanout=19)       1.243   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y9.C        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o1
    SLICE_X53Y5.A5       net (fanout=88)       2.443   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o
    SLICE_X53Y5.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X48Y8.CE       net (fanout=14)       1.165   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X48Y8.CLK      Tceck                 0.335   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<31>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_27
    -------------------------------------------------  ---------------------------
    Total                                      6.095ns (1.244ns logic, 4.851ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.951ns (Levels of Logic = 2)
  Clock Path Skew:      -0.314ns (1.673 - 1.987)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.CQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X35Y9.C3       net (fanout=31)       1.099   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X35Y9.C        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o1
    SLICE_X53Y5.A5       net (fanout=88)       2.443   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o
    SLICE_X53Y5.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X48Y8.CE       net (fanout=14)       1.165   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X48Y8.CLK      Tceck                 0.335   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<31>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_27
    -------------------------------------------------  ---------------------------
    Total                                      5.951ns (1.244ns logic, 4.707ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.864ns (Levels of Logic = 2)
  Clock Path Skew:      -0.315ns (1.673 - 1.988)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y14.DMUX    Tshcko                0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X35Y9.C6       net (fanout=41)       0.942   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X35Y9.C        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o1
    SLICE_X53Y5.A5       net (fanout=88)       2.443   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o
    SLICE_X53Y5.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X48Y8.CE       net (fanout=14)       1.165   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X48Y8.CLK      Tceck                 0.335   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<31>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_27
    -------------------------------------------------  ---------------------------
    Total                                      5.864ns (1.314ns logic, 4.550ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21 (SLICE_X48Y8.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.074ns (Levels of Logic = 2)
  Clock Path Skew:      -0.316ns (1.673 - 1.989)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y9.C2       net (fanout=19)       1.243   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X35Y9.C        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o1
    SLICE_X53Y5.A5       net (fanout=88)       2.443   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o
    SLICE_X53Y5.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X48Y8.CE       net (fanout=14)       1.165   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X48Y8.CLK      Tceck                 0.314   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<31>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21
    -------------------------------------------------  ---------------------------
    Total                                      6.074ns (1.223ns logic, 4.851ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.930ns (Levels of Logic = 2)
  Clock Path Skew:      -0.314ns (1.673 - 1.987)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.CQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X35Y9.C3       net (fanout=31)       1.099   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X35Y9.C        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o1
    SLICE_X53Y5.A5       net (fanout=88)       2.443   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o
    SLICE_X53Y5.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X48Y8.CE       net (fanout=14)       1.165   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X48Y8.CLK      Tceck                 0.314   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<31>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (1.223ns logic, 4.707ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.315ns (1.673 - 1.988)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y14.DMUX    Tshcko                0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X35Y9.C6       net (fanout=41)       0.942   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X35Y9.C        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o1
    SLICE_X53Y5.A5       net (fanout=88)       2.443   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_712_o
    SLICE_X53Y5.A        Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X48Y8.CE       net (fanout=14)       1.165   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X48Y8.CLK      Tceck                 0.314   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<31>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21
    -------------------------------------------------  ---------------------------
    Total                                      5.843ns (1.293ns logic, 4.550ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP (SLICE_X38Y1.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.BQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1
    SLICE_X38Y1.D2       net (fanout=9)        0.387   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<1>
    SLICE_X38Y1.CLK      Tah         (-Th)     0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.061ns logic, 0.387ns route)
                                                       (-18.7% logic, 118.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP (SLICE_X38Y1.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.BQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1
    SLICE_X38Y1.D2       net (fanout=9)        0.387   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<1>
    SLICE_X38Y1.CLK      Tah         (-Th)     0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.061ns logic, 0.387ns route)
                                                       (-18.7% logic, 118.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP (SLICE_X38Y1.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.BQ       Tcko                  0.234   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1
    SLICE_X38Y1.D2       net (fanout=9)        0.387   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<1>
    SLICE_X38Y1.CLK      Tah         (-Th)     0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.061ns logic, 0.387ns route)
                                                       (-18.7% logic, 118.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Rx_FB/I0
  Logical resource: BUFG_inst_Rx_FB/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_Rx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<7>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X34Y2.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<7>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X34Y2.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.189ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X49Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X47Y69.A5      net (fanout=824)      3.550   startup_reset
    SLICE_X47Y69.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Mmux__n026321
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X49Y68.SR      net (fanout=2)        0.653   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X49Y68.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.189ns (0.986ns logic, 4.203ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X47Y69.A3      net (fanout=2)        1.184   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X47Y69.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Mmux__n026321
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X49Y68.SR      net (fanout=2)        0.653   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X49Y68.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (0.930ns logic, 1.837ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X49Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.677ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.823ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X47Y69.A5      net (fanout=824)      3.550   startup_reset
    SLICE_X47Y69.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Mmux__n026321
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X49Y68.CLK     net (fanout=2)        0.513   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      4.823ns (0.760ns logic, 4.063ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.099ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.401ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X47Y69.A3      net (fanout=2)        1.184   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X47Y69.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Mmux__n026321
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X49Y68.CLK     net (fanout=2)        0.513   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.401ns (0.704ns logic, 1.697ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X49Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.589ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X47Y69.A3      net (fanout=2)        0.715   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X47Y69.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Mmux__n026321
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X49Y68.SR      net (fanout=2)        0.365   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X49Y68.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.509ns logic, 1.080ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.185ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X47Y69.A5      net (fanout=824)      2.275   startup_reset
    SLICE_X47Y69.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Mmux__n026321
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X49Y68.SR      net (fanout=2)        0.365   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X49Y68.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (0.545ns logic, 2.640ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X49Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.410ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.410ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X47Y69.A3      net (fanout=2)        0.715   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X47Y69.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Mmux__n026321
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X49Y68.CLK     net (fanout=2)        0.294   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (0.401ns logic, 1.009ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X49Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.006ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.006ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X47Y69.A5      net (fanout=824)      2.275   startup_reset
    SLICE_X47Y69.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Mmux__n026321
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X49Y68.CLK     net (fanout=2)        0.294   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (0.437ns logic, 2.569ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.465ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X51Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X48Y71.A2      net (fanout=824)      3.665   startup_reset
    SLICE_X48Y71.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X51Y70.SR      net (fanout=2)        0.868   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X51Y70.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.465ns (0.932ns logic, 4.533ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.954ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X48Y71.A4      net (fanout=2)        1.210   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X48Y71.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X51Y70.SR      net (fanout=2)        0.868   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X51Y70.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.876ns logic, 2.078ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X51Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.501ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.999ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X48Y71.A2      net (fanout=824)      3.665   startup_reset
    SLICE_X48Y71.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X51Y70.CLK     net (fanout=2)        0.636   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      4.999ns (0.698ns logic, 4.301ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.012ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.488ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X48Y71.A4      net (fanout=2)        1.210   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X48Y71.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X51Y70.CLK     net (fanout=2)        0.636   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.488ns (0.642ns logic, 1.846ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X51Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.728ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X48Y71.A4      net (fanout=2)        0.680   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X48Y71.A       Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X51Y70.SR      net (fanout=2)        0.553   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X51Y70.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.728ns (0.495ns logic, 1.233ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.421ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X48Y71.A2      net (fanout=824)      2.337   startup_reset
    SLICE_X48Y71.A       Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X51Y70.SR      net (fanout=2)        0.553   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X51Y70.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (0.531ns logic, 2.890ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X51Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.405ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.405ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X48Y71.A4      net (fanout=2)        0.680   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X48Y71.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X51Y70.CLK     net (fanout=2)        0.344   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (0.381ns logic, 1.024ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X51Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.098ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.098ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X48Y71.A2      net (fanout=824)      2.337   startup_reset
    SLICE_X48Y71.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X51Y70.CLK     net (fanout=2)        0.344   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (0.417ns logic, 2.681ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.812ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y27.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.812ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X43Y27.A4      net (fanout=824)      4.352   startup_reset
    SLICE_X43Y27.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X43Y27.SR      net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X43Y27.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.812ns (0.986ns logic, 4.826ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.232ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y21.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y27.A5      net (fanout=2)        0.828   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y27.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X43Y27.SR      net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X43Y27.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.232ns (0.930ns logic, 1.302ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.073ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.427ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X43Y27.A4      net (fanout=824)      4.352   startup_reset
    SLICE_X43Y27.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X43Y27.CLK     net (fanout=2)        0.315   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (0.760ns logic, 4.667ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.653ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.847ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y21.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y27.A5      net (fanout=2)        0.828   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y27.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X43Y27.CLK     net (fanout=2)        0.315   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.704ns logic, 1.143ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y27.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.265ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y21.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y27.A5      net (fanout=2)        0.465   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y27.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X43Y27.SR      net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X43Y27.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.509ns logic, 0.756ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.566ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X43Y27.A4      net (fanout=824)      2.730   startup_reset
    SLICE_X43Y27.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X43Y27.SR      net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X43Y27.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (0.545ns logic, 3.021ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.038ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.038ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y21.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y27.A5      net (fanout=2)        0.465   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y27.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X43Y27.CLK     net (fanout=2)        0.172   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.401ns logic, 0.637ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.339ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.339ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X43Y27.A4      net (fanout=824)      2.730   startup_reset
    SLICE_X43Y27.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X43Y27.CLK     net (fanout=2)        0.172   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (0.437ns logic, 2.902ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.416ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y22.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X43Y22.A4      net (fanout=824)      4.943   startup_reset
    SLICE_X43Y22.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X45Y22.SR      net (fanout=2)        0.487   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X45Y22.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.416ns (0.986ns logic, 5.430ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y21.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y22.A3      net (fanout=2)        0.728   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y22.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X45Y22.SR      net (fanout=2)        0.487   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X45Y22.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (0.930ns logic, 1.215ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y22.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.301ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.199ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X43Y22.A4      net (fanout=824)      4.943   startup_reset
    SLICE_X43Y22.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X45Y22.CLK     net (fanout=2)        0.496   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      6.199ns (0.760ns logic, 5.439ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.572ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.928ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y21.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y22.A3      net (fanout=2)        0.728   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y22.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X45Y22.CLK     net (fanout=2)        0.496   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (0.704ns logic, 1.224ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y22.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.181ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y21.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y22.A3      net (fanout=2)        0.409   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y22.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X45Y22.SR      net (fanout=2)        0.263   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X45Y22.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.509ns logic, 0.672ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X43Y22.A4      net (fanout=824)      3.085   startup_reset
    SLICE_X43Y22.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X45Y22.SR      net (fanout=2)        0.263   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X45Y22.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (0.545ns logic, 3.348ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y22.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.084ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.084ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y21.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y22.A3      net (fanout=2)        0.409   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y22.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X45Y22.CLK     net (fanout=2)        0.274   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.084ns (0.401ns logic, 0.683ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y22.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.796ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.796ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X43Y22.A4      net (fanout=824)      3.085   startup_reset
    SLICE_X43Y22.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X45Y22.CLK     net (fanout=2)        0.274   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (0.437ns logic, 3.359ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.253ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_BusDataOut_14 (SLICE_X13Y44.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.747ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<6> (PAD)
  Destination:          CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_BusDataOut_14 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.731ns (Levels of Logic = 4)
  Clock Path Delay:     2.503ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<6> to CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_BusDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A9.I                 Tiopi                 1.310   iMPG_DI<6>
                                                       iMPG_DI<6>
                                                       iMPG_DI_6_IBUF
                                                       ProtoComp913.IMUX.16
    SLICE_X11Y53.C2      net (fanout=1)        5.150   iMPG_DI_6_IBUF
    SLICE_X11Y53.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC_V2_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT62
    SLICE_X11Y53.B4      net (fanout=1)        0.327   CNC2_FC_V2_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT61
    SLICE_X11Y53.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC_V2_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT64
    SLICE_X13Y44.C4      net (fanout=1)        1.104   CNC2_FC_V2_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT63
    SLICE_X13Y44.CLK     Tas                   0.322   CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_BusDataOut<14>
                                                       CNC2_FC_V2_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT612
                                                       CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_BusDataOut_14
    -------------------------------------------------  ---------------------------
    Total                                      8.731ns (2.150ns logic, 6.581ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT/LocalBusBridge_1/m_BusDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y44.CLK     net (fanout=608)      0.924   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.503ns (1.323ns logic, 1.180ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (SLICE_X3Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.874ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_A (PAD)
  Destination:          CNC2_FC_V2_EtherCAT/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.643ns (Levels of Logic = 1)
  Clock Path Delay:     2.542ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_A to CNC2_FC_V2_EtherCAT/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A12.I                Tiopi                 1.310   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp913.IMUX.34
    SLICE_X3Y74.AX       net (fanout=1)        7.270   iMPG_A_IBUF
    SLICE_X3Y74.CLK      Tdick                 0.063   CNC2_FC_V2_EtherCAT/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<3>
                                                       CNC2_FC_V2_EtherCAT/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      8.643ns (1.373ns logic, 7.270ns route)
                                                       (15.9% logic, 84.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X3Y74.CLK      net (fanout=608)      0.963   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.542ns (1.323ns logic, 1.219ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X31Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.930ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SRI_RX<1> (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.448ns (Levels of Logic = 1)
  Clock Path Delay:     0.778ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRI_RX<1> to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   SRI_RX<1>
                                                       SRI_RX<1>
                                                       SRI_RX_1_IBUF
                                                       ProtoComp913.IMUX.4
    SLICE_X31Y66.AX      net (fanout=1)        5.075   SRI_RX_1_IBUF
    SLICE_X31Y66.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      6.448ns (1.373ns logic, 5.075ns route)
                                                       (21.3% logic, 78.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X31Y66.CLK     net (fanout=809)      0.772   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.778ns (-2.698ns logic, 3.476ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X12Y30.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.936ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               SRI_RX<0> (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.466ns (Levels of Logic = 1)
  Clock Path Delay:     1.130ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRI_RX<0> to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 0.763   SRI_RX<0>
                                                       SRI_RX<0>
                                                       SRI_RX_0_IBUF
                                                       ProtoComp913.IMUX.3
    SLICE_X12Y30.AX      net (fanout=1)        1.655   SRI_RX_0_IBUF
    SLICE_X12Y30.CLK     Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (0.811ns logic, 1.655ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.291   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X12Y30.CLK     net (fanout=809)      0.688   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.130ns (-1.453ns logic, 2.583ns route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (SLICE_X10Y41.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iXY2_STS (PAD)
  Destination:          CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 1)
  Clock Path Delay:     2.110ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iXY2_STS to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K16.I                Tiopi                 0.763   iXY2_STS
                                                       iXY2_STS
                                                       iXY2_STS_IBUF
                                                       ProtoComp913.IMUX.17
    SLICE_X10Y41.AX      net (fanout=1)        2.330   iXY2_STS_IBUF
    SLICE_X10Y41.CLK     Tckdi       (-Th)    -0.041   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<3>
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (0.804ns logic, 2.330ns route)
                                                       (25.7% logic, 74.3% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y41.CLK     net (fanout=608)      0.699   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (0.950ns logic, 1.160ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn_1 (SLICE_X43Y41.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.249ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 1)
  Clock Path Delay:     1.039ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.I                Tiopi                 0.763   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp913.IMUX.6
    SLICE_X43Y41.AX      net (fanout=3)        1.866   lb_cs_n_IBUF
    SLICE_X43Y41.CLK     Tckdi       (-Th)    -0.059   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.822ns logic, 1.866ns route)
                                                       (30.6% logic, 69.4% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.291   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X43Y41.CLK     net (fanout=809)      0.597   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.039ns (-1.453ns logic, 2.492ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 546 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  17.469ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.531ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_9 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.200ns (Levels of Logic = 6)
  Clock Path Delay:     3.244ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y51.CLK     net (fanout=608)      1.076   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.519ns logic, 1.725ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_9 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y51.CMUX    Tshcko                0.461   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_9
    SLICE_X29Y50.C3      net (fanout=3)        1.217   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<9>
    SLICE_X29Y50.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X29Y50.A2      net (fanout=1)        0.437   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X29Y50.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X13Y48.C3      net (fanout=36)       1.612   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X13Y48.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_346_o
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X21Y44.B4      net (fanout=39)       1.930   oLaserOn_OBUF
    SLICE_X21Y44.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X21Y44.A5      net (fanout=1)        0.187   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X21Y44.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.680   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     14.200ns (4.137ns logic, 10.063ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.575ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.156ns (Levels of Logic = 6)
  Clock Path Delay:     3.244ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y51.CLK     net (fanout=608)      1.076   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.519ns logic, 1.725ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y51.BMUX    Tshcko                0.461   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0
    SLICE_X29Y50.B1      net (fanout=3)        1.423   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<0>
    SLICE_X29Y50.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X29Y50.A5      net (fanout=1)        0.187   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X29Y50.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X13Y48.C3      net (fanout=36)       1.612   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X13Y48.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_346_o
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X21Y44.B4      net (fanout=39)       1.930   oLaserOn_OBUF
    SLICE_X21Y44.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X21Y44.A5      net (fanout=1)        0.187   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X21Y44.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.680   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     14.156ns (4.137ns logic, 10.019ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.612ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_5 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.119ns (Levels of Logic = 6)
  Clock Path Delay:     3.244ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y51.CLK     net (fanout=608)      1.076   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.519ns logic, 1.725ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_5 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y51.DMUX    Tshcko                0.461   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_5
    SLICE_X29Y50.B3      net (fanout=3)        1.386   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<5>
    SLICE_X29Y50.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X29Y50.A5      net (fanout=1)        0.187   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X29Y50.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X13Y48.C3      net (fanout=36)       1.612   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X13Y48.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_346_o
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X21Y44.B4      net (fanout=39)       1.930   oLaserOn_OBUF
    SLICE_X21Y44.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X21Y44.A5      net (fanout=1)        0.187   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X21Y44.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.680   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     14.119ns (4.137ns logic, 9.982ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (A13.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.041ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT/m_Led_timer_1 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.511ns (Levels of Logic = 3)
  Clock Path Delay:     3.423ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT/m_Led_timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y66.CLK      net (fanout=608)      1.255   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (1.519ns logic, 1.904ns route)
                                                       (44.4% logic, 55.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT/m_Led_timer_1 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y66.AMUX     Tshcko                0.461   CNC2_FC_V2_EtherCAT/m_Led_timer<6>
                                                       CNC2_FC_V2_EtherCAT/m_Led_timer_1
    SLICE_X3Y66.A2       net (fanout=2)        0.861   CNC2_FC_V2_EtherCAT/m_Led_timer<1>
    SLICE_X3Y66.A        Tilo                  0.259   CNC2_FC_V2_EtherCAT/n0012<22>
                                                       CNC2_FC_V2_EtherCAT/n0012<22>1
    SLICE_X3Y68.B1       net (fanout=2)        0.615   CNC2_FC_V2_EtherCAT/n0012<22>
    SLICE_X3Y68.BMUX     Tilo                  0.313   CNC2_FC_V2_EtherCAT/m_Led_timer<22>
                                                       CNC2_FC_V2_EtherCAT/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        7.621   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                     12.511ns (3.414ns logic, 9.097ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.273ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT/m_Led_timer_19 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.285ns (Levels of Logic = 3)
  Clock Path Delay:     3.417ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT/m_Led_timer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y69.CLK      net (fanout=608)      1.249   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (1.519ns logic, 1.898ns route)
                                                       (44.5% logic, 55.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT/m_Led_timer_19 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y69.BMUX     Tshcko                0.461   CNC2_FC_V2_EtherCAT/m_Led_timer<20>
                                                       CNC2_FC_V2_EtherCAT/m_Led_timer_19
    SLICE_X1Y68.B1       net (fanout=2)        0.620   CNC2_FC_V2_EtherCAT/m_Led_timer<19>
    SLICE_X1Y68.B        Tilo                  0.259   CNC2_FC_V2_EtherCAT/m_LedState_FSM_FFd2
                                                       CNC2_FC_V2_EtherCAT/n0012<22>4
    SLICE_X3Y68.B2       net (fanout=2)        0.630   CNC2_FC_V2_EtherCAT/n0012<22>3
    SLICE_X3Y68.BMUX     Tilo                  0.313   CNC2_FC_V2_EtherCAT/m_Led_timer<22>
                                                       CNC2_FC_V2_EtherCAT/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        7.621   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                     12.285ns (3.414ns logic, 8.871ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.345ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT/m_Led_timer_4 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.207ns (Levels of Logic = 3)
  Clock Path Delay:     3.423ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT/m_Led_timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y66.CLK      net (fanout=608)      1.255   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (1.519ns logic, 1.904ns route)
                                                       (44.4% logic, 55.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT/m_Led_timer_4 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y66.CQ       Tcko                  0.391   CNC2_FC_V2_EtherCAT/m_Led_timer<6>
                                                       CNC2_FC_V2_EtherCAT/m_Led_timer_4
    SLICE_X3Y66.A1       net (fanout=2)        0.627   CNC2_FC_V2_EtherCAT/m_Led_timer<4>
    SLICE_X3Y66.A        Tilo                  0.259   CNC2_FC_V2_EtherCAT/n0012<22>
                                                       CNC2_FC_V2_EtherCAT/n0012<22>1
    SLICE_X3Y68.B1       net (fanout=2)        0.615   CNC2_FC_V2_EtherCAT/n0012<22>
    SLICE_X3Y68.BMUX     Tilo                  0.313   CNC2_FC_V2_EtherCAT/m_Led_timer<22>
                                                       CNC2_FC_V2_EtherCAT/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        7.621   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                     12.207ns (3.344ns logic, 8.863ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.956ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_9 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.775ns (Levels of Logic = 5)
  Clock Path Delay:     3.244ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y51.CLK     net (fanout=608)      1.076   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.519ns logic, 1.725ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_9 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y51.CMUX    Tshcko                0.461   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_9
    SLICE_X29Y50.C3      net (fanout=3)        1.217   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<9>
    SLICE_X29Y50.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X29Y50.A2      net (fanout=1)        0.437   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X29Y50.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X13Y48.C3      net (fanout=36)       1.612   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X13Y48.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_346_o
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X28Y44.CX      net (fanout=39)       1.686   oLaserOn_OBUF
    SLICE_X28Y44.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.041   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.775ns (3.782ns logic, 7.993ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.000ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.731ns (Levels of Logic = 5)
  Clock Path Delay:     3.244ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y51.CLK     net (fanout=608)      1.076   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.519ns logic, 1.725ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y51.BMUX    Tshcko                0.461   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0
    SLICE_X29Y50.B1      net (fanout=3)        1.423   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<0>
    SLICE_X29Y50.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X29Y50.A5      net (fanout=1)        0.187   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X29Y50.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X13Y48.C3      net (fanout=36)       1.612   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X13Y48.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_346_o
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X28Y44.CX      net (fanout=39)       1.686   oLaserOn_OBUF
    SLICE_X28Y44.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.041   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.731ns (3.782ns logic, 7.949ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.037ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_5 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.694ns (Levels of Logic = 5)
  Clock Path Delay:     3.244ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y51.CLK     net (fanout=608)      1.076   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.519ns logic, 1.725ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_5 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y51.DMUX    Tshcko                0.461   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_5
    SLICE_X29Y50.B3      net (fanout=3)        1.386   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<5>
    SLICE_X29Y50.B       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X29Y50.A5      net (fanout=1)        0.187   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X29Y50.A       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X13Y48.C3      net (fanout=36)       1.612   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X13Y48.C       Tilo                  0.259   CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_346_o
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X28Y44.CX      net (fanout=39)       1.686   oLaserOn_OBUF
    SLICE_X28Y44.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_V2_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.041   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.694ns (3.782ns logic, 7.912ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.199ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 1)
  Clock Path Delay:     0.426ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X24Y24.CLK     net (fanout=809)      0.507   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (-1.839ns logic, 2.265ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        2.577   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.596ns logic, 2.577ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point oLIO_DO (J13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.703ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_V2_EtherCAT/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_637 (FF)
  Destination:          oLIO_DO (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 2)
  Clock Path Delay:     1.492ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_EtherCAT/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_637
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y43.CLK     net (fanout=608)      0.521   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.492ns (0.822ns logic, 0.670ns route)
                                                       (55.1% logic, 44.9% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2_EtherCAT/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_637 to oLIO_DO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y43.AQ      Tcko                  0.234   CNC2_FC_V2_EtherCAT/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_637
                                                       CNC2_FC_V2_EtherCAT/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_637
    SLICE_X46Y42.D3      net (fanout=2)        0.459   CNC2_FC_V2_EtherCAT/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_637
    SLICE_X46Y42.D       Tilo                  0.156   CNC2_FC_V2_EtherCAT/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_637_inv
                                                       CNC2_FC_V2_EtherCAT/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_637_inv1_INV_0
    J13.T                net (fanout=1)        0.991   CNC2_FC_V2_EtherCAT/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_637_inv
    J13.PAD              Tiotp                 1.396   oLIO_DO
                                                       oLIO_DO_OBUFT
                                                       oLIO_DO
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (1.786ns logic, 1.450ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.489ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_V2_EtherCAT/LIO_Partition_1/m_LIO_DO_0 (FF)
  Destination:          oLIO_DO (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.024ns (Levels of Logic = 1)
  Clock Path Delay:     1.490ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_EtherCAT/LIO_Partition_1/m_LIO_DO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y42.CLK     net (fanout=608)      0.519   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (0.822ns logic, 0.668ns route)
                                                       (55.2% logic, 44.8% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2_EtherCAT/LIO_Partition_1/m_LIO_DO_0 to oLIO_DO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y42.BQ      Tcko                  0.198   CNC2_FC_V2_EtherCAT/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_V2_EtherCAT/LIO_Partition_1/m_LIO_DO_0
    J13.O                net (fanout=2)        1.430   CNC2_FC_V2_EtherCAT/LIO_Partition_1/m_LIO_DO<0>
    J13.PAD              Tioop                 1.396   oLIO_DO
                                                       oLIO_DO_OBUFT
                                                       oLIO_DO
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (1.594ns logic, 1.430ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.642ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.624ns (Levels of Logic = 1)
  Clock Path Delay:     0.418ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp913.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X28Y65.CLK     net (fanout=809)      0.499   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (-1.839ns logic, 2.257ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        3.028   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (1.596ns logic, 3.028ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.560ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.440ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.336ns (Levels of Logic = 1)
  Clock Path Delay:     0.949ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp913.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.846   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.071   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X13Y3.CLK      net (fanout=129)      1.199   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (-3.441ns logic, 4.390ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.DQ       Tcko                  0.391   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    M6.O                 net (fanout=1)        2.564   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      5.336ns (2.772ns logic, 2.564ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.032ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 1)
  Clock Path Delay:     0.949ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp913.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.846   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.071   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X13Y3.CLK      net (fanout=129)      1.199   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (-3.441ns logic, 4.390ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.AQ       Tcko                  0.391   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    N5.O                 net (fanout=1)        1.972   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      4.744ns (2.772ns logic, 1.972ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.034ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.742ns (Levels of Logic = 1)
  Clock Path Delay:     0.949ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp913.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.846   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.071   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.699   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X13Y3.CLK      net (fanout=129)      1.199   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (-3.441ns logic, 4.390ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.AMUX     Tshcko                0.461   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    T6.O                 net (fanout=1)        1.900   TXD1T3_OBUF
    T6.PAD               Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      4.742ns (2.842ns logic, 1.900ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.260ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.857ns (Levels of Logic = 1)
  Clock Path Delay:     0.678ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp913.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.170   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.717   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X13Y3.CLK      net (fanout=129)      0.629   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (-1.773ns logic, 2.451ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.DMUX     Tshcko                0.244   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    T5.O                 net (fanout=1)        1.217   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (1.640ns logic, 1.217ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.285ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.882ns (Levels of Logic = 1)
  Clock Path Delay:     0.678ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp913.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.170   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.717   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X13Y3.CLK      net (fanout=129)      0.629   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (-1.773ns logic, 2.451ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.AQ       Tcko                  0.198   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    N5.O                 net (fanout=1)        1.288   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (1.594ns logic, 1.288ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.287ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.884ns (Levels of Logic = 1)
  Clock Path Delay:     0.678ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp913.IMUX.1
    BUFIO2_X1Y1.I        net (fanout=1)        1.170   IBUFG_CLK_Tx_25MHz
    BUFIO2_X1Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.717   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.310   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X13Y3.CLK      net (fanout=129)      0.629   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (-1.773ns logic, 2.451ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.AMUX     Tshcko                0.244   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    T6.O                 net (fanout=1)        1.244   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (1.640ns logic, 1.244ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 22 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.270ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (SLICE_X28Y13.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.730ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.855ns (Levels of Logic = 3)
  Clock Path Delay:     0.860ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp913.IMUX.33
    SLICE_X27Y14.D3      net (fanout=4)        3.581   RX_DV1_IBUF
    SLICE_X27Y14.D       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X27Y13.B1      net (fanout=3)        0.620   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X27Y13.BMUX    Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X28Y13.SR      net (fanout=1)        0.487   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X28Y13.CLK     Trck                  0.285   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    -------------------------------------------------  ---------------------------
    Total                                      6.855ns (2.167ns logic, 4.688ns route)
                                                       (31.6% logic, 68.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp913.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.254   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X28Y13.CLK     net (fanout=136)      0.784   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (-2.826ns logic, 3.686ns route)

--------------------------------------------------------------------------------
Slack (setup path):     4.882ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.703ns (Levels of Logic = 3)
  Clock Path Delay:     0.860ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp913.IMUX.32
    SLICE_X27Y14.D5      net (fanout=4)        2.429   RX_ER1_IBUF
    SLICE_X27Y14.D       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X27Y13.B1      net (fanout=3)        0.620   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X27Y13.BMUX    Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X28Y13.SR      net (fanout=1)        0.487   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X28Y13.CLK     Trck                  0.285   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    -------------------------------------------------  ---------------------------
    Total                                      5.703ns (2.167ns logic, 3.536ns route)
                                                       (38.0% logic, 62.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp913.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.254   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X28Y13.CLK     net (fanout=136)      0.784   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (-2.826ns logic, 3.686ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1 (SLICE_X28Y13.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.741ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.844ns (Levels of Logic = 3)
  Clock Path Delay:     0.860ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp913.IMUX.33
    SLICE_X27Y14.D3      net (fanout=4)        3.581   RX_DV1_IBUF
    SLICE_X27Y14.D       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X27Y13.B1      net (fanout=3)        0.620   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X27Y13.BMUX    Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X28Y13.SR      net (fanout=1)        0.487   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X28Y13.CLK     Trck                  0.274   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    -------------------------------------------------  ---------------------------
    Total                                      6.844ns (2.156ns logic, 4.688ns route)
                                                       (31.5% logic, 68.5% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp913.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.254   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X28Y13.CLK     net (fanout=136)      0.784   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (-2.826ns logic, 3.686ns route)

--------------------------------------------------------------------------------
Slack (setup path):     4.893ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.692ns (Levels of Logic = 3)
  Clock Path Delay:     0.860ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp913.IMUX.32
    SLICE_X27Y14.D5      net (fanout=4)        2.429   RX_ER1_IBUF
    SLICE_X27Y14.D       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In11
    SLICE_X27Y13.B1      net (fanout=3)        0.620   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
    SLICE_X27Y13.BMUX    Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH1
    SLICE_X28Y13.SR      net (fanout=1)        0.487   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH
    SLICE_X28Y13.CLK     Trck                  0.274   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    -------------------------------------------------  ---------------------------
    Total                                      5.692ns (2.156ns logic, 3.536ns route)
                                                       (37.9% logic, 62.1% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp913.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -4.254   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.622   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X28Y13.CLK     net (fanout=136)      0.784   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (-2.826ns logic, 3.686ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X16Y19.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.756ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.730ns (Levels of Logic = 2)
  Clock Path Delay:     0.961ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp913.IMUX.33
    SLICE_X25Y14.B3      net (fanout=4)        3.610   RX_DV1_IBUF
    SLICE_X25Y14.BMUX    Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o1
    SLICE_X16Y19.SR      net (fanout=3)        1.260   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o
    SLICE_X16Y19.CLK     Trck                  0.237   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      6.730ns (1.860ns logic, 4.870ns route)
                                                       (27.6% logic, 72.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp913.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -4.254   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X16Y19.CLK     net (fanout=40)       0.885   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (-2.826ns logic, 3.787ns route)

--------------------------------------------------------------------------------
Slack (setup path):     4.680ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.806ns (Levels of Logic = 2)
  Clock Path Delay:     0.961ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp913.IMUX.32
    SLICE_X25Y14.B1      net (fanout=4)        2.686   RX_ER1_IBUF
    SLICE_X25Y14.BMUX    Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o1
    SLICE_X16Y19.SR      net (fanout=3)        1.260   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_679_o
    SLICE_X16Y19.CLK     Trck                  0.237   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      5.806ns (1.860ns logic, 3.946ns route)
                                                       (32.0% logic, 68.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp913.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.718   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -4.254   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X16Y19.CLK     net (fanout=40)       0.885   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (-2.826ns logic, 3.787ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1 (SLICE_X32Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.526ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      1.866ns (Levels of Logic = 1)
  Clock Path Delay:     1.065ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp913.IMUX.32
    SLICE_X32Y3.AX       net (fanout=4)        1.055   RX_ER1_IBUF
    SLICE_X32Y3.CLK      Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (0.811ns logic, 1.055ns route)
                                                       (43.5% logic, 56.5% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp913.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.331   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.631   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.341   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X32Y3.CLK      net (fanout=136)      0.553   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (-1.551ns logic, 2.616ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (SLICE_X26Y1.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.608ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      1.966ns (Levels of Logic = 1)
  Clock Path Delay:     1.083ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp913.IMUX.29
    SLICE_X26Y1.BX       net (fanout=1)        1.162   RXD1T1_IBUF
    SLICE_X26Y1.CLK      Tckdi       (-Th)    -0.041   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.966ns (0.804ns logic, 1.162ns route)
                                                       (40.9% logic, 59.1% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp913.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.331   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.631   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.341   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X26Y1.CLK      net (fanout=136)      0.571   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (-1.551ns logic, 2.634ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (SLICE_X26Y1.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.638ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      1.996ns (Levels of Logic = 1)
  Clock Path Delay:     1.083ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 0.763   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp913.IMUX.30
    SLICE_X26Y1.CX       net (fanout=1)        1.192   RXD1T2_IBUF
    SLICE_X26Y1.CLK      Tckdi       (-Th)    -0.041   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.996ns (0.804ns logic, 1.192ns route)
                                                       (40.3% logic, 59.7% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp913.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.331   IBUFG_CLK_Rx_25MHz
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.631   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.341   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X26Y1.CLK      net (fanout=136)      0.571   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (-1.551ns logic, 2.634ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     21.640ns|     23.730ns|            0|            0|    152617988|       582991|
| TS_CLK_80MHz                  |     12.500ns|     11.865ns|      6.416ns|            0|            0|       582975|           16|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.189ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.465ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.812ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.416ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_TX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_TX_CLK1                     |     40.000ns|     16.000ns|      9.216ns|            0|            0|            0|         4097|
| TS_CLK_Tx50MHz_DCM            |     20.000ns|      4.477ns|          N/A|            0|            0|          857|            0|
| TS_CLK_Tx25MHz_DCM            |     40.000ns|      9.216ns|          N/A|            0|            0|         3240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RX_CLK1                     |     40.000ns|     16.000ns|     14.028ns|            0|            0|            0|         5432|
| TS_CLK_Rx50MHz_DCM            |     20.000ns|      5.901ns|          N/A|            0|            0|         1161|            0|
| TS_CLK_Rx25MHz_DCM            |     40.000ns|     14.028ns|          N/A|            0|            0|         4271|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+--------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
------------+------------+------------+------------+------------+--------------------+--------+
RXD1T0      |    3.543(R)|      SLOW  |   -1.183(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T1      |    2.624(R)|      SLOW  |   -0.608(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T2      |    2.649(R)|      SLOW  |   -0.638(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T3      |    3.018(R)|      SLOW  |   -0.864(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RX_DV1      |    6.270(R)|      SLOW  |   -1.176(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    6.244(R)|      SLOW  |   -1.636(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
RX_ER1      |    5.118(R)|      SLOW  |   -0.526(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    5.320(R)|      SLOW  |   -0.889(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
------------+------------+------------+------------+------------+--------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX_DV1      |    5.566(R)|      SLOW  |   -2.255(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
RX_ER1      |    4.642(R)|      SLOW  |   -1.727(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<0>   |    3.489(R)|      SLOW  |   -0.936(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    6.070(R)|      SLOW  |   -2.687(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iLIO_DI     |    4.206(R)|      SLOW  |   -1.932(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    6.126(R)|      SLOW  |   -3.256(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    5.438(R)|      SLOW  |   -2.778(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    5.440(R)|      SLOW  |   -2.686(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |    5.360(R)|      SLOW  |   -2.650(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    4.867(R)|      SLOW  |   -2.350(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    4.397(R)|      SLOW  |   -1.889(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    5.049(R)|      SLOW  |   -2.445(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    5.915(R)|      SLOW  |   -2.969(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    6.253(R)|      SLOW  |   -3.044(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    2.462(R)|      SLOW  |   -0.999(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    4.179(R)|      SLOW  |   -1.249(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.121(R)|      SLOW  |   -1.405(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.315(R)|      SLOW  |   -1.487(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
TXD1T0      |         6.560(R)|      SLOW  |         3.714(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T1      |         5.950(R)|      SLOW  |         3.260(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T2      |         5.968(R)|      SLOW  |         3.285(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T3      |         5.966(R)|      SLOW  |         3.287(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TX_EN1      |         5.945(R)|      SLOW  |         3.376(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        10.045(R)|      SLOW  |         4.686(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |        11.080(R)|      SLOW  |         5.799(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         7.985(R)|      SLOW  |         4.199(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         8.710(R)|      SLOW  |         4.642(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.414(R)|      SLOW  |         5.876(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        15.959(R)|      SLOW  |         8.626(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         8.670(R)|      SLOW  |         4.489(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        15.044(R)|      SLOW  |         5.873(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        17.469(R)|      SLOW  |         7.062(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        14.635(R)|      SLOW  |         6.525(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.841(R)|      SLOW  |         5.470(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |        10.312(R)|      SLOW  |         5.791(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |        10.235(R)|      SLOW  |         5.771(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         8.566(R)|      SLOW  |         4.685(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         8.668(R)|      SLOW  |         4.737(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.811(R)|      SLOW  |         4.864(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.798(R)|      SLOW  |         4.788(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |         9.961(R)|      SLOW  |         5.649(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    7.014|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |    5.936|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.671|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 5.317; Ideal Clock Offset To Actual Clock -8.906; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RX_DV1            |    5.566(R)|      SLOW  |   -2.255(R)|      FAST  |   19.434|    2.255|        8.590|
RX_ER1            |    4.642(R)|      SLOW  |   -1.727(R)|      FAST  |   20.358|    1.727|        9.316|
SRI_RX<0>         |    3.489(R)|      SLOW  |   -0.936(R)|      FAST  |   21.511|    0.936|       10.288|
SRI_RX<1>         |    6.070(R)|      SLOW  |   -2.687(R)|      FAST  |   18.930|    2.687|        8.122|
iLIO_DI           |    4.206(R)|      SLOW  |   -1.932(R)|      FAST  |   20.794|    1.932|        9.431|
iMPG_A            |    6.126(R)|      SLOW  |   -3.256(R)|      FAST  |   18.874|    3.256|        7.809|
iMPG_B            |    5.438(R)|      SLOW  |   -2.778(R)|      FAST  |   19.562|    2.778|        8.392|
iMPG_DI<0>        |    5.440(R)|      SLOW  |   -2.686(R)|      FAST  |   19.560|    2.686|        8.437|
iMPG_DI<1>        |    5.360(R)|      SLOW  |   -2.650(R)|      FAST  |   19.640|    2.650|        8.495|
iMPG_DI<2>        |    4.867(R)|      SLOW  |   -2.350(R)|      FAST  |   20.133|    2.350|        8.891|
iMPG_DI<3>        |    4.397(R)|      SLOW  |   -1.889(R)|      FAST  |   20.603|    1.889|        9.357|
iMPG_DI<4>        |    5.049(R)|      SLOW  |   -2.445(R)|      FAST  |   19.951|    2.445|        8.753|
iMPG_DI<5>        |    5.915(R)|      SLOW  |   -2.969(R)|      FAST  |   19.085|    2.969|        8.058|
iMPG_DI<6>        |    6.253(R)|      SLOW  |   -3.044(R)|      FAST  |   18.747|    3.044|        7.852|
iXY2_STS          |    2.462(R)|      SLOW  |   -0.999(R)|      FAST  |   22.538|    0.999|       10.770|
lb_cs_n           |    4.179(R)|      SLOW  |   -1.249(R)|      FAST  |   20.821|    1.249|        9.786|
lb_rd_n           |    4.121(R)|      SLOW  |   -1.405(R)|      FAST  |   20.879|    1.405|        9.737|
lb_wr_n           |    4.315(R)|      SLOW  |   -1.487(R)|      FAST  |   20.685|    1.487|        9.599|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.253|         -  |      -0.936|         -  |   18.747|    0.936|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 5.744; Ideal Clock Offset To Actual Clock 13.398; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    3.543(R)|      SLOW  |   -1.183(R)|      FAST  |    6.457|   31.183|      -12.363|
RXD1T1            |    2.624(R)|      SLOW  |   -0.608(R)|      FAST  |    7.376|   30.608|      -11.616|
RXD1T2            |    2.649(R)|      SLOW  |   -0.638(R)|      FAST  |    7.351|   30.638|      -11.644|
RXD1T3            |    3.018(R)|      SLOW  |   -0.864(R)|      FAST  |    6.982|   30.864|      -11.941|
RX_DV1            |    6.270(R)|      SLOW  |   -1.176(R)|      FAST  |    3.730|   31.176|      -13.723|
                  |    6.244(R)|      SLOW  |   -1.636(R)|      FAST  |    3.756|   31.636|      -13.940|
RX_ER1            |    5.118(R)|      SLOW  |   -0.526(R)|      FAST  |    4.882|   30.526|      -12.822|
                  |    5.320(R)|      SLOW  |   -0.889(R)|      FAST  |    4.680|   30.889|      -13.105|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.270|         -  |      -0.526|         -  |    3.730|   30.526|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 9.484 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       10.045|      SLOW  |        4.686|      FAST  |         2.060|
SRI_RTS<1>                                     |       11.080|      SLOW  |        5.799|      FAST  |         3.095|
SRI_TX<0>                                      |        7.985|      SLOW  |        4.199|      FAST  |         0.000|
SRI_TX<1>                                      |        8.710|      SLOW  |        4.642|      FAST  |         0.725|
lb_int                                         |       10.414|      SLOW  |        5.876|      FAST  |         2.429|
led_1                                          |       15.959|      SLOW  |        8.626|      FAST  |         7.974|
oLIO_DO                                        |        8.670|      SLOW  |        4.489|      FAST  |         0.685|
oLaser1                                        |       15.044|      SLOW  |        5.873|      FAST  |         7.059|
oLaser2                                        |       17.469|      SLOW  |        7.062|      FAST  |         9.484|
oLaserOn                                       |       14.635|      SLOW  |        6.525|      FAST  |         6.650|
oSPIDAC_CLK                                    |        9.841|      SLOW  |        5.470|      FAST  |         1.856|
oSPIDAC_CSn                                    |       10.312|      SLOW  |        5.791|      FAST  |         2.327|
oSPIDAC_DO                                     |       10.235|      SLOW  |        5.771|      FAST  |         2.250|
oXY2_CLK                                       |        8.566|      SLOW  |        4.685|      FAST  |         0.581|
oXY2_DAT<0>                                    |        8.668|      SLOW  |        4.737|      FAST  |         0.683|
oXY2_DAT<1>                                    |        8.811|      SLOW  |        4.864|      FAST  |         0.826|
oXY2_DAT<2>                                    |        8.798|      SLOW  |        4.788|      FAST  |         0.813|
oXY2_FS                                        |        9.961|      SLOW  |        5.649|      FAST  |         1.976|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.615 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        6.560|      SLOW  |        3.714|      FAST  |         0.615|
TXD1T1                                         |        5.950|      SLOW  |        3.260|      FAST  |         0.005|
TXD1T2                                         |        5.968|      SLOW  |        3.285|      FAST  |         0.023|
TXD1T3                                         |        5.966|      SLOW  |        3.287|      FAST  |         0.021|
TX_EN1                                         |        5.945|      SLOW  |        3.376|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 153211110 paths, 2 nets, and 41337 connections

Design statistics:
   Minimum period:  21.640ns{1}   (Maximum frequency:  46.211MHz)
   Maximum path delay from/to any node:   6.416ns
   Maximum net skew:   0.227ns
   Minimum input required time before clock:   6.270ns
   Minimum output required time after clock:  17.469ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 12 17:15:39 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 249 MB



