# Mon Oct 23 15:07:04 2017

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 166MB)

@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) (flattening)

@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Removing sequential instance aempty_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated)) of type view:PrimLib.dffse(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
HyperSrc tag CommsFPGA_top_0.manchester_in
HyperSrc tag CommsFPGA_top_0.manch_out_p
HyperSrc tag CommsFPGA_top_0.rx_fifo_din_pipe
HyperSrc tag CommsFPGA_top_0.rx_fifo_dout
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_dout
HyperSrc tag CommsFPGA_top_0.rx_fifo_empty
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_empty
HyperSrc tag CommsFPGA_top_0.rx_fifo_empty_v
HyperSrc tag CommsFPGA_top_0.rx_fifo_full
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_full
HyperSrc tag CommsFPGA_top_0.rx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.rx_fifo_txcoldetdis_wr_en
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_txcoldetdis_wr_en
HyperSrc tag CommsFPGA_top_0.rx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.rx_fifo_rd_en
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_fifo_rd_en
HyperSrc tag CommsFPGA_top_0.tx_fifo_dout
HyperSrc tag CommsFPGA_top_0.tx_fifo_empty
HyperSrc tag CommsFPGA_top_0.tx_fifo_full
HyperSrc tag CommsFPGA_top_0.tx_fifo_rd_en
HyperSrc tag CommsFPGA_top_0.tx_fifo_wr_en
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.tx_fifo_wr_en
HyperSrc tag CommsFPGA_top_0.idle_line_status
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.clk_bit_5mhz
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.manchester_out
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.tx_dataen
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_dataen
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.tx_dataen_d1
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.start_tx_fifo
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.start_tx_fifo
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.tx_preamble_pat_en
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.rx_fifo_din_pipe_d1
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.rx_fifo_wr_en_d
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.sync2rxclk_tx_enable
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.sync2rxclk_tx_packet_complt
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.tx_fifo_dout_d5_sync2rx
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.tx_fifo_dout_d5_synccompare
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.tx_coll_detect_cnt
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.tx_collision_detect
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.tx_collision_detect
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_enable
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_preamble
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_state
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.coll_det_reset
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.collision_detect_sync10mhz_d
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.itx_postamble
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_complt
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.tx_packet_complt
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_debug_sm
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_debug_sm
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_temp
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_temp
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_add_cmpr_en
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_din
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_fifo_wr_en
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_inprocess_d1
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.readfifo_wr_state
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.sm_advance_i
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type1_reg
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.irx_fifo_wr_en
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_wr_en
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.packet_avail
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.packet_avail
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_error
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_add_cmpr_en_d
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_calc
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_data_store
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_complt
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_complt
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.sampler_clk1x_en
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.tx_col_detect_en
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.manchester_in_d
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.clk1x_enable
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.clkdiv
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.clock_adjust
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.decoder_shiftreg
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.decoder_transition
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.decoder_transition_d
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.inrz_data
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.iidle_line
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.imanches_in_dly
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.irx_center_sample
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.manches_transition
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.manches_transition_d
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.manches_in
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.manches_in_s
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.rx_packet_end_all
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.s2p_data
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.afe_rx_state
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.irx_packet_end_all
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_reset_v
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_wr_clk
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.readfifo_read_ptr
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.readfifo_write_ptr
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.tx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.tx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.ififo_ptr_err
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_empty
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_full
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_rd_en
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.itx_fifo_empty
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_rst
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.itx_fifo_rst
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.packet_available_clear_reg
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_packet_avail_int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_packet_avail_int
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.up_eop
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.up_eop
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_addr
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_clk
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_rdata
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_wdata
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.bw_debug_clk
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.bw_debug_reg
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.bw_debug_reg_rs
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_depth
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_depth_status
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.col_detect
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.int_reg
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.iup_eop_cntdown_en
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_complt_apb
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_complt_apb_en
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_complt_cnt
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_complt_cnt_en
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.status_reg
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.up_eop_sync
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_c
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_d
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_int_c
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.delay_to_post_int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.done_w_active_rx_fifo
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.iint
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.iint_reg
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_fifo_underrun_int_c
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_to_apb3_clk
HyperSrc tag ident_coreinst.IICE_INST.b3_SoW.identify_sampler_ready
HyperSrc tag ident_coreinst.IICE_INST.Identify_IICE_trigger_ext
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_uireg
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_urstb
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrupd
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrck
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrcap
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrsh
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_utdi

Making connections to hyper_source modules
@W: BN401 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":212:20:212:44|Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'
Deleting unused hyper source hypers_sampler_ready (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog))
Deleting unused hyper source trigger_hs (in view: VhdlGenLib.IICE_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_uireg (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_urstb (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrupd (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrck (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrcap (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrsh (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_utdi (in view: VhdlGenLib.comm_block_x(verilog))
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":8202:2:8202:7|Removing sequential instance b13_PSyil9s_99H_L (in view: VhdlGenLib.IICE_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MT480 :"c:/users/gcallsen/documents/githubbf/ppi.soc.fpgav1.6/synthesis/rev_11_debugcoll/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 177MB)

Encoding state machine state[0:2] (in view: work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[16] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[17] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[18] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[19] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[20] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[21] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[22] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[23] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[24] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[25] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[26] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[27] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[28] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[29] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[30] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[31] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance paddr[11] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Found counter in view:work.CoreResetP(rtl) instance count_ddr[13:0] 
Encoding state machine TX_STATE[0:8] (in view: work.TX_SM(behavioral))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\tx_sm.vhd":171:6:171:7|Found counter in view:work.TX_SM(behavioral) instance txen_early_cntr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\tx_sm.vhd":171:6:171:7|Found counter in view:work.TX_SM(behavioral) instance tx_byte_cntr[11:0] 
@N: MF179 :|Found 12 by 12 bit equality operator ('==') TX_SM\.un26_tx_byte_cntr (in view: work.TX_SM(behavioral))
Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_0(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\idlelinedetector.vhd":77:4:77:5|Found counter in view:work.IdleLineDetector_0(behavioral) instance idle_line_cntr[15:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\idlelinedetector.vhd":118:6:118:7|Found counter in view:work.IdleLineDetector_0(behavioral) instance prbs_gen_hold[11:0] 
Encoding state machine ReadFIFO_WR_STATE[0:9] (in view: work.ReadFIFO_Write_SM(behavioral))
original code -> new code
   00000000001 -> 0000000001
   00000000010 -> 0000000010
   00000000100 -> 0000000100
   00000001000 -> 0000001000
   00000100000 -> 0000010000
   00001000000 -> 0000100000
   00010000000 -> 0001000000
   00100000000 -> 0010000000
   01000000000 -> 0100000000
   10000000000 -> 1000000000
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\readfifo_write_sm.vhd":286:6:286:7|Found counter in view:work.ReadFIFO_Write_SM(behavioral) instance rx_byte_cntr[11:0] 
@N: MF179 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\readfifo_write_sm.vhd":508:20:508:56|Found 16 by 16 bit equality operator ('==') ReadFIFO_WR_SM\.un3_sampler_clk1x_en (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\readfifo_write_sm.vhd":428:22:428:57|Found 12 by 12 bit equality operator ('==') ReadFIFO_WR_SM\.un61_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\readfifo_write_sm.vhd":372:29:372:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un31_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\readfifo_write_sm.vhd":373:29:373:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un34_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\readfifo_write_sm.vhd":374:29:374:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un37_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\readfifo_write_sm.vhd":375:29:375:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un40_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_1(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\idlelinedetector.vhd":77:4:77:5|Found counter in view:work.IdleLineDetector_1(behavioral) instance idle_line_cntr[15:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\idlelinedetector.vhd":118:6:118:7|Found counter in view:work.IdleLineDetector_1(behavioral) instance prbs_gen_hold[11:0] 
Encoding state machine AFE_RX_STATE[0:4] (in view: work.AFE_RX_SM(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   100000 -> 10000
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\afe_rx_sm.vhd":113:4:113:5|Found counter in view:work.AFE_RX_SM(behavioral) instance start_bit_cntr[7:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":730:6:730:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance rptr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":910:6:910:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance memraddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":888:6:888:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance memwaddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":706:6:706:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance wptr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":706:6:706:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance wptr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":910:6:910:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance memraddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":888:6:888:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance memwaddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":730:6:730:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance rptr[11:0] 
@N: MO230 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\up_if.vhd":741:6:741:7|Found up-down counter in view:work.uP_if(behavioral) instance RX_packet_depth[7:0]  
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   1101 -> 100000
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":7202:2:7202:7|Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) instance b7_nYhI39s[10:0] 
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":7059:3:7059:8|Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":7087:3:7087:8|Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[451] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[452] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[453] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[454] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[455] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[456] is reduced to a combinational gate by constant propagation.
@N: FX403 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2649:3:2649:8|Property "block_ram" or "no_rw_check" found for RAM b3_SoW.b3_SoW[450:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2649:3:2649:8|RAM b3_SoW.b3_SoW[450:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2497:10:2497:15|Found counter in view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) instance genblk9\.b9_v_mzCDYXs[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2446:2:2446:7|Found counter in view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) instance b12_2_St6KCa_jHv[10:0] 
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[457] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[456] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[455] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[454] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[453] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\synthesis\rev_11_debugcoll\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[452] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 183MB)

Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|Removing sequential instance FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.afull_r (in view: work.CommsFPGA_top(behavioral)) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\hdl\afe_rx_sm.vhd":151:6:151:7|Removing sequential instance MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.rx_packet_avail (in view: work.CommsFPGA_top(behavioral)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 209MB peak: 209MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 205MB peak: 216MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 206MB peak: 216MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 209MB peak: 216MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 214MB peak: 216MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 211MB peak: 216MB)

@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Removing sequential instance CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.aempty_r (in view: work.m2s010_som(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 213MB peak: 216MB)


Finished technology mapping (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 226MB peak: 231MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:14s		    -4.44ns		7426 /      5257
   2		0h:00m:15s		    -4.44ns		5574 /      5262
   3		0h:00m:15s		    -4.44ns		5572 /      5262
   4		0h:00m:15s		    -4.44ns		5572 /      5262

   5		0h:00m:17s		    -4.44ns		5571 /      5262
   6		0h:00m:17s		    -4.44ns		5571 /      5262
   7		0h:00m:17s		    -4.44ns		5578 /      5262
   8		0h:00m:17s		    -4.44ns		5579 /      5262
   9		0h:00m:17s		    -4.44ns		5580 /      5262


  10		0h:00m:18s		    -4.44ns		5581 /      5262
  11		0h:00m:18s		    -4.44ns		5582 /      5262
@N: MF322 |Retiming summary: 1 registers retimed to 21 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 1 registers retimed to 21

Original and Pipelined registers replaced by retiming :
		CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.aempty_r

New registers created by retiming :
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[0]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[1]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[2]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[3]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[4]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[5]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[6]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[7]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[8]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[9]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[10]
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret_0
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_1
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_3
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_4
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_5
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_6
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_1
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_3
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_4


		#####   END RETIMING REPORT  #####

@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance m2s010_som_sb_0.CORECONFIGP_0.paddr[14] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N: FP130 |Promoting Net N_114 on CLKINT  I_5 
@N: FP130 |Promoting Net BW_Debug[2] on CLKINT  I_1475 
@N: FP130 |Promoting Net ident_coreinst.IICE_INST.b5_voSc3 on CLKINT  I_1476 
@N: FP130 |Promoting Net CommsFPGA_top_0.N_106_i on CLKINT  I_1477 
@N: FP130 |Promoting Net BIT_CLK on CLKINT  I_1478 
@N: FP130 |Promoting Net CommsFPGA_top_0.long_reset on CLKINT  I_1479 
@N: FP130 |Promoting Net RX_FIFO_Reset_v[2] on CLKINT  I_1480 
@N: FP130 |Promoting Net RX_FIFO_Reset_v[3] on CLKINT  I_1481 
@N: FP130 |Promoting Net RX_FIFO_Reset_v[1] on CLKINT  I_1482 
@N: FP130 |Promoting Net RX_FIFO_Reset_v[0] on CLKINT  I_1483 
@N: FP130 |Promoting Net itx_fifo_rst on CLKINT  I_1484 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_1485 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_1486 
@N: FP130 |Promoting Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.WRITE_REGISTER_GEN_PROC\.un3_apb3_reset_i on CLKINT  I_1487 
@N: FP130 |Promoting Net ident_coreinst.IICE_INST.b5_nUTGT.b6_nfs_IF[1] on CLKINT  I_1488 
@N: FP130 |Promoting Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.TRANISTION_DETECT_SHIFTREG_PROC\.un2_rst_i on CLKINT  I_1489 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_1490 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_1491 
@N: FP130 |Promoting Net CommsFPGA_top_0.N_312_i_i on CLKINT  I_1492 
@N: FP130 |Promoting Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_reset_i on CLKINT  I_1493 
@N: FP130 |Promoting Net CommsFPGA_top_0.bd_reset_i on CLKINT  I_1494 
@N: FP130 |Promoting Net hcr_update on CLKINT  I_20 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 231MB peak: 238MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 238MB peak: 238MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
5 non-gated/non-generated clock tree(s) driving 2529 clock pin(s) of sequential element(s)
15 gated/generated clock tree(s) driving 2882 clock pin(s) of sequential element(s)
0 instances converted, 2882 sequential instances remain driven by gated/generated clocks

====================================================================== Non-Gated/Non-Generated Clocks ======================================================================
Clock Tree ID     Driving Element                                       Drive Element Type              Fanout     Sample Instance                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0016       ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     UJTAG                           2518       ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]    
@K:CKID0017       MAC_MII_TX_CLK                                        port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0018       m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0                    BIBUF                           1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0019       MAC_MII_RX_CLK                                        port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0020       ident_coreinst.comm_block_INST.dr2_tck_keep           clock definition on keepbuf     8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]
============================================================================================================================================================================
============================================================================================================================================= Gated/Generated Clocks =============================================================================================================================================
Clock Tree ID     Driving Element                                                                                          Drive Element Type     Fanout     Sample Instance                                                                           Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CommsFPGA_top_0.FIFOS_INST.irx_fifo_rst_i_0                                                              CFG2                   17         CommsFPGA_top_0.FIFOS_INST.RX_FIFO_UNDERRUN                                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_31_sqmuxa_i                                          CFG4                   8          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                                    No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_0_a3_i                            CFG2                   3          CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.BW_Debug[2]                                                     SLE                    1063       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.BW_Debug_reg                                     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0005       m2s010_som_sb_0.CCC_0.CCC_INST                                                                           CCC                    774        m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0006       CommsFPGA_CCC_0.CCC_INST                                                                                 CCC                    599        CommsFPGA_top_0.RX_FIFO_RST                                                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0007       CommsFPGA_top_0.BIT_CLK                                                                                  SLE                    293        CommsFPGA_top_0.long_reset                                                                No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_060                75         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0009       m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                                                                RCOSC_25_50MHZ         20         m2s010_som_sb_0.CORERESETP_0.count_ddr[13]                                                No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       CommsFPGA_CCC_0.CCC_INST                                                                                 CCC                    2          CommsFPGA_top_0.BIT_CLK                                                                   No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0011       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision                            SLE                    1          CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.collision_detect_sync10MHz_d          No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0012       CommsFPGA_top_0.long_reset                                                                               SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs                 No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0013       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3_0_a2                                                 CFG3                   17         ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY                     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0014       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_RNO                                                  CFG2                   8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[4]                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0015       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC.un1_tx_collision_detect     CFG2                   1          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision             No gated clock conversion method for cell cell:ACG4.SLE    
==================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 158MB peak: 238MB)

Writing Analyst data base C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\synwork\m2s010_som_m.srm
@N: MT480 :"c:/users/gcallsen/documents/githubbf/ppi.soc.fpgav1.6/synthesis/rev_11_debugcoll/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:22s; Memory used current: 203MB peak: 238MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/users/gcallsen/documents/githubbf/ppi.soc.fpgav1.6/synthesis/rev_11_debugcoll/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
@N: FX1056 |Writing EDF file: C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\m2s010_som.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 205MB peak: 238MB)


Start final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:24s; Memory used current: 203MB peak: 238MB)

@W: MT246 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd":66:4:66:11|Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav1.6\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT480 :"c:/users/gcallsen/documents/githubbf/ppi.soc.fpgav1.6/synthesis/rev_11_debugcoll/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
@W: MT420 |Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"
@W: MT420 |Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"
@N: MT615 |Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns 
@W: MT420 |Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"
@W: MT420 |Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"
@W: MT420 |Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"
@W: MT420 |Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"
@W: MT420 |Found inferred clock uP_if|BW_Debug_inferred_clock[2] with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.BW_Debug[2]"
@W: MT420 |Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"
@W: MT420 |Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"
@W: MT420 |Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"
@W: MT420 |Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"
@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"
@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 23 15:07:31 2017
#


Top view:               m2s010_som
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\instr_sources\syn_dics.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.938

                                                                      Requested     Estimated     Requested     Estimated                 Clock        Clock               
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack       Type         Group               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     138.6 MHz     10.000        7.216         2.784       inferred     Inferred_clkgroup_3 
ident_coreinst.comm_block_INST.dr2_tck                                1.0 MHz       883.6 MHz     1000.000      1.132         998.868     declared     identify_jtag_group1
jtag_interface_x|b9_nv_oQwfYF                                         100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_11
jtag_interface_x|b10_8Kz_rKlrtX                                       100.0 MHz     737.2 MHz     10.000        1.357         8.643       inferred     Inferred_clkgroup_10
jtag_interface_x|identify_clk_int_inferred_clock                      100.0 MHz     252.6 MHz     10.000        3.958         6.042       inferred     Inferred_clkgroup_9 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     169.4 MHz     10.000        5.903         4.097       inferred     Inferred_clkgroup_1 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     426.1 MHz     10.000        2.347         7.653       inferred     Inferred_clkgroup_2 
m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0]                    100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_12
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     120.5 MHz     10.000        8.300         1.700       inferred     Inferred_clkgroup_4 
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     372.7 MHz     10.000        2.683         7.317       inferred     Inferred_clkgroup_8 
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     121.4 MHz     10.000        8.234         0.938       inferred     Inferred_clkgroup_5 
m2s010_som|MAC_MII_RX_CLK                                             100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_7 
m2s010_som|MAC_MII_TX_CLK                                             100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_6 
uP_if|BW_Debug_inferred_clock[2]                                      100.0 MHz     198.0 MHz     10.000        5.049         4.951       inferred     Inferred_clkgroup_0 
System                                                                100.0 MHz     144.2 MHz     10.000        6.936         3.064       system       system_clkgroup     
===========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                           Ending                                                             |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                             System                                                             |  10.000      3.064    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             uP_if|BW_Debug_inferred_clock[2]                                   |  10.000      2.185    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      5.626    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      5.904    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      4.796    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             jtag_interface_x|identify_clk_int_inferred_clock                   |  10.000      3.138    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             jtag_interface_x|b10_8Kz_rKlrtX                                    |  10.000      5.996    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             jtag_interface_x|b9_nv_oQwfYF                                      |  10.000      4.244    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    995.058  |  No paths    -      |  No paths    -      |  No paths    -    
uP_if|BW_Debug_inferred_clock[2]                                   uP_if|BW_Debug_inferred_clock[2]                                   |  10.000      4.951    |  No paths    -      |  No paths    -      |  No paths    -    
uP_if|BW_Debug_inferred_clock[2]                                   jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             System                                                             |  10.000      5.050    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             uP_if|BW_Debug_inferred_clock[2]                                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      4.097    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             uP_if|BW_Debug_inferred_clock[2]                                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  10.000      7.653    |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               System                                                             |  10.000      4.737    |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               uP_if|BW_Debug_inferred_clock[2]                                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      2.784    |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    System                                                             |  10.000      1.208    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    uP_if|BW_Debug_inferred_clock[2]                                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      1.700    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  10.000      1.766    |  No paths    -      |  5.000       2.688  |  5.000       0.938
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  10.000      7.317    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   System                                                             |  10.000      3.796    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   uP_if|BW_Debug_inferred_clock[2]                                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   jtag_interface_x|identify_clk_int_inferred_clock                   |  10.000      6.042    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   jtag_interface_x|b9_nv_oQwfYF                                      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    System                                                             |  10.000      2.990    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|b10_8Kz_rKlrtX                                    |  10.000      8.644    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|b9_nv_oQwfYF                                      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                      uP_if|BW_Debug_inferred_clock[2]                                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                      jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             System                                                             |  1000.000    997.776  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             jtag_interface_x|b10_8Kz_rKlrtX                                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    998.868  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CommsFPGA_top|BIT_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                    Starting                                                                               Arrival          
Instance                                                                                                                            Reference                                Type        Pin           Net                 Time        Slack
                                                                                                                                    Clock                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[1]     RDATA_int[1]        2.263       2.784
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[2]     RDATA_int[2]        2.263       2.800
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[3]     RDATA_int[3]        2.263       2.817
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[4]     RDATA_int[4]        2.263       2.833
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[5]     RDATA_int[5]        2.263       2.849
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[6]     RDATA_int[6]        2.263       2.865
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[7]     RDATA_int[7]        2.263       2.882
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[0]     RDATA_int[0]        2.263       2.898
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE[5]                                                                     CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             un12[5]             0.108       3.439
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[0]                                                                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[0]     0.087       3.937
============================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                   Starting                                                                                  Required          
Instance                                                                           Reference                                Type     Pin     Net                             Time         Slack
                                                                                   Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[9]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un26_tx_byte_cntr_a_4_i[10]     9.745        2.784
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[8]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un26_tx_byte_cntr_a_4_i[9]      9.745        2.800
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]                  CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[0]                       9.745        2.899
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15]                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[15]                      9.745        2.899
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[1]                  CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[1]                       9.745        3.222
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[10]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un26_tx_byte_cntr_a_4_i[11]     9.745        3.809
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[1]                                CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       p2s_data_8[1]                   9.745        4.015
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[7]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un26_tx_byte_cntr_a_4_i[8]      9.745        4.024
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[6]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un26_tx_byte_cntr_a_4_i[7]      9.745        4.041
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[5]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un26_tx_byte_cntr_a_4_i[6]      9.745        4.057
===============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      6.961
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.784

    Number of logic level(s):                12
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[1]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[9] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[1]     Out     2.263     2.263       -         
RDATA_int[1]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_0_RNO                                          CFG4        C             In      -         3.389       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_0_RNO                                          CFG4        Y             Out     0.226     3.615       -         
un26_tx_byte_cntr_a_4_cry_0_sf_1                                                                                                    Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_0                                              ARI1        C             In      -         4.170       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_0                                              ARI1        FCO           Out     0.262     4.433       -         
un26_tx_byte_cntr_a_4_cry_0                                                                                                         Net         -             -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_1                                              ARI1        FCI           In      -         4.433       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_1                                              ARI1        FCO           Out     0.016     4.449       -         
un26_tx_byte_cntr_a_4_cry_1                                                                                                         Net         -             -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_2                                              ARI1        FCI           In      -         4.449       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_2                                              ARI1        FCO           Out     0.016     4.465       -         
un26_tx_byte_cntr_a_4_cry_2                                                                                                         Net         -             -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_3                                              ARI1        FCI           In      -         4.465       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_3                                              ARI1        FCO           Out     0.016     4.481       -         
un26_tx_byte_cntr_a_4_cry_3                                                                                                         Net         -             -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_4                                              ARI1        FCI           In      -         4.481       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_4                                              ARI1        FCO           Out     0.016     4.498       -         
un26_tx_byte_cntr_a_4_cry_4                                                                                                         Net         -             -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_5                                              ARI1        FCI           In      -         4.498       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_5                                              ARI1        FCO           Out     0.016     4.514       -         
un26_tx_byte_cntr_a_4_cry_5                                                                                                         Net         -             -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_6                                              ARI1        FCI           In      -         4.514       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_6                                              ARI1        FCO           Out     0.016     4.530       -         
un26_tx_byte_cntr_a_4_cry_6                                                                                                         Net         -             -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_7                                              ARI1        FCI           In      -         4.530       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_7                                              ARI1        FCO           Out     0.016     4.547       -         
un26_tx_byte_cntr_a_4_cry_7                                                                                                         Net         -             -       1.007     -           2         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_s_8_1474                                           ARI1        B             In      -         5.554       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_s_8_1474                                           ARI1        FCO           Out     0.201     5.754       -         
un26_tx_byte_cntr_a_4_s_8_1474_FCO                                                                                                  Net         -             -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_8                                              ARI1        FCI           In      -         5.754       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_cry_8                                              ARI1        FCO           Out     0.016     5.771       -         
un26_tx_byte_cntr_a_4_cry_8                                                                                                         Net         -             -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_s_9                                                ARI1        FCI           In      -         5.771       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_SM\.un26_tx_byte_cntr_a_4_s_9                                                ARI1        S             Out     0.073     5.844       -         
un26_tx_byte_cntr_a_4_i[10]                                                                                                         Net         -             -       1.117     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[9]                                                       SLE         D             In      -         6.961       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.216 is 3.410(47.3%) logic and 3.806(52.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                        Arrival            
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack  
                                                              Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[0]     0.108       997.776
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[1]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[2]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[3]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[4]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[5]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[6]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[7]     0.087       998.868
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                          Required            
Instance                                                      Reference                                  Type      Pin      Net                 Time         Slack  
                                                              Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             ident_coreinst.comm_block_INST.dr2_tck     UJTAG     UTDO     b9_PLF_6lNa2        1000.000     997.776
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[2]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[3]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[4]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[5]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[6]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[7]     999.745      998.868
====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      2.224
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 997.776

    Number of logic level(s):                1
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     SLE       Q        Out     0.108     0.108       -         
b9_OvyH3_saL[0]                                               Net       -        -       0.789     -           2         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1      CFG4      C        In      -         0.897       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1      CFG4      Y        Out     0.210     1.107       -         
b9_PLF_6lNa2                                                  Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             UJTAG     UTDO     In      -         2.224       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 2.224 is 0.318(14.3%) logic and 1.906(85.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtag_interface_x|b10_8Kz_rKlrtX
====================================



Starting Points with Worst Slack
********************************

                                                                         Starting                                                                      Arrival          
Instance                                                                 Reference                           Type     Pin     Net                      Time        Slack
                                                                         Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[2]     0.108       2.990
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[4]     0.108       3.109
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[5]     0.108       3.232
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[1]     0.108       3.655
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[3]     0.108       3.784
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[0]     0.108       3.815
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b11_uRrc_WYOFjZ[0]       0.108       4.523
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b12_ORbIwXaEF_bd         0.108       7.128
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                     Required          
Instance                                                                 Reference                           Type      Pin      Net                   Time         Slack
                                                                         Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        jtag_interface_x|b10_8Kz_rKlrtX     UJTAG     UTDO     b9_PLF_6lNa2          10.000       2.990
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     jtag_interface_x|b10_8Kz_rKlrtX     SLE       D        b10_dZst39_EF3_18     9.745        8.643
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      7.010
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.990

    Number of logic level(s):                7
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|b10_8Kz_rKlrtX [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                             Pin      Pin               Arrival     No. of    
Name                                                                             Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]             SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[2]                                                             Net       -        -       0.958     -           11        
ident_coreinst.IICE_INST.b3_SoW.b7_yYh03wy4_0_a2_0_2                             CFG3      B        In      -         1.067       -         
ident_coreinst.IICE_INST.b3_SoW.b7_yYh03wy4_0_a2_0_2                             CFG3      Y        Out     0.148     1.215       -         
b7_yYh03wy4_0_a2_0_2                                                             Net       -        -       0.630     -           2         
ident_coreinst.IICE_INST.b3_SoW.b7_yYh03wy5_0_a2                                 CFG4      B        In      -         1.845       -         
ident_coreinst.IICE_INST.b3_SoW.b7_yYh03wy5_0_a2                                 CFG4      Y        Out     0.165     2.010       -         
b7_yYh03wy5                                                                      Net       -        -       0.678     -           3         
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9_RNI8O1S[0]     CFG4      B        In      -         2.688       -         
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9_RNI8O1S[0]     CFG4      Y        Out     0.165     2.853       -         
N_2697_i                                                                         Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2                               CFG4      B        In      -         3.408       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2                               CFG4      Y        Out     0.164     3.572       -         
N_45                                                                             Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                                  CFG4      D        In      -         4.128       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                                  CFG4      Y        Out     0.288     4.416       -         
b3_PLF                                                                           Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_1                       CFG3      C        In      -         4.971       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_1                       CFG3      Y        Out     0.223     5.194       -         
b9_PLF_6lNa2_0_a2_1_1                                                            Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                         CFG4      B        In      -         5.750       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                         CFG4      Y        Out     0.143     5.893       -         
b9_PLF_6lNa2                                                                     Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                UJTAG     UTDO     In      -         7.010       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 7.010 is 1.404(20.0%) logic and 5.606(80.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtag_interface_x|identify_clk_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                Starting                                                                                            Arrival          
Instance                                                                        Reference                                            Type        Pin           Net                  Time        Slack
                                                                                Clock                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0]                          jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b12_PSyi_XlK_qHv     0.108       3.796
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nfs_M9kYfr[0]             jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b8_nUTQ_XlK          0.108       3.840
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b15_vABZ3qsY_ub3Rme           jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_vbTtJX_Y2x       0.108       4.213
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nUT_M9kYfr[0]             jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_PKFoLX_Y2x       0.108       4.313
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[0]            jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b4_ycsM              0.108       4.861
ident_coreinst.IICE_INST.b3_SoW.samplerStatus.genblk1\.b13_PLF_2grFt_FH9[0]     jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             ttdo                 0.108       4.939
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[0]                              jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_OFWNT9_Y2x       0.108       5.217
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[0]                           jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b9_ubTt3_Mxf         0.108       5.340
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                        jtag_interface_x|identify_clk_int_inferred_clock     RAM1K18     A_DOUT[0]     b7_vFW_PlM[0]        2.263       6.042
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                        jtag_interface_x|identify_clk_int_inferred_clock     RAM1K18     A_DOUT[1]     b7_vFW_PlM[1]        2.263       6.042
=====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                                 Required          
Instance                                               Reference                                            Type      Pin      Net              Time         Slack
                                                       Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw      jtag_interface_x|identify_clk_int_inferred_clock     UJTAG     UTDO     b9_PLF_6lNa2     10.000       3.796
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[1]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[1]      9.745        6.042
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[2]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[2]      9.745        6.042
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[3]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[3]      9.745        6.042
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[4]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[4]      9.745        6.042
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[5]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[5]      9.745        6.042
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[6]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[6]      9.745        6.042
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[7]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[7]      9.745        6.042
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[8]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[8]      9.745        6.042
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[9]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[9]      9.745        6.042
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      6.204
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.796

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                              Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0]            SLE       Q        Out     0.108     0.108       -         
b12_PSyi_XlK_qHv                                                  Net       -        -       0.733     -           3         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux       ARI1      D        In      -         0.841       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux       ARI1      Y        Out     0.326     1.168       -         
b3_PLF_5_i_m2_0_0_y0                                              Net       -        -       0.372     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0     ARI1      A        In      -         1.540       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0     ARI1      Y        Out     0.100     1.640       -         
N_29                                                              Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_0            CFG2      A        In      -         2.757       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_0            CFG2      Y        Out     0.087     2.845       -         
b3_PLF_u_0_a2_0_0                                                 Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      C        In      -         3.400       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      Y        Out     0.210     3.610       -         
b3_PLF                                                            Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_1        CFG3      C        In      -         4.165       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_1        CFG3      Y        Out     0.223     4.388       -         
b9_PLF_6lNa2_0_a2_1_1                                             Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1          CFG4      B        In      -         4.944       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1          CFG4      Y        Out     0.143     5.087       -         
b9_PLF_6lNa2                                                      Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                 UJTAG     UTDO     In      -         6.204       -         
=============================================================================================================================
Total path delay (propagation time + setup) of 6.204 is 1.198(19.3%) logic and 5.006(80.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                     Starting                                                                                           Arrival          
Instance                                                                                                             Reference                                                  Type     Pin     Net                    Time        Slack
                                                                                                                     Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[12]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[12]     0.087       4.097
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[13]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[13]     0.108       4.196
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[6]                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       consumer_type[6]       0.108       4.221
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[14]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[14]     0.108       4.270
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[15]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[15]     0.108       4.319
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[7]                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       consumer_type[7]       0.108       4.322
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[12]                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[12]     0.087       4.323
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[13]                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[13]     0.108       4.422
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[0]                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       consumer_type[0]       0.108       4.423
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en                            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       sampler_clk1x_en       0.087       4.432
=========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                     Starting                                                                                                Required          
Instance                                                                                                             Reference                                                  Type     Pin     Net                         Time         Slack
                                                                                                                     Clock                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[15]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[15]        9.745        4.097
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[14]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[14]        9.745        4.113
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[13]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[13]        9.745        4.130
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[12]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[12]        9.745        4.146
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[11]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[11]        9.745        4.162
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[10]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[10]        9.745        4.179
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[9]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[9]         9.745        4.195
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[8]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[8]         9.745        4.211
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[6]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       ReadFIFO_WR_STATE_ns[3]     9.745        4.221
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[7]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[7]         9.745        4.228
===============================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.648
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.097

    Number of logic level(s):                19
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[12] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[15] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[12]                                       SLE      Q        Out     0.087     0.087       -         
idle_line_cntr[12]                                                                                                                                     Net      -        -       0.674     -           2         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un4_manches_in_dly_8              CFG4     D        In      -         0.762       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un4_manches_in_dly_8              CFG4     Y        Out     0.326     1.088       -         
un4_manches_in_dly_8                                                                                                                                   Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un4_manches_in_dly_11             CFG4     D        In      -         1.644       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un4_manches_in_dly_11             CFG4     Y        Out     0.288     1.932       -         
un4_manches_in_dly_11                                                                                                                                  Net      -        -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un4_manches_in_dly_10_RNIJI3C     ARI1     D        In      -         2.562       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un4_manches_in_dly_10_RNIJI3C     ARI1     Y        Out     0.326     2.888       -         
un4_manches_in_dly_10_RNIJI3C_Y                                                                                                                        Net      -        -       1.141     -           16        
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIUI2P[0]                                ARI1     B        In      -         4.029       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIUI2P[0]                                ARI1     FCO      Out     0.201     4.229       -         
idle_line_cntr_cry[0]                                                                                                                                  Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIAK161[1]                               ARI1     FCI      In      -         4.229       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIAK161[1]                               ARI1     FCO      Out     0.016     4.246       -         
idle_line_cntr_cry[1]                                                                                                                                  Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNINM0J1[2]                               ARI1     FCI      In      -         4.246       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNINM0J1[2]                               ARI1     FCO      Out     0.016     4.262       -         
idle_line_cntr_cry[2]                                                                                                                                  Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNI5QVV1[3]                               ARI1     FCI      In      -         4.262       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNI5QVV1[3]                               ARI1     FCO      Out     0.016     4.278       -         
idle_line_cntr_cry[3]                                                                                                                                  Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIKUUC2[4]                               ARI1     FCI      In      -         4.278       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIKUUC2[4]                               ARI1     FCO      Out     0.016     4.295       -         
idle_line_cntr_cry[4]                                                                                                                                  Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNI44UP2[5]                               ARI1     FCI      In      -         4.295       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNI44UP2[5]                               ARI1     FCO      Out     0.016     4.311       -         
idle_line_cntr_cry[5]                                                                                                                                  Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNILAT63[6]                               ARI1     FCI      In      -         4.311       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNILAT63[6]                               ARI1     FCO      Out     0.016     4.327       -         
idle_line_cntr_cry[6]                                                                                                                                  Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNI7ISJ3[7]                               ARI1     FCI      In      -         4.327       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNI7ISJ3[7]                               ARI1     FCO      Out     0.016     4.343       -         
idle_line_cntr_cry[7]                                                                                                                                  Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIQQR04[8]                               ARI1     FCI      In      -         4.343       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIQQR04[8]                               ARI1     FCO      Out     0.016     4.360       -         
idle_line_cntr_cry[8]                                                                                                                                  Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIBFML4[9]                               ARI1     FCI      In      -         4.360       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIBFML4[9]                               ARI1     FCO      Out     0.016     4.376       -         
idle_line_cntr_cry[9]                                                                                                                                  Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNI49UL5[10]                              ARI1     FCI      In      -         4.376       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNI49UL5[10]                              ARI1     FCO      Out     0.016     4.392       -         
idle_line_cntr_cry[10]                                                                                                                                 Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNI1PAE6[11]                              ARI1     FCI      In      -         4.392       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNI1PAE6[11]                              ARI1     FCO      Out     0.016     4.409       -         
idle_line_cntr_cry[11]                                                                                                                                 Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIV9N67[12]                              ARI1     FCI      In      -         4.409       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIV9N67[12]                              ARI1     FCO      Out     0.016     4.425       -         
idle_line_cntr_cry[12]                                                                                                                                 Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIUR3V7[13]                              ARI1     FCI      In      -         4.425       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIUR3V7[13]                              ARI1     FCO      Out     0.016     4.441       -         
idle_line_cntr_cry[13]                                                                                                                                 Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIUEGN8[14]                              ARI1     FCI      In      -         4.441       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNIUEGN8[14]                              ARI1     FCO      Out     0.016     4.457       -         
idle_line_cntr_cry[14]                                                                                                                                 Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNO[15]                                   ARI1     FCI      In      -         4.457       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr_RNO[15]                                   ARI1     S        Out     0.073     4.531       -         
idle_line_cntr_s[15]                                                                                                                                   Net      -        -       1.117     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[15]                                       SLE      D        In      -         5.648       -         
=================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.903 is 1.785(30.2%) logic and 4.118(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                                  Arrival          
Instance                    Reference                                                  Type     Pin     Net           Time        Slack
                            Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       BIT_CLK_i     0.108       7.653
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                         Required          
Instance                                                   Reference                                                  Type     Pin     Net                  Time         Slack
                                                           Clock                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       MANCHESTER_OUT_4     9.745        7.653
CommsFPGA_top_0.BIT_CLK                                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       BIT_CLK_i_i          9.745        8.255
==============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.653

    Number of logic level(s):                2
    Starting point:                          CommsFPGA_top_0.BIT_CLK / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                           Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK                                        SLE        Q        Out     0.108     0.108       -         
BIT_CLK_i                                                      Net        -        -       1.123     -           2         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2                 CLKINT     A        In      -         1.231       -         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2                 CLKINT     Y        Out     0.375     1.607       -         
BIT_CLK                                                        Net        -        -       0.000     -           295       
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT_RNO     CFG4       D        In      -         1.607       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT_RNO     CFG4       Y        Out     0.326     1.933       -         
MANCHESTER_OUT_4                                               Net        -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT         SLE        D        In      -         2.091       -         
===========================================================================================================================
Total path delay (propagation time + setup) of 2.347 is 1.065(45.4%) logic and 1.282(54.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                                                                          Arrival          
Instance                                               Reference                                           Type        Pin                Net                                            Time        Slack
                                                       Clock                                                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                 2.891       1.208
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                 2.888       1.281
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]                 2.873       1.321
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                 2.891       1.428
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[14]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]     2.900       1.640
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[15]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]     2.901       1.682
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[7]      CoreAPB3_0_APBmslave0_PADDR[7]                 2.885       1.950
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[1]      CoreAPB3_0_APBmslave0_PADDR[1]                 2.923       1.965
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]                 2.890       2.039
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[0]      CoreAPB3_0_APBmslave0_PADDR[0]                 2.913       2.076
==========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                       Starting                                                                                   Required          
Instance                                                               Reference                                           Type     Pin     Net                   Time         Slack
                                                                       Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[2]       9.745        1.208
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_N_10_mux_0_i     9.745        1.258
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_N_10_mux_i       9.745        1.258
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_N_10_mux_1_i     9.745        1.395
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_N_10_mux_2_i     9.745        1.395
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_N_8_i            9.745        1.433
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[4]       9.745        1.433
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[7]       9.745        1.433
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret_0          m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_728                 9.745        1.700
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_4     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_728                 9.745        1.700
====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      8.537
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.208

    Number of logic level(s):                6
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[5]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                       Pin               Pin               Arrival     No. of    
Name                                                                     Type        Name              Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                       MSS_060     F_HM0_ADDR[5]     Out     2.891     2.891       -         
CoreAPB3_0_APBmslave0_PADDR[5]                                           Net         -                 -       1.155     -           91        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_17_0_0_wmux[2]     ARI1        B                 In      -         4.046       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_17_0_0_wmux[2]     ARI1        Y                 Out     0.165     4.211       -         
APB3_RDATA_1_17_0_0_y0[2]                                                Net         -                 -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_17_0_wmux_0[2]     ARI1        A                 In      -         4.583       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_17_0_wmux_0[2]     ARI1        Y                 Out     0.100     4.684       -         
N_1668                                                                   Net         -                 -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_24[2]              CFG3        B                 In      -         5.801       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_24[2]              CFG3        Y                 Out     0.165     5.965       -         
N_1725                                                                   Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_28[2]              CFG4        D                 In      -         6.521       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_28[2]              CFG4        Y                 Out     0.271     6.792       -         
N_1760                                                                   Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_d[2]               CFG4        C                 In      -         7.348       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_d[2]               CFG4        Y                 Out     0.203     7.551       -         
APB3_RDATA_1_d[2]                                                        Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[2]                 CFG4        D                 In      -         8.107       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[2]                 CFG4        Y                 Out     0.271     8.378       -         
APB3_RDATA_1[2]                                                          Net         -                 -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]                   SLE         D                 In      -         8.537       -         
===============================================================================================================================================
Total path delay (propagation time + setup) of 8.792 is 4.322(49.2%) logic and 4.470(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                                                Arrival          
Instance                                      Reference                                                             Type     Pin     Net              Time        Slack
                                              Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[0]     0.108       7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[1]     0.108       7.392
m2s010_som_sb_0.CORERESETP_0.count_ddr[2]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[2]     0.108       7.408
m2s010_som_sb_0.CORERESETP_0.count_ddr[3]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[3]     0.108       7.425
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[4]     0.108       7.441
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[5]     0.108       7.457
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[6]     0.108       7.473
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[7]     0.108       7.490
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[8]     0.108       7.506
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[9]     0.108       7.522
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                                   Required          
Instance                                       Reference                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[13]     9.745        7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[12]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[12]     9.745        7.333
m2s010_som_sb_0.CORERESETP_0.count_ddr[11]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[11]     9.745        7.350
m2s010_som_sb_0.CORERESETP_0.count_ddr[10]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[10]     9.745        7.366
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[9]      9.745        7.382
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[8]      9.745        7.399
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[7]      9.745        7.415
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[6]      9.745        7.431
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[5]      9.745        7.447
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[4]      9.745        7.464
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.317

    Number of logic level(s):                14
    Starting point:                          m2s010_som_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            m2s010_som_sb_0.CORERESETP_0.count_ddr[13] / D
    The start point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]          SLE      Q        Out     0.108     0.108       -         
count_ddr[0]                                       Net      -        -       0.733     -           3         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_1468      ARI1     B        In      -         0.841       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_1468      ARI1     FCO      Out     0.201     1.042       -         
count_ddr_s_1468_FCO                               Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCI      In      -         1.042       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCO      Out     0.016     1.058       -         
count_ddr_cry[1]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCI      In      -         1.058       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCO      Out     0.016     1.075       -         
count_ddr_cry[2]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCI      In      -         1.075       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCO      Out     0.016     1.091       -         
count_ddr_cry[3]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCI      In      -         1.091       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCO      Out     0.016     1.107       -         
count_ddr_cry[4]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCI      In      -         1.107       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCO      Out     0.016     1.123       -         
count_ddr_cry[5]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCI      In      -         1.123       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCO      Out     0.016     1.140       -         
count_ddr_cry[6]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCI      In      -         1.140       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCO      Out     0.016     1.156       -         
count_ddr_cry[7]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCI      In      -         1.156       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCO      Out     0.016     1.172       -         
count_ddr_cry[8]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCI      In      -         1.172       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCO      Out     0.016     1.189       -         
count_ddr_cry[9]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCI      In      -         1.189       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCO      Out     0.016     1.205       -         
count_ddr_cry[10]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCI      In      -         1.205       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCO      Out     0.016     1.221       -         
count_ddr_cry[11]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCI      In      -         1.221       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCO      Out     0.016     1.238       -         
count_ddr_cry[12]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     FCI      In      -         1.238       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     S        Out     0.073     1.311       -         
count_ddr_s[13]                                    Net      -        -       1.117     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]         SLE      D        In      -         2.428       -         
=============================================================================================================
Total path delay (propagation time + setup) of 2.683 is 0.833(31.0%) logic and 1.850(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                                                                                 Arrival          
Instance                                               Reference                                             Type        Pin                        Net                                         Time        Slack
                                                       Clock                                                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          psel                                        0.108       0.938
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[1]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]      5.657       1.766
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         5.374       1.931
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[7]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]      5.885       2.313
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[3]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]      5.850       2.348
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[14]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]     5.822       2.376
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[15]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]     5.729       2.469
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[5]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[5]      5.695       2.503
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[12]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]     5.666       2.532
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[13]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]     5.600       2.598
=================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                                                                                      Required          
Instance                                                  Reference                                             Type        Pin                  Net                                    Time         Slack
                                                          Clock                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST        m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PSEL     CORECONFIGP_0_MDDR_APBmslave_PSELx     4.005        0.938
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[0]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[0]                              4.745        1.189
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[2]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[2]                              4.745        1.353
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[3]                              4.745        1.353
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[4]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[4]                              4.745        1.353
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[5]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[5]                              4.745        1.353
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[6]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[6]                              4.745        1.353
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[7]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[7]                              4.745        1.353
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[8]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[8]                              4.745        1.353
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[9]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[9]                              4.745        1.353
==========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.995
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.005

    - Propagation time:                      3.067
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.938

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PSEL
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB

Instance / Net                                                     Pin                  Pin               Arrival     No. of    
Name                                                   Type        Name                 Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                     SLE         Q                    Out     0.108     0.108       -         
psel                                                   Net         -                    -       1.530     -           24        
m2s010_som_sb_0.CORECONFIGP_0.paddr_RNI2KTI1[12]       CFG4        D                    In      -         1.638       -         
m2s010_som_sb_0.CORECONFIGP_0.paddr_RNI2KTI1[12]       CFG4        Y                    Out     0.288     1.926       -         
CORECONFIGP_0_MDDR_APBmslave_PSELx                     Net         -                    -       1.141     -           17        
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     MSS_060     MDDR_FABRIC_PSEL     In      -         3.067       -         
================================================================================================================================
Total path delay (propagation time + setup) of 4.062 is 1.391(34.2%) logic and 2.671(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: uP_if|BW_Debug_inferred_clock[2]
====================================



Starting Points with Worst Slack
********************************

                                                                     Starting                                                                       Arrival          
Instance                                                             Reference                            Type     Pin     Net                      Time        Slack
                                                                     Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[4]                          uP_if|BW_Debug_inferred_clock[2]     SLE      Q       b3_nfs[4]                0.108       4.951
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[3]                          uP_if|BW_Debug_inferred_clock[2]     SLE      Q       b3_nfs[3]                0.108       5.021
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2\.b5_oRB_C[39]      uP_if|BW_Debug_inferred_clock[2]     SLE      Q       b11_OFWNT9L_8tZ[39]      0.108       5.045
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2\.b5_oRB_C[55]      uP_if|BW_Debug_inferred_clock[2]     SLE      Q       b11_OFWNT9L_8tZ[55]      0.108       5.045
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2\.b5_oRB_C[79]      uP_if|BW_Debug_inferred_clock[2]     SLE      Q       b11_OFWNT9L_8tZ[79]      0.108       5.045
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2\.b5_oRB_C[88]      uP_if|BW_Debug_inferred_clock[2]     SLE      Q       b11_OFWNT9L_8tZ[88]      0.108       5.045
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2\.b5_oRB_C[103]     uP_if|BW_Debug_inferred_clock[2]     SLE      Q       b11_OFWNT9L_8tZ[103]     0.108       5.045
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2\.b5_oRB_C[125]     uP_if|BW_Debug_inferred_clock[2]     SLE      Q       b11_OFWNT9L_8tZ[125]     0.108       5.045
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2\.b5_oRB_C[140]     uP_if|BW_Debug_inferred_clock[2]     SLE      Q       b11_OFWNT9L_8tZ[140]     0.108       5.045
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2\.b5_oRB_C[141]     uP_if|BW_Debug_inferred_clock[2]     SLE      Q       b11_OFWNT9L_8tZ[141]     0.108       5.045
=====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                Starting                                                                       Required          
Instance                                                                        Reference                            Type     Pin     Net                      Time         Slack
                                                                                Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_2                              uP_if|BW_Debug_inferred_clock[2]     SLE      D       b10_nYhI3_umjB_1         9.745        4.951
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b6_2ZGFQ9.b14_CZS0wfY_d_FH9m[0]     uP_if|BW_Debug_inferred_clock[2]     SLE      D       b13_CZS0wfY_d_FH9[0]     9.745        5.045
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b6_2ZGFQ9.b14_CZS0wfY_d_FH9m[1]     uP_if|BW_Debug_inferred_clock[2]     SLE      D       b13_CZS0wfY_d_FH9[1]     9.745        5.045
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b6_2ZGFQ9.b14_CZS0wfY_d_FH9m[2]     uP_if|BW_Debug_inferred_clock[2]     SLE      D       b13_CZS0wfY_d_FH9[2]     9.745        5.045
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b6_2ZGFQ9.b14_CZS0wfY_d_FH9m[3]     uP_if|BW_Debug_inferred_clock[2]     SLE      D       b13_CZS0wfY_d_FH9[3]     9.745        5.045
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b6_2ZGFQ9.b14_CZS0wfY_d_FH9m[4]     uP_if|BW_Debug_inferred_clock[2]     SLE      D       b13_CZS0wfY_d_FH9[4]     9.745        5.045
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b6_2ZGFQ9.b14_CZS0wfY_d_FH9m[5]     uP_if|BW_Debug_inferred_clock[2]     SLE      D       b13_CZS0wfY_d_FH9[5]     9.745        5.045
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b6_2ZGFQ9.b14_CZS0wfY_d_FH9m[6]     uP_if|BW_Debug_inferred_clock[2]     SLE      D       b13_CZS0wfY_d_FH9[6]     9.745        5.045
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b6_2ZGFQ9.b14_CZS0wfY_d_FH9m[7]     uP_if|BW_Debug_inferred_clock[2]     SLE      D       b13_CZS0wfY_d_FH9[7]     9.745        5.045
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b6_2ZGFQ9.b14_CZS0wfY_d_FH9m[8]     uP_if|BW_Debug_inferred_clock[2]     SLE      D       b13_CZS0wfY_d_FH9[8]     9.745        5.045
=================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      4.794
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.951

    Number of logic level(s):                5
    Starting point:                          ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[4] / Q
    Ending point:                            ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_2 / D
    The start point is clocked by            uP_if|BW_Debug_inferred_clock[2] [rising] on pin CLK
    The end   point is clocked by            uP_if|BW_Debug_inferred_clock[2] [rising] on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[4]                SLE      Q        Out     0.108     0.108       -         
b3_nfs[4]                                                  Net      -        -       0.733     -           3         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs_RNIJV7V[3]        CFG2     A        In      -         0.841       -         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs_RNIJV7V[3]        CFG2     Y        Out     0.087     0.928       -         
N_63_2                                                     Net      -        -       0.630     -           2         
ident_coreinst.IICE_INST.b5_nUTGT.b6_nUT_fF9               CFG4     D        In      -         1.559       -         
ident_coreinst.IICE_INST.b5_nUTGT.b6_nUT_fF9               CFG4     Y        Out     0.288     1.846       -         
N_61                                                       Net      -        -       0.745     -           5         
ident_coreinst.IICE_INST.b5_nUTGT.b6_nUT_fF_0              CFG4     D        In      -         2.591       -         
ident_coreinst.IICE_INST.b5_nUTGT.b6_nUT_fF_0              CFG4     Y        Out     0.288     2.879       -         
b6_nUT_fF                                                  Net      -        -       0.888     -           13        
ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_1_RNO     CFG3     B        In      -         3.767       -         
ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_1_RNO     CFG3     Y        Out     0.148     3.915       -         
N_86                                                       Net      -        -       0.556     -           1         
ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_1         CFG4     B        In      -         4.471       -         
ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_1         CFG4     Y        Out     0.165     4.636       -         
b10_nYhI3_umjB_1                                           Net      -        -       0.159     -           1         
ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_2         SLE      D        In      -         4.794       -         
=====================================================================================================================
Total path delay (propagation time + setup) of 5.049 is 1.339(26.5%) logic and 3.710(73.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                               Starting                                                      Arrival          
Instance                                                                       Reference     Type      Pin          Net                      Time        Slack
                                                                               Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_CCC_0.CCC_INST                                                       System        CCC       LOCK         CommsFPGA_CCC_0_LOCK     0.000       2.185
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[6]     b3_1Um                   0.000       3.064
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[3]     b6_uS_MrX[2]             0.000       3.126
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[4]     b6_uS_MrX[3]             0.000       3.201
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[5]     b6_uS_MrX[4]             0.000       3.250
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[1]     b6_uS_MrX[0]             0.000       4.009
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[2]     b6_uS_MrX[1]             0.000       4.174
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC\.un5_apb3_rst_rs     System        SLE       Q            un5_apb3_rst_rs          0.108       4.796
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UDRCAP       b7_nFG0rDY               0.000       4.912
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT[7]                                     System        SLE       Q            RX_FIFO_DOUT[7]          0.108       5.411
==============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                        Starting                                                Required          
Instance                                                                Reference     Type      Pin      Net                    Time         Slack
                                                                        Clock                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.mdiclink_reg[311]                              System        SLE       D        RX_FIFO_Reset_v[3]     9.745        2.185
ident_coreinst.IICE_INST.mdiclink_reg[312]                              System        SLE       D        RX_FIFO_Reset_v[2]     9.745        2.185
ident_coreinst.IICE_INST.mdiclink_reg[313]                              System        SLE       D        RX_FIFO_Reset_v[1]     9.745        2.185
ident_coreinst.IICE_INST.mdiclink_reg[314]                              System        SLE       D        RX_FIFO_Reset_v[0]     9.745        2.185
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                       System        UJTAG     UTDO     b9_PLF_6lNa2           10.000       3.064
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nUT_M9kYfr[0]     System        SLE       EN       b10_nUT_M9kYfr4        9.662        3.138
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nUT_M9kYfr[1]     System        SLE       EN       b10_nUT_M9kYfr4        9.662        3.138
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nUT_M9kYfr[2]     System        SLE       EN       b10_nUT_M9kYfr4        9.662        3.138
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nUT_M9kYfr[3]     System        SLE       EN       b10_nUT_M9kYfr4        9.662        3.138
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nUT_M9kYfr[4]     System        SLE       EN       b10_nUT_M9kYfr4        9.662        3.138
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      7.560
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 2.185

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_CCC_0.CCC_INST / LOCK
    Ending point:                            ident_coreinst.IICE_INST.mdiclink_reg[314] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            uP_if|BW_Debug_inferred_clock[2] [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_CCC_0.CCC_INST                                                                  CCC        LOCK     Out     0.000     0.000       -         
CommsFPGA_CCC_0_LOCK                                                                      Net        -        -       1.129     -           4         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_0_a3_i             CFG2       A        In      -         1.129       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_0_a3_i             CFG2       Y        Out     0.100     1.229       -         
RESET_i_0_a3_i                                                                            Net        -        -       1.117     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_0_a3_i_RNILGP9     CLKINT     A        In      -         2.346       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_0_a3_i_RNILGP9     CLKINT     Y        Out     0.387     2.733       -         
N_106_i                                                                                   Net        -        -       1.138     -           12        
CommsFPGA_top_0.FIFOS_INST.irx_fifo_rst                                                   CFG2       A        In      -         3.871       -         
CommsFPGA_top_0.FIFOS_INST.irx_fifo_rst                                                   CFG2       Y        Out     0.077     3.949       -         
irx_fifo_rst                                                                              Net        -        -       0.820     -           6         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_Reset_v_0_iv[0]                                        CFG4       B        In      -         4.768       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_Reset_v_0_iv[0]                                        CFG4       Y        Out     0.165     4.933       -         
RX_FIFO_Reset_v_0_iv[0]                                                                   Net        -        -       1.117     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_Reset_v_0_iv_RNI7ICF[0]                                CLKINT     A        In      -         6.050       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_Reset_v_0_iv_RNI7ICF[0]                                CLKINT     Y        Out     0.387     6.437       -         
RX_FIFO_Reset_v[0]                                                                        Net        -        -       1.123     -           2         
ident_coreinst.IICE_INST.mdiclink_reg[314]                                                SLE        D        In      -         7.560       -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 7.815 is 1.371(17.5%) logic and 6.444(82.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 203MB peak: 238MB)


Finished timing report (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 203MB peak: 238MB)

---------------------------------------
Resource Usage Report for m2s010_som 

Mapping to part: m2s060tfcsbga325std
Cell usage:
CCC             2 uses
CLKINT          26 uses
MSS_060         1 use
MX2             2 uses
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
XTLOSC          1 use
CFG1           40 uses
CFG2           422 uses
CFG3           1280 uses
CFG4           2595 uses

Carry cells:
ARI1            636 uses - used for arithmetic functions
ARI1            129 uses - used for Wide-Mux implementation
Total ARI1      765 uses


Sequential Cells: 
SLE            5294 uses

DSP Blocks:    0 of 72 (0%)

I/O ports: 131
I/O primitives: 122
BIBUF          43 uses
INBUF          25 uses
OUTBUF         50 uses
OUTBUF_DIFF    1 use
TRIBUFF        3 uses


Global Clock Buffers: 26 of 8 (325%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 56 of 69 (81%)

Total LUTs:    5102

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 2016; LUTs = 2016;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  5294 + 0 + 2016 + 0 = 7310;
Total number of LUTs after P&R:  5102 + 0 + 2016 + 0 = 7118;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 50MB peak: 238MB)

Process took 0h:00m:26s realtime, 0h:00m:25s cputime
# Mon Oct 23 15:07:31 2017

###########################################################]
