// Seed: 1051922781
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  reg id_4;
  always_latch #0
    if (1)
      if (id_3) begin
        id_4 <= 1;
      end
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output logic id_2
);
  always @(1, negedge id_0) begin
    id_2 <= 1 & 1;
  end
  wire id_4;
  module_0(
      id_4, id_4, id_4
  );
endmodule
module module_2 (
    input wor id_0,
    output uwire id_1,
    input tri id_2,
    input tri id_3,
    output wire id_4,
    input wire id_5,
    input supply0 id_6,
    output tri id_7,
    input tri1 id_8,
    input supply0 id_9,
    output supply1 id_10
    , id_12
);
  assign id_4 = 1;
  wire id_13;
  module_0(
      id_12, id_12, id_13
  );
  wire id_14;
endmodule
