# ğŸ» BearCore-V: A High-Performance 5-Stage RISC-V Processor

**BearCore-V** æ˜¯ä¸€å€‹åŸºæ–¼ **RISC-V (RV32IM)** æŒ‡ä»¤é›†æ¶æ§‹è¨­è¨ˆçš„ 5 éšæ®µç®¡ç·šè™•ç†å™¨ã€‚æœ¬å°ˆæ¡ˆå¯¦ç¾äº†å¾ç¡¬é«”æè¿°èªè¨€ (Verilog) åˆ°éŸŒé«”é–‹ç™¼ (C/Assembly) ä»¥åŠæ¨¡æ“¬é©—è­‰ (Python/iverilog) çš„å®Œæ•´å‚ç›´æ•´åˆã€‚

---

## ğŸš€ æŠ€è¡“ç‰¹æ€§ (Technical Highlights)

* **ISA æ”¯æ´**: å®Œæ•´æ”¯æ´ **RV32I** åŸºç¤æŒ‡ä»¤é›†èˆ‡ **M-extension** (ä¹˜æ³•èˆ‡é™¤æ³•)ã€‚
* **ç®¡ç·šæ¶æ§‹**: æ¡ç”¨ 5-Stage (IF/ID/EX/MEM/WB) è¨­è¨ˆï¼Œå…·å‚™è³‡æ–™æµè½‰ç™¼ (Forwarding) èˆ‡è¡çªè™•ç† (Stall) æ©Ÿåˆ¶ã€‚
* **è¨˜æ†¶é«”å­ç³»çµ±**: 
    * **ROM**: 16KB æŒ‡ä»¤ç©ºé–“ (è¼‰å…¥ `firmware.hex`)ã€‚
    * **RAM**: 64KB è³‡æ–™ç©ºé–“ï¼Œæ”¯æ´ä½å…ƒçµ„å°é½Šå­˜å– (LB/SB/LH/SH)ã€‚
* **å¤–è¨­**: æ•´åˆ 115200 æ³¢ç‰¹ç‡ UART æ§åˆ¶å™¨ï¼Œæ”¯æ´ MMIO æ˜ å°„ (0x10000000)ã€‚


## å¿«é€Ÿé–‹å§‹

### 1. ç’°å¢ƒè¨­ç½®
```bash
# å®‰è£ RISC-V å·¥å…·éˆ
sudo apt-get install gcc-riscv64-unknown-elf

# å®‰è£æ¨¡æ“¬å·¥å…·
sudo apt-get install iverilog gtkwave
2. ç·¨è­¯èˆ‡é‹è¡Œ
bash
# ç·¨è­¯éŸŒé«”
make clean && make all

# é‹è¡Œç¡¬é«”æ¨¡æ“¬
make sim

# æŸ¥çœ‹æ³¢å½¢
gtkwave cpu.vcd

3. Python æŒ‡ä»¤ç´šæ¨¡æ“¬
bash
python riscv_ils.py --rom firmware.hex --max-cycles 10000

å°ˆæ¡ˆçµæ§‹## ğŸ“‚ å°ˆæ¡ˆçµæ§‹ (File Structure)
â”œâ”€â”€ Makefile
â”œâ”€â”€ README.md
â”œâ”€â”€ cpu.vcd
â”œâ”€â”€ docs
â”‚   â””â”€â”€ ARCHITECTURE.md
â”œâ”€â”€ files.f
â”œâ”€â”€ firmware.bin
â”œâ”€â”€ firmware.elf
â”œâ”€â”€ firmware.hex
â”œâ”€â”€ link.ld
â”œâ”€â”€ project_config.mk
â”œâ”€â”€ riscv_ils.py
â”œâ”€â”€ scripts
â”‚   â””â”€â”€ run_simulation.sh
â”œâ”€â”€ src
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ core.v
â”‚   â”œâ”€â”€ data_ram.v
â”‚   â”œâ”€â”€ decoder.v
â”‚   â”œâ”€â”€ include
â”‚   â”‚   â””â”€â”€ test_reporter.h
â”‚   â”œâ”€â”€ main.c
â”‚   â”œâ”€â”€ reg_file.v
â”‚   â”œâ”€â”€ rom.v
â”‚   â”œâ”€â”€ start.s
â”‚   â”œâ”€â”€ tb_top.v
â”‚   â””â”€â”€ uart_tx.v
â”œâ”€â”€ tests
â”‚   â”œâ”€â”€ direct_test.s
â”‚   â”œâ”€â”€ jump_test.S
â”‚   â”œâ”€â”€ minimal.c
â”‚   â”œâ”€â”€ simplest.s
â”‚   â”œâ”€â”€ test.c
â”‚   â”œâ”€â”€ test.s
â”‚   â”œâ”€â”€ test_main.c
â”‚   â”œâ”€â”€ test_only_jump.s
â”‚   â”œâ”€â”€ test_reporter.c
â”‚   â”œâ”€â”€ timer_test.c
â”‚   â””â”€â”€ trap_handler.c
â””â”€â”€ wave.vvp

5 directories, 35 files

æ€§èƒ½æŒ‡æ¨™
CPI: 1.0 (ç†æƒ³æµæ°´ç·š)

æœ€å¤§é »ç‡: 100MHz (ä¼°è¨ˆ)

æ”¯æ´æŒ‡ä»¤: RV32IM

è¨˜æ†¶é«”: 16KB ROM + 64KB RAM

æ¸¬è©¦çµæœ
âœ“ æ•´æ•¸é‹ç®— âœ“ é™¤æ³•æŒ‡ä»¤ âœ“ å­—ä¸²æ“ä½œ âœ“ UARTè¼¸å‡º

text

### 5. **å‰µå»ºä¸€å€‹è‡ªå‹•åŒ–è…³æœ¬**
```bash
#!/bin/bash
# scripts/run_all.sh

echo "=== BearCore-V å®Œæ•´æ¸¬è©¦æµç¨‹ ==="
echo "1. ç·¨è­¯éŸŒé«”..."
make clean
make all

echo -e "\n2. é‹è¡Œ Python æŒ‡ä»¤ç´šæ¨¡æ“¬..."
python riscv_ils.py --rom firmware.hex --max-cycles 50000

echo -e "\n3. é‹è¡Œ Verilog æ¨¡æ“¬..."
iverilog -g2012 -o wave.vvp -f files.f
vvp wave.vvp

echo -e "\n4. åˆ†æçµæœ..."
echo "å¦‚æœçœ‹åˆ° 'Test OK' å’Œæ­£ç¢ºçš„åè½‰å­—ä¸²ï¼Œæ¸¬è©¦é€šéï¼"