\hypertarget{struct_u_d_m_a_c_c26_x_x___h_w_attrs}{}\doxysection{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs Struct Reference}
\label{struct_u_d_m_a_c_c26_x_x___h_w_attrs}\index{UDMACC26XX\_HWAttrs@{UDMACC26XX\_HWAttrs}}


U\+D\+M\+A\+C\+C26\+XX hardware attributes.  




{\ttfamily \#include $<$U\+D\+M\+A\+C\+C26\+X\+X.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a62ff254a8b85ecced4f749c35065515d}{base\+Addr}}
\item 
Power\+C\+C26\+X\+X\+\_\+\+Resource \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a77e02a4666668a7d35d012e5dd7b2d24}{power\+Mngr\+Id}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a842b5f7c2c0a2563eaf6f037cff07785}{int\+Num}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a56b5f00f14e051a08329130b6d2c6fe6}{int\+Priority}}
\begin{DoxyCompactList}\small\item\em U\+D\+M\+A\+C\+C26\+XX error interrupt priority. int\+Priority is the D\+MA peripheral\textquotesingle{}s interrupt priority, as defined by the underlying OS. It is passed unmodified to the underlying OS\textquotesingle{}s interrupt handler creation code, so you need to refer to the OS documentation for usage. For example, for S\+Y\+S/\+B\+I\+OS applications, refer to the ti.\+sysbios.\+family.\+arm.\+m3.\+Hwi documentation for S\+Y\+S/\+B\+I\+OS usage of interrupt priorities. If the driver uses the ti.\+drivers.\+ports interface instead of making OS calls directly, then the HwiP port handles the interrupt priority in an OS specific way. In the case of the S\+Y\+S/\+B\+I\+OS port, int\+Priority is passed unmodified to Hwi\+\_\+create(). \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
U\+D\+M\+A\+C\+C26\+XX hardware attributes. 

Definition at line 196 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a62ff254a8b85ecced4f749c35065515d}\label{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a62ff254a8b85ecced4f749c35065515d}} 
\index{UDMACC26XX\_HWAttrs@{UDMACC26XX\_HWAttrs}!baseAddr@{baseAddr}}
\index{baseAddr@{baseAddr}!UDMACC26XX\_HWAttrs@{UDMACC26XX\_HWAttrs}}
\doxysubsubsection{\texorpdfstring{baseAddr}{baseAddr}}
{\footnotesize\ttfamily uint32\+\_\+t U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs\+::base\+Addr}

Base adddress for U\+D\+M\+A\+C\+C26\+XX 

Definition at line 197 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.

\mbox{\Hypertarget{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a842b5f7c2c0a2563eaf6f037cff07785}\label{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a842b5f7c2c0a2563eaf6f037cff07785}} 
\index{UDMACC26XX\_HWAttrs@{UDMACC26XX\_HWAttrs}!intNum@{intNum}}
\index{intNum@{intNum}!UDMACC26XX\_HWAttrs@{UDMACC26XX\_HWAttrs}}
\doxysubsubsection{\texorpdfstring{intNum}{intNum}}
{\footnotesize\ttfamily uint8\+\_\+t U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs\+::int\+Num}

U\+D\+M\+A\+C\+C26\+XX error interrupt number 

Definition at line 199 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.

\mbox{\Hypertarget{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a56b5f00f14e051a08329130b6d2c6fe6}\label{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a56b5f00f14e051a08329130b6d2c6fe6}} 
\index{UDMACC26XX\_HWAttrs@{UDMACC26XX\_HWAttrs}!intPriority@{intPriority}}
\index{intPriority@{intPriority}!UDMACC26XX\_HWAttrs@{UDMACC26XX\_HWAttrs}}
\doxysubsubsection{\texorpdfstring{intPriority}{intPriority}}
{\footnotesize\ttfamily uint8\+\_\+t U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs\+::int\+Priority}



U\+D\+M\+A\+C\+C26\+XX error interrupt priority. int\+Priority is the D\+MA peripheral\textquotesingle{}s interrupt priority, as defined by the underlying OS. It is passed unmodified to the underlying OS\textquotesingle{}s interrupt handler creation code, so you need to refer to the OS documentation for usage. For example, for S\+Y\+S/\+B\+I\+OS applications, refer to the ti.\+sysbios.\+family.\+arm.\+m3.\+Hwi documentation for S\+Y\+S/\+B\+I\+OS usage of interrupt priorities. If the driver uses the ti.\+drivers.\+ports interface instead of making OS calls directly, then the HwiP port handles the interrupt priority in an OS specific way. In the case of the S\+Y\+S/\+B\+I\+OS port, int\+Priority is passed unmodified to Hwi\+\_\+create(). 

The C\+C26xx uses three of the priority bits, meaning $\sim$0 has the same effect as (7 $<$$<$ 5).

(7 $<$$<$ 5) will apply the lowest priority.

(1 $<$$<$ 5) will apply the highest priority.

Setting the priority to 0 is not supported by this driver.

H\+WI\textquotesingle{}s with priority 0 ignore the H\+WI dispatcher to support zero-\/latency interrupts, thus invalidating the critical sections in this driver. 

Definition at line 223 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.

\mbox{\Hypertarget{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a77e02a4666668a7d35d012e5dd7b2d24}\label{struct_u_d_m_a_c_c26_x_x___h_w_attrs_a77e02a4666668a7d35d012e5dd7b2d24}} 
\index{UDMACC26XX\_HWAttrs@{UDMACC26XX\_HWAttrs}!powerMngrId@{powerMngrId}}
\index{powerMngrId@{powerMngrId}!UDMACC26XX\_HWAttrs@{UDMACC26XX\_HWAttrs}}
\doxysubsubsection{\texorpdfstring{powerMngrId}{powerMngrId}}
{\footnotesize\ttfamily Power\+C\+C26\+X\+X\+\_\+\+Resource U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs\+::power\+Mngr\+Id}

U\+D\+M\+A\+C\+C26\+XX Peripheral\textquotesingle{}s power manager ID 

Definition at line 198 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+U\+D\+M\+A/\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h}{U\+D\+M\+A\+C\+C26\+X\+X.\+h}}\end{DoxyCompactItemize}
