<stg><name>convolution_func.2</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="12" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="12" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %oc = alloca i32 1

]]></Node>
<StgValue><ssdm name="oc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:1 %store_ln77 = store i6 0, i6 %oc

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
entry:2 %br_ln77 = br void %VITIS_LOOP_79_2

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_79_2:0 %oc_3 = load i6 %oc

]]></Node>
<StgValue><ssdm name="oc_3"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_79_2:1 %icmp_ln77 = icmp_eq  i6 %oc_3, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_79_2:2 %add_ln77 = add i6 %oc_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_79_2:3 %br_ln77 = br i1 %icmp_ln77, void %VITIS_LOOP_79_2.split, void %for.end68

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="6">
<![CDATA[
VITIS_LOOP_79_2.split:2 %empty = trunc i6 %oc_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:3 %oc_cast_cast = zext i5 %empty

]]></Node>
<StgValue><ssdm name="oc_cast_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_79_2.split:4 %local_bias_addr = getelementptr i16 %local_bias, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_bias_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:5 %local_bias_load = load i5 %local_bias_addr

]]></Node>
<StgValue><ssdm name="local_bias_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_79_2.split:7 %local_weights_0_0_addr = getelementptr i16 %local_weights_0_0, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_0_0_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:8 %local_weights_0_0_load = load i5 %local_weights_0_0_addr

]]></Node>
<StgValue><ssdm name="local_weights_0_0_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_79_2.split:9 %local_weights_0_1_addr = getelementptr i16 %local_weights_0_1, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_0_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:10 %local_weights_0_1_load = load i5 %local_weights_0_1_addr

]]></Node>
<StgValue><ssdm name="local_weights_0_1_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_79_2.split:11 %local_weights_0_2_addr = getelementptr i16 %local_weights_0_2, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_0_2_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:12 %local_weights_0_2_load = load i5 %local_weights_0_2_addr

]]></Node>
<StgValue><ssdm name="local_weights_0_2_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_79_2.split:13 %local_weights_1_0_addr = getelementptr i16 %local_weights_1_0, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_1_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:14 %local_weights_1_0_load = load i5 %local_weights_1_0_addr

]]></Node>
<StgValue><ssdm name="local_weights_1_0_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_79_2.split:15 %local_weights_1_1_addr = getelementptr i16 %local_weights_1_1, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_1_1_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:16 %local_weights_1_1_load = load i5 %local_weights_1_1_addr

]]></Node>
<StgValue><ssdm name="local_weights_1_1_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_79_2.split:17 %local_weights_1_2_addr = getelementptr i16 %local_weights_1_2, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_1_2_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:18 %local_weights_1_2_load = load i5 %local_weights_1_2_addr

]]></Node>
<StgValue><ssdm name="local_weights_1_2_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_79_2.split:19 %local_weights_2_0_addr = getelementptr i16 %local_weights_2_0, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_2_0_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:20 %local_weights_2_0_load = load i5 %local_weights_2_0_addr

]]></Node>
<StgValue><ssdm name="local_weights_2_0_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_79_2.split:21 %local_weights_2_1_addr = getelementptr i16 %local_weights_2_1, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_2_1_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:22 %local_weights_2_1_load = load i5 %local_weights_2_1_addr

]]></Node>
<StgValue><ssdm name="local_weights_2_1_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_79_2.split:23 %local_weights_2_2_addr = getelementptr i16 %local_weights_2_2, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_2_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:24 %local_weights_2_2_load = load i5 %local_weights_2_2_addr

]]></Node>
<StgValue><ssdm name="local_weights_2_2_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
for.end68:0 %ret_ln99 = ret

]]></Node>
<StgValue><ssdm name="ret_ln99"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_79_2.split:0 %speclooptripcount_ln78 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln78"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_79_2.split:1 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:5 %local_bias_load = load i5 %local_bias_addr

]]></Node>
<StgValue><ssdm name="local_bias_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
VITIS_LOOP_79_2.split:6 %sum = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %local_bias_load, i12 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:8 %local_weights_0_0_load = load i5 %local_weights_0_0_addr

]]></Node>
<StgValue><ssdm name="local_weights_0_0_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:10 %local_weights_0_1_load = load i5 %local_weights_0_1_addr

]]></Node>
<StgValue><ssdm name="local_weights_0_1_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:12 %local_weights_0_2_load = load i5 %local_weights_0_2_addr

]]></Node>
<StgValue><ssdm name="local_weights_0_2_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:14 %local_weights_1_0_load = load i5 %local_weights_1_0_addr

]]></Node>
<StgValue><ssdm name="local_weights_1_0_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:16 %local_weights_1_1_load = load i5 %local_weights_1_1_addr

]]></Node>
<StgValue><ssdm name="local_weights_1_1_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:18 %local_weights_1_2_load = load i5 %local_weights_1_2_addr

]]></Node>
<StgValue><ssdm name="local_weights_1_2_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:20 %local_weights_2_0_load = load i5 %local_weights_2_0_addr

]]></Node>
<StgValue><ssdm name="local_weights_2_0_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:22 %local_weights_2_1_load = load i5 %local_weights_2_1_addr

]]></Node>
<StgValue><ssdm name="local_weights_2_1_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="5">
<![CDATA[
VITIS_LOOP_79_2.split:24 %local_weights_2_2_load = load i5 %local_weights_2_2_addr

]]></Node>
<StgValue><ssdm name="local_weights_2_2_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_79_2.split:25 %br_ln79 = br void %VITIS_LOOP_81_3

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_81_3:0 %i = phi i4 0, void %VITIS_LOOP_79_2.split, i4 %empty_62, void %VITIS_LOOP_81_3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="8" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_81_3:6 %urem_ln79 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln79"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="7" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_81_3:6 %urem_ln79 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln79"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="6" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_81_3:6 %urem_ln79 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln79"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="5" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_81_3:6 %urem_ln79 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln79"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="4">
<![CDATA[
VITIS_LOOP_81_3:1 %zext_ln79 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="4" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_81_3:6 %urem_ln79 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln79"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_81_3:8 %empty_60 = add i5 %zext_ln79, i5 2

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="5">
<![CDATA[
VITIS_LOOP_81_3:9 %zext_ln81 = zext i5 %empty_60

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_81_3:10 %mul_ln81 = mul i11 %zext_ln81, i11 43

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="3" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_81_3:6 %urem_ln79 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln79"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_81_3:10 %mul_ln81 = mul i11 %zext_ln81, i11 43

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="69" st_id="10" stage="2" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_81_3:6 %urem_ln79 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln79"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_81_3:10 %mul_ln81 = mul i11 %zext_ln81, i11 43

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="4">
<![CDATA[
VITIS_LOOP_81_3:3 %zext_ln79_1 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_81_3:4 %mul_ln79 = mul i9 %zext_ln79_1, i9 22

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_3:5 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln79, i32 6, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_81_3:6 %urem_ln79 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln79"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2">
<![CDATA[
VITIS_LOOP_81_3:7 %trunc_ln79 = trunc i2 %urem_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_81_3:10 %mul_ln81 = mul i11 %zext_ln81, i11 43

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_3:11 %tmp_41 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln81, i32 7, i32 10

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_81_3:12 %empty_61 = add i5 %zext_ln79, i5 1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_81_3:13 %empty_62 = trunc i5 %empty_61

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="5">
<![CDATA[
VITIS_LOOP_81_3:14 %p_cast564 = zext i5 %empty_61

]]></Node>
<StgValue><ssdm name="p_cast564"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_81_3:15 %mul = mul i11 %p_cast564, i11 43

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_3:16 %tmp_42 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul, i32 7, i32 10

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_3:17 %tmp_43 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %mul_ln79, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
VITIS_LOOP_81_3:18 %tmp_44 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp, i1 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_81_3:19 %tmp_45 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_43, i3 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="4">
<![CDATA[
VITIS_LOOP_81_3:20 %zext_ln90 = zext i4 %tmp_44

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_81_3:21 %sub_ln90 = sub i5 %tmp_45, i5 %zext_ln90

]]></Node>
<StgValue><ssdm name="sub_ln90"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_3:22 %tmp_46 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul, i32 7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
VITIS_LOOP_81_3:23 %tmp_47 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_42, i1 0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_81_3:24 %tmp_48 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_46, i3 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_81_3:25 %sub_ln90_1 = sub i5 %tmp_48, i5 %tmp_47

]]></Node>
<StgValue><ssdm name="sub_ln90_1"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_3:26 %tmp_49 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln81, i32 7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
VITIS_LOOP_81_3:27 %tmp_50 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_41, i1 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_81_3:28 %tmp_51 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_49, i3 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_81_3:29 %sub_ln90_2 = sub i5 %tmp_51, i5 %tmp_50

]]></Node>
<StgValue><ssdm name="sub_ln90_2"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="5" op_4_bw="5" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="2" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="28" op_24_bw="5" op_25_bw="4" op_26_bw="15">
<![CDATA[
VITIS_LOOP_81_3:31 %call_ln90 = call void @convolution_func.2_Pipeline_VITIS_LOOP_81_3, i5 %sub_ln90, i16 %input_buf_0_0, i5 %sub_ln90_1, i5 %sub_ln90_2, i16 %input_buf_0_1, i16 %input_buf_0_2, i16 %input_buf_1_0, i16 %input_buf_1_1, i16 %input_buf_1_2, i16 %input_buf_2_0, i16 %input_buf_2_1, i16 %input_buf_2_2, i2 %trunc_ln79, i16 %local_weights_2_0_load, i16 %local_weights_2_1_load, i16 %local_weights_2_2_load, i16 %local_weights_0_0_load, i16 %local_weights_0_1_load, i16 %local_weights_0_2_load, i16 %local_weights_1_0_load, i16 %local_weights_1_1_load, i16 %local_weights_1_2_load, i28 %sum, i5 %empty, i4 %i, i15 %output_buf

]]></Node>
<StgValue><ssdm name="call_ln90"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_81_3:32 %icmp_ln79 = icmp_eq  i5 %empty_61, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_81_3:2 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_81_3:30 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="16" op_3_bw="5" op_4_bw="5" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="2" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="28" op_24_bw="5" op_25_bw="4" op_26_bw="15">
<![CDATA[
VITIS_LOOP_81_3:31 %call_ln90 = call void @convolution_func.2_Pipeline_VITIS_LOOP_81_3, i5 %sub_ln90, i16 %input_buf_0_0, i5 %sub_ln90_1, i5 %sub_ln90_2, i16 %input_buf_0_1, i16 %input_buf_0_2, i16 %input_buf_1_0, i16 %input_buf_1_1, i16 %input_buf_1_2, i16 %input_buf_2_0, i16 %input_buf_2_1, i16 %input_buf_2_2, i2 %trunc_ln79, i16 %local_weights_2_0_load, i16 %local_weights_2_1_load, i16 %local_weights_2_2_load, i16 %local_weights_0_0_load, i16 %local_weights_0_1_load, i16 %local_weights_0_2_load, i16 %local_weights_1_0_load, i16 %local_weights_1_1_load, i16 %local_weights_1_2_load, i28 %sum, i5 %empty, i4 %i, i15 %output_buf

]]></Node>
<StgValue><ssdm name="call_ln90"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_81_3:33 %br_ln79 = br i1 %icmp_ln79, void %VITIS_LOOP_81_3, void %for.inc66

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc66:0 %store_ln77 = store i6 %add_ln77, i6 %oc

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
for.inc66:1 %br_ln77 = br void %VITIS_LOOP_79_2

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
