Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: rtl_smpte.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rtl_smpte.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rtl_smpte"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : rtl_smpte
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../rtl_smpte_v2.v" in library work
Module <rtl_smpte> compiled
No errors in compilation
Analysis of file <"rtl_smpte.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <rtl_smpte> in library <work> with parameters.
	h_bp = "00000000000000000000000000110000"
	h_fp = "00000000000000000000000000010000"
	h_pulse = "00000000000000000000000001100000"
	h_sync = "00000000000000000000001100100000"
	h_viz = "00000000000000000000001010000000"
	v_bp = "00000000000000000000000000100001"
	v_fp = "00000000000000000000000000001010"
	v_pulse = "00000000000000000000000000000010"
	v_sync = "00000000000000000000001000001101"
	v_viz = "00000000000000000000000111100000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <rtl_smpte>.
	h_bp = 32'sb00000000000000000000000000110000
	h_fp = 32'sb00000000000000000000000000010000
	h_pulse = 32'sb00000000000000000000000001100000
	h_sync = 32'sb00000000000000000000001100100000
	h_viz = 32'sb00000000000000000000001010000000
	v_bp = 32'sb00000000000000000000000000100001
	v_fp = 32'sb00000000000000000000000000001010
	v_pulse = 32'sb00000000000000000000000000000010
	v_sync = 32'sb00000000000000000000001000001101
	v_viz = 32'sb00000000000000000000000111100000
Module <rtl_smpte> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rtl_smpte>.
    Related source file is "../rtl_smpte_v2.v".
    Found 2-bit register for signal <blue_b_ff>.
    Found 1-bit register for signal <clk_25>.
    Found 3-bit register for signal <green_b_ff>.
    Found 10-bit comparator less for signal <h_out_d$cmp_lt0000> created at line 98.
    Found 1-bit register for signal <h_out_ff>.
    Found 10-bit adder for signal <h_poz_d$addsub0000> created at line 104.
    Found 10-bit register for signal <h_poz_ff>.
    Found 10-bit comparator greatequal for signal <red_b_d$cmp_ge0000> created at line 115.
    Found 10-bit comparator greatequal for signal <red_b_d$cmp_ge0001> created at line 116.
    Found 10-bit comparator greatequal for signal <red_b_d$cmp_ge0002> created at line 117.
    Found 10-bit comparator greater for signal <red_b_d$cmp_gt0000> created at line 122.
    Found 10-bit comparator greater for signal <red_b_d$cmp_gt0001> created at line 127.
    Found 10-bit comparator greater for signal <red_b_d$cmp_gt0002> created at line 132.
    Found 10-bit comparator greater for signal <red_b_d$cmp_gt0003> created at line 137.
    Found 10-bit comparator greater for signal <red_b_d$cmp_gt0004> created at line 142.
    Found 10-bit comparator greater for signal <red_b_d$cmp_gt0005> created at line 147.
    Found 10-bit comparator greater for signal <red_b_d$cmp_gt0006> created at line 152.
    Found 10-bit comparator lessequal for signal <red_b_d$cmp_le0000> created at line 115.
    Found 10-bit comparator less for signal <red_b_d$cmp_lt0000> created at line 116.
    Found 10-bit comparator less for signal <red_b_d$cmp_lt0001> created at line 117.
    Found 10-bit comparator less for signal <red_b_d$cmp_lt0002> created at line 122.
    Found 10-bit comparator less for signal <red_b_d$cmp_lt0003> created at line 127.
    Found 10-bit comparator less for signal <red_b_d$cmp_lt0004> created at line 132.
    Found 10-bit comparator less for signal <red_b_d$cmp_lt0005> created at line 137.
    Found 10-bit comparator less for signal <red_b_d$cmp_lt0006> created at line 142.
    Found 10-bit comparator less for signal <red_b_d$cmp_lt0007> created at line 147.
    Found 3-bit register for signal <red_b_ff>.
    Found 10-bit comparator less for signal <v_out_d$cmp_lt0000> created at line 107.
    Found 1-bit register for signal <v_out_ff>.
    Found 10-bit adder for signal <v_poz_d$addsub0000> created at line 93.
    Found 10-bit register for signal <v_poz_ff>.
    Summary:
	inferred  31 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  21 Comparator(s).
Unit <rtl_smpte> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Registers                                            : 8
 1-bit register                                        : 3
 10-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 2
# Comparators                                          : 21
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 7
 10-bit comparator less                                : 10
 10-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Registers                                            : 31
 Flip-Flops                                            : 31
# Comparators                                          : 21
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 7
 10-bit comparator less                                : 10
 10-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <rtl_smpte> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rtl_smpte, actual ratio is 1.
FlipFlop h_poz_ff_6 has been replicated 1 time(s)
FlipFlop h_poz_ff_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : rtl_smpte.ngr
Top Level Output File Name         : rtl_smpte
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 164
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 16
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 16
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 43
#      LUT4_D                      : 11
#      LUT4_L                      : 4
#      MUXCY                       : 18
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 33
#      FDC                         : 33
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       63  out of   4656     1%  
 Number of Slice Flip Flops:             33  out of   9312     0%  
 Number of 4 input LUTs:                120  out of   9312     1%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
clk_251                            | BUFG                   | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 33    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.405ns (Maximum Frequency: 135.052MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            clk_25 (FF)
  Destination:       clk_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_25 to clk_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.380  clk_25 (clk_251)
     INV:I->O              1   0.612   0.357  clk_25_not00011_INV_0 (clk_25_not0001)
     FDC:D                     0.268          clk_25
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_251'
  Clock period: 7.405ns (frequency: 135.052MHz)
  Total number of paths / destination ports: 2363 / 32
-------------------------------------------------------------------------
Delay:               7.405ns (Levels of Logic = 6)
  Source:            h_poz_ff_8 (FF)
  Destination:       green_b_ff_0 (FF)
  Source Clock:      clk_251 rising
  Destination Clock: clk_251 rising

  Data Path: h_poz_ff_8 to green_b_ff_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.514   0.952  h_poz_ff_8 (h_poz_ff_8)
     LUT3:I2->O            1   0.612   0.360  red_b_d_cmp_gt000621_SW1 (N56)
     LUT4:I3->O            3   0.612   0.481  red_b_d_cmp_gt000621 (N30)
     LUT3:I2->O            1   0.612   0.360  green_b_d<0>411 (green_b_d<0>411)
     LUT4:I3->O            1   0.612   0.387  green_b_d<0>423 (green_b_d<0>423)
     LUT3_D:I2->O          2   0.612   0.410  green_b_d<0>444 (N42)
     LUT3:I2->O            1   0.612   0.000  green_b_d<1>1 (green_b_d<1>)
     FDC:D                     0.268          green_b_ff_1
    ----------------------------------------
    Total                      7.405ns (4.454ns logic, 2.951ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_251'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            h_out_ff (FF)
  Destination:       h_out (PAD)
  Source Clock:      clk_251 rising

  Data Path: h_out_ff to h_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.380  h_out_ff (h_out_ff)
     OBUF:I->O                 3.169          h_out_OBUF (h_out)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.80 secs
 
--> 

Total memory usage is 253044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

