;redcode
;assert 1
	SPL 0, 5
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 270, 60
	ADD #12, 100
	ADD #12, 100
	MOV -7, <-20
	SUB 0, <-1
	JMN -7, @-20
	SUB 0, <-1
	SUB @127, 106
	SLT 120, 0
	SLT 120, 0
	ADD 100, 0
	CMP @127, 106
	SUB #12, 100
	SUB -2, @10
	ADD -2, @10
	CMP #12, 100
	JMZ 1, 22
	SUB -2, @10
	ADD -2, @10
	JMN -2, #10
	SUB #12, 100
	ADD #12, 100
	JMP @72, #200
	ADD #12, 100
	SUB #12, 100
	JMP <-127, 106
	ADD @41, 802
	SUB -2, @10
	SUB 0, <-1
	CMP #12, 100
	MOV @41, 802
	SUB 0, <-1
	SUB @127, 106
	SUB #12, 100
	JMZ 1, 22
	JMN -7, @-320
	SPL 0, -55
	SUB 0, <-1
	ADD @41, 802
	SLT 120, 0
	SLT 120, 0
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV 91, @22
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
