fifo.v,verilog,xil_defaultlib,../../../../Mejora_WL.gen/sources_1/ip/fifo/sim/fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
