// Seed: 116550638
module module_0 (
    input  tri1  id_0,
    input  uwire id_1,
    output tri1  id_2,
    output tri   id_3
);
  module_2();
endmodule
module module_1 (
    input  wand  id_0,
    output wor   id_1,
    input  tri1  id_2,
    input  wand  id_3,
    output logic id_4
);
  id_6 :
  assert property (@(posedge id_6 or posedge 1) id_6)
  else;
  wire id_7;
  assign id_4 = 'b0;
  module_0(
      id_3, id_2, id_1, id_1
  );
  always_ff #1 id_4 <= 1;
endmodule
module module_2;
  supply1 id_2 = 1;
endmodule
