<root><simulation><result_generated_time />2023-05-12 16:32:18<layer><layer_spec />{'B': 1, 'K': 24, 'C': 96, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7225344<total_data_size_element />{'W': 2304, 'I': 301056, 'O': 75264}<total_data_reuse />{'W': 3136, 'I': 24.0, 'O': 96}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />38/45</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [256, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 8)]], [[('C', 8), ('K', 4)], [('C', 2)]], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('OX', 2), ('OY', 8), ('C', 2)]], [], []]<O />[[[('C', 8)], [('C', 2)]], [[('K', 4)], [('OX', 2), ('OY', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('C', 2), ('OX', 7), ('C', 3)], [('K', 3), ('OX', 2), ('OX', 2), ('OY', 7)], []]<I />[[('K', 2), ('C', 2), ('OX', 7), ('C', 3), ('K', 3)], [('OX', 2), ('OX', 2), ('OY', 7)], []]<O />[[('K', 2), ('C', 2), ('OX', 7), ('C', 3)], [('K', 3), ('OX', 2), ('OX', 2), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [16.0, 7, 28, 1], 'I': [4.0, 6.0, 1.0, 1.0], 'O': [16.0, 6, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [96, 18432, 18432], 'I': [336, 2408448, 2408448], 'O': [112, 602112, 602112], 'O_partial': [112, 0, 0], 'O_final': [0, 602112, 602112]}<actual_mem_utilization_individual />{'W': [0.19, 0.0, 0.0], 'I': [0.66, 0.07, 0.0], 'O': [0.22, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.19, 0.09, 0.0], 'I': [0.66, 0.09, 0.0], 'O': [0.22, 0.09, 0.0]}<effective_mem_size_bit />{'W': [32, 18432, 18432], 'I': [336, 2408448, 2408448], 'O': [112, 200704, 602112], 'O_partial': [112, 0, 0], 'O_final': [0, 200704, 602112]}<total_unit_count />{'W': [1024, 64, 1, 1], 'I': [1024, 256, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [256, 256, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [16.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[451584, 64512], [64512, 2304], [2304, 0]]<I />[[903168, 301056], [301056, 301056], [301056, 0]]<O />[[(376320, 451584), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(376320, 451584), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[56448, 8064], [1008, 36], [9, 0]]<I />[[112896, 37632], [4704, 4704], [1176, 0]]<O />[[(47040, 56448), (9408, 0)], [(0, 1176), (1176, 0)], [(0, 294), (0, 0)]]<O_partial />[([47040, 56448], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [9408, 0]), ([0, 1176], [1176, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />7225344<idle />0</mac_count></basic_info><energy><total_energy />15797959.7<mem_energy_breakdown><W />[21.9, 109.5, 12.0]<I />[51.7, 932.3, 1566.3]<O />[39.5, 233.1, 391.6]</mem_energy_breakdown><MAC_energy><active_MAC />15794602.0<idle_MAC />0.0<total />15794602.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5013<utilization_without_data_loading />0.7568<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.5013<mac_utilize_temporal_without_data_loading />0.7568</mac_array_utilization><latency><latency_cycle_with_data_loading />14076<latency_cycle_without_data_loading />9324<ideal_computing_cycle />7056<data_loading><load_cycle_total />4752<load_cycle_individual />{'W': [12, 36, 0], 'I': [168, 4704, 0]}<load_cycle_combined />{'W': 36, 'I': 4704}</data_loading><mem_stalling><mem_stall_cycle_total />2268<mem_stall_cycle_individual />{'W': [[-7055], [-6806, -5976], [-7056, -7056]], 'I': [[-7055], [-2133, 2268], [-7056, -7056]], 'O': [[-7056], [-6888, -5880], [-5880, -6762]]}<mem_stall_cycle_shared />{'W': [[-7055], [-6806, 2268], [0, 0]], 'I': [[-7055], [-2133, 2268], [0, 0]], 'O': [[-7056], [-6888, -5880], [-5880, -6762]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [96, 18432, 18432], 'I': [336, 2408448, 2408448], 'O': [112, 602112, 602112], 'O_partial': [112, 0, 0], 'O_final': [0, 602112, 602112]}<data_size_each_level_total />{'W': [6144, 18432, 18432], 'I': [86016, 2408448, 2408448], 'O': [7168, 602112, 602112]}<loop_cycles_each_level />{'W': [84, 7056, 7056], 'I': [252, 7056, 7056], 'O': [84, 7056, 7056]}<top_ir_loop_size />{'W': [1, 28, 1], 'I': [3, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [73.1, 2.6], [2.6, 2.6]], 'I': [[8.0, 1.3], [341.3, 341.3], [341.3, 341.3]], 'O': [[8.0, 1.3], [85.3, 85.3], [85.3, 85.3]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [73.1, 73.1], [73.1, 2.6]], 'I': [[8.0, 4.0], [1024.0, 341.3], [341.3, 341.3]], 'O': [[8.0, 4.0], [256.0, 85.3], [85.3, 85.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [73.1, 2.6], [2.6, 0]], 'I': [[8.0, 4.0], [1024.0, 341.3], [341.3, 0]], 'O': [[8.0, 1.3], [85.3, 85.3], [85.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [1182.5, 429.3], [343.9, 85.3]], 'I': [[8.0, 4.0], [1182.5, 429.3], [343.9, 85.3]], 'O': [[8.0, 1.3], [1182.5, 429.3], [343.9, 85.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 7056], [84, 84, 84], [7056, 7056, 1]], 'I': [[1, 1, 7056], [84, 252, 28], [7056, 7056, 1]], 'O': [[1, 1, 7056], [84, 84, 84], [7056, 7056, 1]]}<trans_time_real />{'W': [[0, 1, 7056], [[2, 84, 84], [12, 84, 84]], [[36, 7056, 1], [9, 7056, 1]]], 'I': [[0, 1, 7056], [[5, 252, 28], [168, 252, 28]], [[4704, 7056, 1], [1176, 7056, 1]]], 'O': [[0, 1, 7056], [[2, 84, 84], [14, 84, 84]], [[1176, 7056, 1], [294, 7056, 1]]]}<single_stall_cycle />{'W': [[-1], [-82, -72], [-7020, -7047]], 'I': [[-1], [-79, 84], [-2352, -5880]], 'O': [[-1], [-82, -70], [-5880, -6762]]}<single_stall_count />{'W': [7055, 83, 0], 'I': [7055, 27, 0], 'O': [7056, 84, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [996, 0], 'I': [2268, 0], 'O': [1176, 1176]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1176, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3792, -7056], [-5880, -5880]], 1: [[-7056, -7056], [-5880, -7056]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>