Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Feb 18 04:21:55 2025
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MotorFatigue_PYNQZ2_wrapper_timing_summary_routed.rpt -pb MotorFatigue_PYNQZ2_wrapper_timing_summary_routed.pb -rpx MotorFatigue_PYNQZ2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MotorFatigue_PYNQZ2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.295        0.000                      0                66509        0.006        0.000                      0                66509        3.750        0.000                       0                 31364  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.295        0.000                      0                66253        0.006        0.000                      0                66253        3.750        0.000                       0                 31364  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.866        0.000                      0                  256        0.419        0.000                      0                  256  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 2.947ns (31.838%)  route 6.309ns (68.162%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.737     3.031    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[31])
                                                      1.447     4.478 f  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[31]
                         net (fo=2, routed)           1.023     5.501    <hidden>
    SLICE_X26Y99         LUT4 (Prop_lut4_I1_O)        0.124     5.625 f  <hidden>
                         net (fo=3, routed)           0.735     6.360    <hidden>
    SLICE_X27Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.484 f  <hidden>
                         net (fo=2, routed)           0.537     7.020    <hidden>
    SLICE_X26Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.144 r  <hidden>
                         net (fo=8, routed)           0.903     8.047    <hidden>
    SLICE_X26Y106        LUT6 (Prop_lut6_I3_O)        0.124     8.171 r  <hidden>
                         net (fo=6, routed)           0.443     8.614    <hidden>
    SLICE_X27Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.738 r  <hidden>
                         net (fo=1, routed)           0.474     9.213    <hidden>
    SLICE_X26Y108        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     9.635 r  <hidden>
                         net (fo=10, routed)          0.900    10.534    <hidden>
    SLICE_X28Y109        LUT6 (Prop_lut6_I3_O)        0.306    10.840 r  <hidden>
                         net (fo=4, routed)           0.672    11.512    <hidden>
    SLICE_X27Y109        LUT5 (Prop_lut5_I0_O)        0.152    11.664 r  <hidden>
                         net (fo=1, routed)           0.623    12.287    <hidden>
    SLICE_X29Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.697    12.876    <hidden>
    SLICE_X29Y109        FDRE                                         r  <hidden>
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y109        FDRE (Setup_fdre_C_D)       -0.269    12.582    <hidden>
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 3.099ns (33.569%)  route 6.133ns (66.431%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 12.871 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.737     3.031    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[31])
                                                      1.447     4.478 f  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[31]
                         net (fo=2, routed)           1.023     5.501    <hidden>
    SLICE_X26Y99         LUT4 (Prop_lut4_I1_O)        0.124     5.625 f  <hidden>
                         net (fo=3, routed)           0.735     6.360    <hidden>
    SLICE_X27Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.484 f  <hidden>
                         net (fo=2, routed)           0.537     7.020    <hidden>
    SLICE_X26Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.144 r  <hidden>
                         net (fo=8, routed)           0.903     8.047    <hidden>
    SLICE_X26Y106        LUT6 (Prop_lut6_I3_O)        0.124     8.171 r  <hidden>
                         net (fo=6, routed)           0.443     8.614    <hidden>
    SLICE_X27Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.738 r  <hidden>
                         net (fo=1, routed)           0.474     9.213    <hidden>
    SLICE_X26Y108        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.792 r  <hidden>
                         net (fo=10, routed)          0.812    10.603    <hidden>
    SLICE_X26Y110        LUT6 (Prop_lut6_I3_O)        0.301    10.904 r  <hidden>
                         net (fo=4, routed)           0.682    11.586    <hidden>
    SLICE_X26Y110        LUT5 (Prop_lut5_I2_O)        0.152    11.738 r  <hidden>
                         net (fo=1, routed)           0.524    12.263    <hidden>
    SLICE_X26Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.692    12.871    <hidden>
    SLICE_X26Y111        FDRE                                         r  <hidden>
                         clock pessimism              0.129    13.000    
                         clock uncertainty           -0.154    12.846    
    SLICE_X26Y111        FDRE (Setup_fdre_C_D)       -0.269    12.577    <hidden>
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.718ns (7.544%)  route 8.799ns (92.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.840 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.716     3.010    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_clk
    SLICE_X56Y29         FDSE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDSE (Prop_fdse_C_Q)         0.419     3.429 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/Q
                         net (fo=430, routed)         8.799    12.228    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/Q[0]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.299    12.527 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1[16]_i_1__3/O
                         net (fo=1, routed)           0.000    12.527    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/grp_fu_118_p1[16]
    SLICE_X2Y1           FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.660    12.840    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/ap_clk
    SLICE_X2Y1           FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1_reg[16]/C
                         clock pessimism              0.129    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.081    12.895    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1_reg[16]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 0.718ns (7.613%)  route 8.713ns (92.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.716     3.010    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_clk
    SLICE_X56Y29         FDSE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDSE (Prop_fdse_C_Q)         0.419     3.429 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/Q
                         net (fo=430, routed)         8.713    12.142    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/Q[0]
    SLICE_X12Y0          LUT5 (Prop_lut5_I0_O)        0.299    12.441 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1[6]_i_1__2/O
                         net (fo=1, routed)           0.000    12.441    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/grp_fu_118_p1[6]
    SLICE_X12Y0          FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.581    12.760    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/ap_clk
    SLICE_X12Y0          FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1_reg[6]/C
                         clock pessimism              0.129    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X12Y0          FDRE (Setup_fdre_C_D)        0.077    12.812    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din0_buf1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 0.718ns (7.666%)  route 8.648ns (92.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.716     3.010    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_clk
    SLICE_X56Y29         FDSE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDSE (Prop_fdse_C_Q)         0.419     3.429 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/Q
                         net (fo=430, routed)         8.648    12.077    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/Q[0]
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.299    12.376 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din0_buf1[30]_i_1__2/O
                         net (fo=1, routed)           0.000    12.376    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/grp_fu_118_p0[30]
    SLICE_X21Y4          FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din0_buf1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.579    12.759    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/ap_clk
    SLICE_X21Y4          FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din0_buf1_reg[30]/C
                         clock pessimism              0.129    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X21Y4          FDRE (Setup_fdre_C_D)        0.032    12.765    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din0_buf1_reg[30]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/din0_buf1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 0.718ns (7.614%)  route 8.713ns (92.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.716     3.010    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_clk
    SLICE_X56Y29         FDSE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDSE (Prop_fdse_C_Q)         0.419     3.429 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/Q
                         net (fo=430, routed)         8.713    12.142    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/Q[0]
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.299    12.441 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/din0_buf1[27]_i_1__0/O
                         net (fo=1, routed)           0.000    12.441    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/grp_fu_108_p0[27]
    SLICE_X7Y17          FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/din0_buf1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.650    12.830    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/ap_clk
    SLICE_X7Y17          FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/din0_buf1_reg[27]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X7Y17          FDRE (Setup_fdre_C_D)        0.031    12.835    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/din0_buf1_reg[27]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din0_buf1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 0.718ns (7.679%)  route 8.632ns (92.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.716     3.010    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_clk
    SLICE_X56Y29         FDSE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDSE (Prop_fdse_C_Q)         0.419     3.429 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/Q
                         net (fo=430, routed)         8.632    12.061    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/Q[0]
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.299    12.360 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din0_buf1[14]_i_1__2/O
                         net (fo=1, routed)           0.000    12.360    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/grp_fu_118_p0[14]
    SLICE_X21Y4          FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din0_buf1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.579    12.759    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/ap_clk
    SLICE_X21Y4          FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din0_buf1_reg[14]/C
                         clock pessimism              0.129    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X21Y4          FDRE (Setup_fdre_C_D)        0.031    12.764    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din0_buf1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 3.100ns (34.057%)  route 6.002ns (65.943%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.737     3.031    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[31])
                                                      1.447     4.478 f  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[31]
                         net (fo=2, routed)           1.023     5.501    <hidden>
    SLICE_X26Y99         LUT4 (Prop_lut4_I1_O)        0.124     5.625 f  <hidden>
                         net (fo=3, routed)           0.735     6.360    <hidden>
    SLICE_X27Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.484 f  <hidden>
                         net (fo=2, routed)           0.537     7.020    <hidden>
    SLICE_X26Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.144 r  <hidden>
                         net (fo=8, routed)           0.903     8.047    <hidden>
    SLICE_X26Y106        LUT6 (Prop_lut6_I3_O)        0.124     8.171 r  <hidden>
                         net (fo=6, routed)           0.443     8.614    <hidden>
    SLICE_X27Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.738 r  <hidden>
                         net (fo=1, routed)           0.474     9.213    <hidden>
    SLICE_X26Y108        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.792 r  <hidden>
                         net (fo=10, routed)          0.725    10.517    <hidden>
    SLICE_X27Y109        LUT6 (Prop_lut6_I4_O)        0.301    10.818 r  <hidden>
                         net (fo=4, routed)           0.816    11.634    <hidden>
    SLICE_X28Y109        LUT5 (Prop_lut5_I0_O)        0.153    11.787 r  <hidden>
                         net (fo=1, routed)           0.346    12.133    <hidden>
    SLICE_X29Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.697    12.876    <hidden>
    SLICE_X29Y109        FDRE                                         r  <hidden>
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y109        FDRE (Setup_fdre_C_D)       -0.295    12.556    <hidden>
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 0.718ns (7.655%)  route 8.661ns (92.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.716     3.010    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_clk
    SLICE_X56Y29         FDSE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDSE (Prop_fdse_C_Q)         0.419     3.429 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/Q
                         net (fo=430, routed)         8.661    12.090    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/Q[0]
    SLICE_X16Y2          LUT5 (Prop_lut5_I0_O)        0.299    12.389 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1[9]_i_1__2/O
                         net (fo=1, routed)           0.000    12.389    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/grp_fu_118_p1[9]
    SLICE_X16Y2          FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.581    12.760    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/ap_clk
    SLICE_X16Y2          FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1_reg[9]/C
                         clock pessimism              0.129    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X16Y2          FDRE (Setup_fdre_C_D)        0.079    12.814    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U4/din1_buf1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 0.718ns (7.604%)  route 8.724ns (92.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.716     3.010    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_clk
    SLICE_X56Y29         FDSE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDSE (Prop_fdse_C_Q)         0.419     3.429 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/ap_CS_fsm_reg[0]/Q
                         net (fo=430, routed)         8.724    12.153    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/Q[0]
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.299    12.452 r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.452    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/grp_fu_108_p1[4]
    SLICE_X4Y13          FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.653    12.832    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/ap_clk
    SLICE_X4Y13          FDRE                                         r  MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[4]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)        0.079    12.886    MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/grp_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1_fu_68/fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -12.452    
  -------------------------------------------------------------------
                         slack                                  0.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 MotorFatigue_PYNQZ2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MotorFatigue_PYNQZ2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.892%)  route 0.188ns (57.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.592     0.928    MotorFatigue_PYNQZ2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X27Y48         FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  MotorFatigue_PYNQZ2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[15]/Q
                         net (fo=1, routed)           0.188     1.256    MotorFatigue_PYNQZ2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[14]
    SLICE_X27Y52         FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.844     1.210    MotorFatigue_PYNQZ2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X27Y52         FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[14]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y52         FDRE (Hold_fdre_C_D)         0.070     1.250    MotorFatigue_PYNQZ2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 MotorFatigue_PYNQZ2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.716%)  route 0.162ns (52.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.557     0.893    MotorFatigue_PYNQZ2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X38Y50         FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/Q
                         net (fo=1, routed)           0.162     1.203    MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[48]
    SLICE_X36Y49         FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.830     1.196    MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X36Y49         FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.022     1.188    MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X39Y69         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=10, routed)          0.092     1.117    <hidden>
    SLICE_X38Y69         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.814     1.180    <hidden>
    SLICE_X38Y69         RAMD32                                       r  <hidden>
                         clock pessimism             -0.283     0.897    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X39Y69         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=10, routed)          0.092     1.117    <hidden>
    SLICE_X38Y69         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.814     1.180    <hidden>
    SLICE_X38Y69         RAMD32                                       r  <hidden>
                         clock pessimism             -0.283     0.897    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X39Y69         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=10, routed)          0.092     1.117    <hidden>
    SLICE_X38Y69         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.814     1.180    <hidden>
    SLICE_X38Y69         RAMD32                                       r  <hidden>
                         clock pessimism             -0.283     0.897    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X39Y69         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=10, routed)          0.092     1.117    <hidden>
    SLICE_X38Y69         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.814     1.180    <hidden>
    SLICE_X38Y69         RAMD32                                       r  <hidden>
                         clock pessimism             -0.283     0.897    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X39Y69         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=10, routed)          0.092     1.117    <hidden>
    SLICE_X38Y69         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.814     1.180    <hidden>
    SLICE_X38Y69         RAMD32                                       r  <hidden>
                         clock pessimism             -0.283     0.897    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X39Y69         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=10, routed)          0.092     1.117    <hidden>
    SLICE_X38Y69         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.814     1.180    <hidden>
    SLICE_X38Y69         RAMD32                                       r  <hidden>
                         clock pessimism             -0.283     0.897    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X39Y69         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=10, routed)          0.092     1.117    <hidden>
    SLICE_X38Y69         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.814     1.180    <hidden>
    SLICE_X38Y69         RAMS32                                       r  <hidden>
                         clock pessimism             -0.283     0.897    
    SLICE_X38Y69         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X39Y69         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=10, routed)          0.092     1.117    <hidden>
    SLICE_X38Y69         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.814     1.180    <hidden>
    SLICE_X38Y69         RAMS32                                       r  <hidden>
                         clock pessimism             -0.283     0.897    
    SLICE_X38Y69         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y16   MotorFatigue_PYNQZ2_i/complex_mag_stream_0/inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/grp_pown_generic_float_s_fu_155/p_1_out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y9    MotorFatigue_PYNQZ2_i/complex_mag_stream_0/inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/grp_pown_generic_float_s_fu_155/mul_23ns_23ns_45_1_1_U3/tmp_product__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y2    MotorFatigue_PYNQZ2_i/complex_mag_stream_0/inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/grp_pown_generic_float_s_fu_155/mul_39ns_4ns_43_2_1_U7/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y0    MotorFatigue_PYNQZ2_i/complex_mag_stream_0/inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/grp_pown_generic_float_s_fu_155/mul_41ns_6ns_47_2_1_U4/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y15   MotorFatigue_PYNQZ2_i/complex_mag_stream_0/inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/grp_pown_generic_float_s_fu_174/p_1_out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y11   MotorFatigue_PYNQZ2_i/complex_mag_stream_0/inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/grp_pown_generic_float_s_fu_174/mul_23ns_23ns_45_1_1_U3/tmp_product__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y4    MotorFatigue_PYNQZ2_i/complex_mag_stream_0/inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/grp_pown_generic_float_s_fu_174/mul_39ns_4ns_43_2_1_U7/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y8    MotorFatigue_PYNQZ2_i/complex_mag_stream_0/inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/grp_pown_generic_float_s_fu_174/mul_41ns_6ns_47_2_1_U4/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X3Y31   MotorFatigue_PYNQZ2_i/auto_parkcalc_two_st_0/inst/mul_32s_34ns_65_2_1_U20/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X4Y14   MotorFatigue_PYNQZ2_i/complex_mag_stream_0/inst/grp_complex_mag_stream_Pipeline_VITIS_LOOP_120_2_fu_194/grp_pown_generic_float_s_fu_155/mul_10s_36s_36_2_1_U2/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y36  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.718ns (20.940%)  route 2.711ns (79.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.632     2.926    <hidden>
    SLICE_X52Y65         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDPE (Prop_fdpe_C_Q)         0.419     3.345 f  <hidden>
                         net (fo=3, routed)           1.042     4.387    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.686 f  <hidden>
                         net (fo=32, routed)          1.669     6.355    <hidden>
    SLICE_X47Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.472    12.651    <hidden>
    SLICE_X47Y65         FDCE                                         r  <hidden>
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X47Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.221    <hidden>
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.718ns (20.940%)  route 2.711ns (79.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.632     2.926    <hidden>
    SLICE_X52Y65         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDPE (Prop_fdpe_C_Q)         0.419     3.345 f  <hidden>
                         net (fo=3, routed)           1.042     4.387    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.686 f  <hidden>
                         net (fo=32, routed)          1.669     6.355    <hidden>
    SLICE_X47Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.472    12.651    <hidden>
    SLICE_X47Y65         FDCE                                         r  <hidden>
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X47Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.221    <hidden>
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.718ns (20.940%)  route 2.711ns (79.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.632     2.926    <hidden>
    SLICE_X52Y65         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDPE (Prop_fdpe_C_Q)         0.419     3.345 f  <hidden>
                         net (fo=3, routed)           1.042     4.387    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.686 f  <hidden>
                         net (fo=32, routed)          1.669     6.355    <hidden>
    SLICE_X47Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.472    12.651    <hidden>
    SLICE_X47Y65         FDCE                                         r  <hidden>
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X47Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.221    <hidden>
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.718ns (20.940%)  route 2.711ns (79.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.632     2.926    <hidden>
    SLICE_X52Y65         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDPE (Prop_fdpe_C_Q)         0.419     3.345 f  <hidden>
                         net (fo=3, routed)           1.042     4.387    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.686 f  <hidden>
                         net (fo=32, routed)          1.669     6.355    <hidden>
    SLICE_X47Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.472    12.651    <hidden>
    SLICE_X47Y65         FDCE                                         r  <hidden>
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X47Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.221    <hidden>
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.718ns (20.940%)  route 2.711ns (79.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.632     2.926    <hidden>
    SLICE_X52Y65         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDPE (Prop_fdpe_C_Q)         0.419     3.345 f  <hidden>
                         net (fo=3, routed)           1.042     4.387    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.686 f  <hidden>
                         net (fo=32, routed)          1.669     6.355    <hidden>
    SLICE_X47Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.472    12.651    <hidden>
    SLICE_X47Y65         FDCE                                         r  <hidden>
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X47Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.221    <hidden>
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.718ns (20.940%)  route 2.711ns (79.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.632     2.926    <hidden>
    SLICE_X52Y65         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDPE (Prop_fdpe_C_Q)         0.419     3.345 f  <hidden>
                         net (fo=3, routed)           1.042     4.387    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.686 f  <hidden>
                         net (fo=32, routed)          1.669     6.355    <hidden>
    SLICE_X47Y65         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.472    12.651    <hidden>
    SLICE_X47Y65         FDPE                                         r  <hidden>
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X47Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    12.267    <hidden>
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.718ns (21.389%)  route 2.639ns (78.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.648     2.942    <hidden>
    SLICE_X33Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDPE (Prop_fdpe_C_Q)         0.419     3.361 f  <hidden>
                         net (fo=3, routed)           1.224     4.585    <hidden>
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.299     4.884 f  <hidden>
                         net (fo=32, routed)          1.415     6.299    <hidden>
    SLICE_X31Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.523    12.702    <hidden>
    SLICE_X31Y60         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X31Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.372    <hidden>
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.718ns (21.389%)  route 2.639ns (78.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.648     2.942    <hidden>
    SLICE_X33Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDPE (Prop_fdpe_C_Q)         0.419     3.361 f  <hidden>
                         net (fo=3, routed)           1.224     4.585    <hidden>
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.299     4.884 f  <hidden>
                         net (fo=32, routed)          1.415     6.299    <hidden>
    SLICE_X31Y60         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.523    12.702    <hidden>
    SLICE_X31Y60         FDCE                                         r  <hidden>
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X31Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.372    <hidden>
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.718ns (21.389%)  route 2.639ns (78.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.648     2.942    <hidden>
    SLICE_X33Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDPE (Prop_fdpe_C_Q)         0.419     3.361 f  <hidden>
                         net (fo=3, routed)           1.224     4.585    <hidden>
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.299     4.884 f  <hidden>
                         net (fo=32, routed)          1.415     6.299    <hidden>
    SLICE_X31Y60         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.523    12.702    <hidden>
    SLICE_X31Y60         FDPE                                         r  <hidden>
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X31Y60         FDPE (Recov_fdpe_C_PRE)     -0.359    12.418    <hidden>
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.718ns (21.389%)  route 2.639ns (78.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.648     2.942    <hidden>
    SLICE_X33Y62         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDPE (Prop_fdpe_C_Q)         0.419     3.361 f  <hidden>
                         net (fo=3, routed)           1.224     4.585    <hidden>
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.299     4.884 f  <hidden>
                         net (fo=32, routed)          1.415     6.299    <hidden>
    SLICE_X31Y60         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.523    12.702    <hidden>
    SLICE_X31Y60         FDPE                                         r  <hidden>
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X31Y60         FDPE (Recov_fdpe_C_PRE)     -0.359    12.418    <hidden>
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  6.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.521%)  route 0.404ns (68.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X51Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  <hidden>
                         net (fo=2, routed)           0.064     1.089    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.134 f  <hidden>
                         net (fo=32, routed)          0.340     1.474    <hidden>
    SLICE_X48Y67         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.816     1.182    <hidden>
    SLICE_X48Y67         FDCE                                         r  <hidden>
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.055    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.521%)  route 0.404ns (68.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X51Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  <hidden>
                         net (fo=2, routed)           0.064     1.089    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.134 f  <hidden>
                         net (fo=32, routed)          0.340     1.474    <hidden>
    SLICE_X48Y67         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.816     1.182    <hidden>
    SLICE_X48Y67         FDPE                                         r  <hidden>
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.052    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.282%)  route 0.244ns (56.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X51Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  <hidden>
                         net (fo=2, routed)           0.064     1.089    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.134 f  <hidden>
                         net (fo=32, routed)          0.180     1.313    <hidden>
    SLICE_X50Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.814     1.180    <hidden>
    SLICE_X50Y65         FDCE                                         r  <hidden>
                         clock pessimism             -0.283     0.897    
    SLICE_X50Y65         FDCE (Remov_fdce_C_CLR)     -0.067     0.830    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.282%)  route 0.244ns (56.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X51Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  <hidden>
                         net (fo=2, routed)           0.064     1.089    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.134 f  <hidden>
                         net (fo=32, routed)          0.180     1.313    <hidden>
    SLICE_X50Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.814     1.180    <hidden>
    SLICE_X50Y65         FDCE                                         r  <hidden>
                         clock pessimism             -0.283     0.897    
    SLICE_X50Y65         FDCE (Remov_fdce_C_CLR)     -0.067     0.830    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.290%)  route 0.471ns (71.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X51Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  <hidden>
                         net (fo=2, routed)           0.064     1.089    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.134 f  <hidden>
                         net (fo=32, routed)          0.407     1.541    <hidden>
    SLICE_X49Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.817     1.183    <hidden>
    SLICE_X49Y66         FDCE                                         r  <hidden>
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.290%)  route 0.471ns (71.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X51Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  <hidden>
                         net (fo=2, routed)           0.064     1.089    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.134 f  <hidden>
                         net (fo=32, routed)          0.407     1.541    <hidden>
    SLICE_X49Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.817     1.183    <hidden>
    SLICE_X49Y66         FDCE                                         r  <hidden>
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.290%)  route 0.471ns (71.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X51Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  <hidden>
                         net (fo=2, routed)           0.064     1.089    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.134 f  <hidden>
                         net (fo=32, routed)          0.407     1.541    <hidden>
    SLICE_X49Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.817     1.183    <hidden>
    SLICE_X49Y66         FDCE                                         r  <hidden>
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.290%)  route 0.471ns (71.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X51Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  <hidden>
                         net (fo=2, routed)           0.064     1.089    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.134 f  <hidden>
                         net (fo=32, routed)          0.407     1.541    <hidden>
    SLICE_X49Y66         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.817     1.183    <hidden>
    SLICE_X49Y66         FDCE                                         r  <hidden>
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.282%)  route 0.244ns (56.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X51Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  <hidden>
                         net (fo=2, routed)           0.064     1.089    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.134 f  <hidden>
                         net (fo=32, routed)          0.180     1.313    <hidden>
    SLICE_X50Y65         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.814     1.180    <hidden>
    SLICE_X50Y65         FDPE                                         r  <hidden>
                         clock pessimism             -0.283     0.897    
    SLICE_X50Y65         FDPE (Remov_fdpe_C_PRE)     -0.071     0.826    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.282%)  route 0.244ns (56.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.548     0.884    <hidden>
    SLICE_X51Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  <hidden>
                         net (fo=2, routed)           0.064     1.089    <hidden>
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.134 f  <hidden>
                         net (fo=32, routed)          0.180     1.313    <hidden>
    SLICE_X50Y65         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.814     1.180    <hidden>
    SLICE_X50Y65         FDPE                                         r  <hidden>
                         clock pessimism             -0.283     0.897    
    SLICE_X50Y65         FDPE (Remov_fdpe_C_PRE)     -0.071     0.826    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.488    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.794ns  (logic 0.124ns (4.438%)  route 2.670ns (95.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.670     2.670    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.124     2.794 r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.794    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X46Y124        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.635     2.814    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y124        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.045ns (4.010%)  route 1.077ns (95.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.077     1.077    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.122 r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.122    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X46Y124        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.894     1.260    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y124        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           224 Endpoints
Min Delay           224 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 0.636ns (10.787%)  route 5.260ns (89.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.826     3.120    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y127        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_fdre_C_Q)         0.518     3.638 r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          3.256     6.894    MotorFatigue_PYNQZ2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.118     7.012 f  MotorFatigue_PYNQZ2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         2.004     9.016    <hidden>
    SLICE_X7Y42          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.657     2.836    <hidden>
    SLICE_X7Y42          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 0.636ns (10.787%)  route 5.260ns (89.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.826     3.120    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y127        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_fdre_C_Q)         0.518     3.638 r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          3.256     6.894    MotorFatigue_PYNQZ2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.118     7.012 f  MotorFatigue_PYNQZ2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         2.004     9.016    <hidden>
    SLICE_X7Y42          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.657     2.836    <hidden>
    SLICE_X7Y42          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.591ns  (logic 0.642ns (11.483%)  route 4.949ns (88.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.826     3.120    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y127        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_fdre_C_Q)         0.518     3.638 r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          3.064     6.702    MotorFatigue_PYNQZ2_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.826 f  MotorFatigue_PYNQZ2_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         1.885     8.711    <hidden>
    SLICE_X29Y77         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.511     2.690    <hidden>
    SLICE_X29Y77         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.591ns  (logic 0.642ns (11.483%)  route 4.949ns (88.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.826     3.120    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y127        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_fdre_C_Q)         0.518     3.638 r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          3.064     6.702    MotorFatigue_PYNQZ2_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.826 f  MotorFatigue_PYNQZ2_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         1.885     8.711    <hidden>
    SLICE_X29Y77         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.511     2.690    <hidden>
    SLICE_X29Y77         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.151ns  (logic 0.642ns (12.464%)  route 4.509ns (87.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.826     3.120    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y127        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_fdre_C_Q)         0.518     3.638 r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          3.064     6.702    MotorFatigue_PYNQZ2_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.826 f  MotorFatigue_PYNQZ2_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         1.445     8.271    <hidden>
    SLICE_X46Y66         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.471     2.650    <hidden>
    SLICE_X46Y66         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.151ns  (logic 0.642ns (12.464%)  route 4.509ns (87.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.826     3.120    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y127        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_fdre_C_Q)         0.518     3.638 r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          3.064     6.702    MotorFatigue_PYNQZ2_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.826 f  MotorFatigue_PYNQZ2_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         1.445     8.271    <hidden>
    SLICE_X46Y66         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.471     2.650    <hidden>
    SLICE_X46Y66         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 0.642ns (12.684%)  route 4.420ns (87.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.826     3.120    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y127        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_fdre_C_Q)         0.518     3.638 r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          3.064     6.702    MotorFatigue_PYNQZ2_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.826 f  MotorFatigue_PYNQZ2_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         1.355     8.182    <hidden>
    SLICE_X38Y65         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.473     2.652    <hidden>
    SLICE_X38Y65         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 0.642ns (12.684%)  route 4.420ns (87.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.826     3.120    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y127        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_fdre_C_Q)         0.518     3.638 r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          3.064     6.702    MotorFatigue_PYNQZ2_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.826 f  MotorFatigue_PYNQZ2_i/axi_mem_intercon_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         1.355     8.182    <hidden>
    SLICE_X38Y65         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.473     2.652    <hidden>
    SLICE_X38Y65         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.014ns  (logic 0.580ns (11.567%)  route 4.434ns (88.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.830     3.124    MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y130        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=67, routed)          3.808     7.388    <hidden>
    SLICE_X28Y129        LUT1 (Prop_lut1_I0_O)        0.124     7.512 f  <hidden>
                         net (fo=3, routed)           0.626     8.138    <hidden>
    SLICE_X28Y129        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.688     2.867    <hidden>
    SLICE_X28Y129        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.014ns  (logic 0.580ns (11.567%)  route 4.434ns (88.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.830     3.124    MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y130        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=67, routed)          3.808     7.388    <hidden>
    SLICE_X28Y129        LUT1 (Prop_lut1_I0_O)        0.124     7.512 f  <hidden>
                         net (fo=3, routed)           0.626     8.138    <hidden>
    SLICE_X28Y129        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.688     2.867    <hidden>
    SLICE_X28Y129        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.419%)  route 0.096ns (31.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.628     0.964    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y127        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_fdre_C_Q)         0.164     1.128 f  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          0.096     1.224    MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045     1.269 r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.269    MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X47Y127        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.897     1.263    MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X47Y127        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.164ns (25.205%)  route 0.487ns (74.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.628     0.964    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y127        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_fdre_C_Q)         0.164     1.128 r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          0.487     1.615    MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X36Y118        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.901     1.267    MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X36Y118        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.737%)  route 0.537ns (74.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.629     0.965    MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y130        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=67, routed)          0.297     1.403    <hidden>
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.045     1.448 f  <hidden>
                         net (fo=3, routed)           0.240     1.688    <hidden>
    SLICE_X42Y132        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.902     1.268    <hidden>
    SLICE_X42Y132        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.737%)  route 0.537ns (74.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.629     0.965    MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y130        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=67, routed)          0.297     1.403    <hidden>
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.045     1.448 f  <hidden>
                         net (fo=3, routed)           0.240     1.688    <hidden>
    SLICE_X42Y132        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.902     1.268    <hidden>
    SLICE_X42Y132        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.737%)  route 0.537ns (74.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.629     0.965    MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y130        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=67, routed)          0.297     1.403    <hidden>
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.045     1.448 f  <hidden>
                         net (fo=3, routed)           0.240     1.688    <hidden>
    SLICE_X42Y132        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.902     1.268    <hidden>
    SLICE_X42Y132        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MotorFatigue_PYNQZ2_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.164ns (21.420%)  route 0.602ns (78.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.628     0.964    MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y127        FDRE                                         r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDRE (Prop_fdre_C_Q)         0.164     1.128 r  MotorFatigue_PYNQZ2_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          0.602     1.730    MotorFatigue_PYNQZ2_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X34Y116        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.904     1.270    MotorFatigue_PYNQZ2_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X34Y116        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.190ns (24.467%)  route 0.587ns (75.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.629     0.965    MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y130        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=67, routed)          0.297     1.403    <hidden>
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.049     1.452 f  <hidden>
                         net (fo=3, routed)           0.290     1.742    <hidden>
    SLICE_X42Y125        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.894     1.260    <hidden>
    SLICE_X42Y125        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.190ns (24.467%)  route 0.587ns (75.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.629     0.965    MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y130        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=67, routed)          0.297     1.403    <hidden>
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.049     1.452 f  <hidden>
                         net (fo=3, routed)           0.290     1.742    <hidden>
    SLICE_X42Y125        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.894     1.260    <hidden>
    SLICE_X42Y125        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.190ns (24.467%)  route 0.587ns (75.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.629     0.965    MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y130        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=67, routed)          0.297     1.403    <hidden>
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.049     1.452 f  <hidden>
                         net (fo=3, routed)           0.290     1.742    <hidden>
    SLICE_X42Y125        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.894     1.260    <hidden>
    SLICE_X42Y125        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.184ns (23.479%)  route 0.600ns (76.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.629     0.965    MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X49Y130        FDRE                                         r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  MotorFatigue_PYNQZ2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=67, routed)          0.423     1.529    <hidden>
    SLICE_X41Y131        LUT1 (Prop_lut1_I0_O)        0.043     1.572 f  <hidden>
                         net (fo=3, routed)           0.177     1.749    <hidden>
    SLICE_X41Y131        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       0.901     1.267    <hidden>
    SLICE_X41Y131        FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           360 Endpoints
Min Delay           360 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.571     2.750    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.571     2.750    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.571     2.750    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.571     2.750    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.571     2.750    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.571     2.750    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.571     2.750    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.571     2.750    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.571     2.750    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.056     0.056    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.571     2.750    <hidden>
    DSP48_X2Y10          DSP48E1                                      r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.845     3.139    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.845     3.139    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.845     3.139    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.845     3.139    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.845     3.139    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.845     3.139    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.845     3.139    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.845     3.139    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.845     3.139    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MotorFatigue_PYNQZ2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MotorFatigue_PYNQZ2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31403, routed)       1.845     3.139    <hidden>
    DSP48_X1Y1           DSP48E1                                      r  <hidden>





