
timer_ir_sensor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001c4  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  00000218  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000248  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000058  00000000  00000000  00000284  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000893  00000000  00000000  000002dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000688  00000000  00000000  00000b6f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000003b2  00000000  00000000  000011f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000c4  00000000  00000000  000015ac  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000039d  00000000  00000000  00001670  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000283  00000000  00000000  00001a0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000048  00000000  00000000  00001c90  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 ab 00 	call	0x156	; 0x156 <main>
  64:	0c 94 e0 00 	jmp	0x1c0	; 0x1c0 <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <counter_init>:
	}
}
void counter_init()
{

	DDRB=DDRB&~(1<<0);
  6c:	b8 98       	cbi	0x17, 0	; 23
	TCNT0=0;//0!='0'
  6e:	12 be       	out	0x32, r1	; 50
	TCCR0=0x06;
  70:	86 e0       	ldi	r24, 0x06	; 6
  72:	83 bf       	out	0x33, r24	; 51
  74:	08 95       	ret

00000076 <lcd_data_enable_to_write>:
	PORTA=((x<<4)&0xf0); //lower 4 bit
	lcd_data_enable_to_write();
}
void lcd_data_enable_to_write()
{
	PORTA=PORTA |(1<<0);//RS=0;
  76:	d8 9a       	sbi	0x1b, 0	; 27
	PORTA=PORTA&~(1<<1);//RW=0;
  78:	d9 98       	cbi	0x1b, 1	; 27
	PORTA=PORTA |(1<<2);//EN=1;
  7a:	da 9a       	sbi	0x1b, 2	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  7c:	8f ec       	ldi	r24, 0xCF	; 207
  7e:	97 e0       	ldi	r25, 0x07	; 7
  80:	01 97       	sbiw	r24, 0x01	; 1
  82:	f1 f7       	brne	.-4      	; 0x80 <lcd_data_enable_to_write+0xa>
  84:	00 c0       	rjmp	.+0      	; 0x86 <lcd_data_enable_to_write+0x10>
  86:	00 00       	nop
	_delay_ms(1);
	PORTA=PORTA&~(1<<2);//EN=0;
  88:	da 98       	cbi	0x1b, 2	; 27
  8a:	8f ec       	ldi	r24, 0xCF	; 207
  8c:	97 e0       	ldi	r25, 0x07	; 7
  8e:	01 97       	sbiw	r24, 0x01	; 1
  90:	f1 f7       	brne	.-4      	; 0x8e <lcd_data_enable_to_write+0x18>
  92:	00 c0       	rjmp	.+0      	; 0x94 <lcd_data_enable_to_write+0x1e>
  94:	00 00       	nop
  96:	08 95       	ret

00000098 <lcd_data>:
	lcd_command_enable_to_write();
	PORTA=((x<<4)&0xf0); //lower 4 bit
	lcd_command_enable_to_write();
}
void lcd_data(char x)
{
  98:	cf 93       	push	r28
  9a:	c8 2f       	mov	r28, r24
	PORTA=(x&0xf0);  //upper 4 bit
  9c:	80 7f       	andi	r24, 0xF0	; 240
  9e:	8b bb       	out	0x1b, r24	; 27
	lcd_data_enable_to_write();
  a0:	0e 94 3b 00 	call	0x76	; 0x76 <lcd_data_enable_to_write>
	PORTA=((x<<4)&0xf0); //lower 4 bit
  a4:	20 e1       	ldi	r18, 0x10	; 16
  a6:	c2 9f       	mul	r28, r18
  a8:	c0 01       	movw	r24, r0
  aa:	11 24       	eor	r1, r1
  ac:	8b bb       	out	0x1b, r24	; 27
	lcd_data_enable_to_write();
  ae:	0e 94 3b 00 	call	0x76	; 0x76 <lcd_data_enable_to_write>
}
  b2:	cf 91       	pop	r28
  b4:	08 95       	ret

000000b6 <lcd_command_enable_to_write>:
	_delay_ms(1);
}

void lcd_command_enable_to_write()
{
	PORTA=PORTA&~(1<<0);//RS=0;
  b6:	d8 98       	cbi	0x1b, 0	; 27
	PORTA=PORTA&~(1<<1);//RW=0;
  b8:	d9 98       	cbi	0x1b, 1	; 27
	PORTA=PORTA |(1<<2);//EN=1;
  ba:	da 9a       	sbi	0x1b, 2	; 27
  bc:	8f ec       	ldi	r24, 0xCF	; 207
  be:	97 e0       	ldi	r25, 0x07	; 7
  c0:	01 97       	sbiw	r24, 0x01	; 1
  c2:	f1 f7       	brne	.-4      	; 0xc0 <lcd_command_enable_to_write+0xa>
  c4:	00 c0       	rjmp	.+0      	; 0xc6 <lcd_command_enable_to_write+0x10>
  c6:	00 00       	nop
	_delay_ms(1);
	PORTA=PORTA&~(1<<2);//EN=0;
  c8:	da 98       	cbi	0x1b, 2	; 27
  ca:	8f ec       	ldi	r24, 0xCF	; 207
  cc:	97 e0       	ldi	r25, 0x07	; 7
  ce:	01 97       	sbiw	r24, 0x01	; 1
  d0:	f1 f7       	brne	.-4      	; 0xce <lcd_command_enable_to_write+0x18>
  d2:	00 c0       	rjmp	.+0      	; 0xd4 <lcd_command_enable_to_write+0x1e>
  d4:	00 00       	nop
  d6:	08 95       	ret

000000d8 <lcd_command>:
	lcd_command(0x28);
	lcd_command(0x0E);

}
void lcd_command(char x)
{
  d8:	cf 93       	push	r28
  da:	c8 2f       	mov	r28, r24
	PORTA=(x&0xf0);  //upper 4 bit
  dc:	80 7f       	andi	r24, 0xF0	; 240
  de:	8b bb       	out	0x1b, r24	; 27
	lcd_command_enable_to_write();
  e0:	0e 94 5b 00 	call	0xb6	; 0xb6 <lcd_command_enable_to_write>
	PORTA=((x<<4)&0xf0); //lower 4 bit
  e4:	20 e1       	ldi	r18, 0x10	; 16
  e6:	c2 9f       	mul	r28, r18
  e8:	c0 01       	movw	r24, r0
  ea:	11 24       	eor	r1, r1
  ec:	8b bb       	out	0x1b, r24	; 27
	lcd_command_enable_to_write();
  ee:	0e 94 5b 00 	call	0xb6	; 0xb6 <lcd_command_enable_to_write>
}
  f2:	cf 91       	pop	r28
  f4:	08 95       	ret

000000f6 <b2a>:
		}
		while((TIFR&(1<<TOV0))==0);
	}
}
void b2a(int a)//254
{
  f6:	ef 92       	push	r14
  f8:	ff 92       	push	r15
  fa:	0f 93       	push	r16
  fc:	1f 93       	push	r17
  fe:	cf 93       	push	r28
 100:	df 93       	push	r29
 102:	8c 01       	movw	r16, r24
	char pos=0x85;
 104:	c5 e8       	ldi	r28, 0x85	; 133
	int a1,i;
	for(i=0;i<6;i++)//0//1//2
	{
		a1=a%10;//4//5//2
 106:	0f 2e       	mov	r0, r31
 108:	fa e0       	ldi	r31, 0x0A	; 10
 10a:	ef 2e       	mov	r14, r31
 10c:	f1 2c       	mov	r15, r1
 10e:	f0 2d       	mov	r31, r0
		a=a/10;//25//2//0
 110:	c8 01       	movw	r24, r16
 112:	b7 01       	movw	r22, r14
 114:	0e 94 b8 00 	call	0x170	; 0x170 <__divmodhi4>
 118:	8b 01       	movw	r16, r22
 11a:	d8 2f       	mov	r29, r24
		lcd_command(pos);
 11c:	8c 2f       	mov	r24, r28
 11e:	0e 94 6c 00 	call	0xd8	; 0xd8 <lcd_command>
		lcd_data(a1+48);//'4'//'5'//'2'
 122:	80 e3       	ldi	r24, 0x30	; 48
 124:	8d 0f       	add	r24, r29
 126:	0e 94 4c 00 	call	0x98	; 0x98 <lcd_data>
		pos--;//81//80
 12a:	c1 50       	subi	r28, 0x01	; 1
}
void b2a(int a)//254
{
	char pos=0x85;
	int a1,i;
	for(i=0;i<6;i++)//0//1//2
 12c:	cf 37       	cpi	r28, 0x7F	; 127
 12e:	81 f7       	brne	.-32     	; 0x110 <b2a+0x1a>
		a=a/10;//25//2//0
		lcd_command(pos);
		lcd_data(a1+48);//'4'//'5'//'2'
		pos--;//81//80
	}
}
 130:	df 91       	pop	r29
 132:	cf 91       	pop	r28
 134:	1f 91       	pop	r17
 136:	0f 91       	pop	r16
 138:	ff 90       	pop	r15
 13a:	ef 90       	pop	r14
 13c:	08 95       	ret

0000013e <lcd_init>:
	TCNT0=0;//0!='0'
	TCCR0=0x06;
}
void lcd_init()
{
	DDRA=0xff;
 13e:	8f ef       	ldi	r24, 0xFF	; 255
 140:	8a bb       	out	0x1a, r24	; 26
	lcd_command(0x02);
 142:	82 e0       	ldi	r24, 0x02	; 2
 144:	0e 94 6c 00 	call	0xd8	; 0xd8 <lcd_command>
	lcd_command(0x28);
 148:	88 e2       	ldi	r24, 0x28	; 40
 14a:	0e 94 6c 00 	call	0xd8	; 0xd8 <lcd_command>
	lcd_command(0x0E);
 14e:	8e e0       	ldi	r24, 0x0E	; 14
 150:	0e 94 6c 00 	call	0xd8	; 0xd8 <lcd_command>
 154:	08 95       	ret

00000156 <main>:
void lcd_command_enable_to_write();
void lcd_data(char );
void b2a(int );
int main()
{
	lcd_init();
 156:	0e 94 9f 00 	call	0x13e	; 0x13e <lcd_init>
	lcd_data('A');
 15a:	81 e4       	ldi	r24, 0x41	; 65
 15c:	0e 94 4c 00 	call	0x98	; 0x98 <lcd_data>
	counter_init();
 160:	0e 94 36 00 	call	0x6c	; 0x6c <counter_init>
	while(1)
	{
		do
		{
			b2a(TCNT0);
 164:	82 b7       	in	r24, 0x32	; 50
 166:	90 e0       	ldi	r25, 0x00	; 0
 168:	0e 94 7b 00 	call	0xf6	; 0xf6 <b2a>
		}
		while((TIFR&(1<<TOV0))==0);
 16c:	88 b7       	in	r24, 0x38	; 56
 16e:	fa cf       	rjmp	.-12     	; 0x164 <main+0xe>

00000170 <__divmodhi4>:
 170:	97 fb       	bst	r25, 7
 172:	07 2e       	mov	r0, r23
 174:	16 f4       	brtc	.+4      	; 0x17a <__divmodhi4+0xa>
 176:	00 94       	com	r0
 178:	07 d0       	rcall	.+14     	; 0x188 <__divmodhi4_neg1>
 17a:	77 fd       	sbrc	r23, 7
 17c:	09 d0       	rcall	.+18     	; 0x190 <__divmodhi4_neg2>
 17e:	0e 94 cc 00 	call	0x198	; 0x198 <__udivmodhi4>
 182:	07 fc       	sbrc	r0, 7
 184:	05 d0       	rcall	.+10     	; 0x190 <__divmodhi4_neg2>
 186:	3e f4       	brtc	.+14     	; 0x196 <__divmodhi4_exit>

00000188 <__divmodhi4_neg1>:
 188:	90 95       	com	r25
 18a:	81 95       	neg	r24
 18c:	9f 4f       	sbci	r25, 0xFF	; 255
 18e:	08 95       	ret

00000190 <__divmodhi4_neg2>:
 190:	70 95       	com	r23
 192:	61 95       	neg	r22
 194:	7f 4f       	sbci	r23, 0xFF	; 255

00000196 <__divmodhi4_exit>:
 196:	08 95       	ret

00000198 <__udivmodhi4>:
 198:	aa 1b       	sub	r26, r26
 19a:	bb 1b       	sub	r27, r27
 19c:	51 e1       	ldi	r21, 0x11	; 17
 19e:	07 c0       	rjmp	.+14     	; 0x1ae <__udivmodhi4_ep>

000001a0 <__udivmodhi4_loop>:
 1a0:	aa 1f       	adc	r26, r26
 1a2:	bb 1f       	adc	r27, r27
 1a4:	a6 17       	cp	r26, r22
 1a6:	b7 07       	cpc	r27, r23
 1a8:	10 f0       	brcs	.+4      	; 0x1ae <__udivmodhi4_ep>
 1aa:	a6 1b       	sub	r26, r22
 1ac:	b7 0b       	sbc	r27, r23

000001ae <__udivmodhi4_ep>:
 1ae:	88 1f       	adc	r24, r24
 1b0:	99 1f       	adc	r25, r25
 1b2:	5a 95       	dec	r21
 1b4:	a9 f7       	brne	.-22     	; 0x1a0 <__udivmodhi4_loop>
 1b6:	80 95       	com	r24
 1b8:	90 95       	com	r25
 1ba:	bc 01       	movw	r22, r24
 1bc:	cd 01       	movw	r24, r26
 1be:	08 95       	ret

000001c0 <_exit>:
 1c0:	f8 94       	cli

000001c2 <__stop_program>:
 1c2:	ff cf       	rjmp	.-2      	; 0x1c2 <__stop_program>
