{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3021, "design__instance__area": 24168.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.004183189012110233, "power__switching__total": 0.005036575254052877, "power__leakage__total": 2.8773440519103133e-08, "power__total": 0.009219792671501637, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.26990058174577913, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2717222912472568, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3221187852072548, "timing__setup__ws__corner:nom_tt_025C_1v80": 16.171006325051774, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.322119, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.171007, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2804241085380705, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.28526734559767136, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8917914437107474, "timing__setup__ws__corner:nom_ss_100C_1v60": 5.911424406188872, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.891791, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.911425, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.26455235972914554, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.26497665922558167, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10121559432627168, "timing__setup__ws__corner:nom_ff_n40C_1v95": 20.03392353161066, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.1148, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 20.033924, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 19, "design__max_fanout_violation__count": 17, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2629725400759992, "clock__skew__worst_setup": 0.2642396098942635, "timing__hold__ws": 0.09361339746129735, "timing__setup__ws": 5.681022035818239, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.11298, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 5.681022, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 240.69 251.41", "design__core__bbox": "5.52 10.88 235.06 239.36", "design__io": 262, "design__die__area": 60511.9, "design__core__area": 52445.3, "design__instance__count__stdcell": 3752, "design__instance__area__stdcell": 25082.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.478266, "design__instance__utilization__stdcell": 0.478266, "design__rows": 84, "design__rows:unithd": 84, "design__sites": 41916, "design__sites:unithd": 41916, "design__instance__count__class:buffer": 190, "design__instance__area__class:buffer": 957.168, "design__instance__count__class:inverter": 233, "design__instance__area__class:inverter": 874.589, "design__instance__count__class:sequential_cell": 179, "design__instance__area__class:sequential_cell": 4514.33, "design__instance__count__class:multi_input_combinational_cell": 1784, "design__instance__area__class:multi_input_combinational_cell": 13518, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 260, "design__io__hpwl": 20476397, "design__instance__count__class:timing_repair_buffer": 603, "design__instance__area__class:timing_repair_buffer": 3851.19, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 72200.9, "design__violations": 0, "design__instance__count__class:clock_buffer": 18, "design__instance__area__class:clock_buffer": 252.742, "design__instance__count__class:clock_inverter": 14, "design__instance__area__class:clock_inverter": 200.192, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 153, "antenna__violating__nets": 3, "antenna__violating__pins": 3, "route__antenna_violation__count": 3, "antenna_diodes_count": 0, "route__net": 3201, "route__net__special": 2, "route__drc_errors__iter:0": 976, "route__wirelength__iter:0": 77261, "route__drc_errors__iter:1": 632, "route__wirelength__iter:1": 76516, "route__drc_errors__iter:2": 455, "route__wirelength__iter:2": 76315, "route__drc_errors__iter:3": 35, "route__wirelength__iter:3": 76230, "route__drc_errors__iter:4": 3, "route__wirelength__iter:4": 76225, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 76226, "route__drc_errors": 0, "route__wirelength": 76226, "route__vias": 19011, "route__vias__singlecut": 19011, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 781.74, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.26768507612632964, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.270331514824975, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3199451349970174, "timing__setup__ws__corner:min_tt_025C_1v80": 16.277411879098043, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.319945, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.277412, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.27707967260410254, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.28247502358946436, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8882855813444335, "timing__setup__ws__corner:min_ss_100C_1v60": 6.100830235903525, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.888286, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 6.10083, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2629725400759992, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2642396098942635, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10352319294821842, "timing__setup__ws__corner:min_ff_n40C_1v95": 20.103938638415784, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.11298, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 20.103939, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.27176187069920404, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2729524739044846, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32512282675224563, "timing__setup__ws__corner:max_tt_025C_1v80": 16.04395239852034, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.325123, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.043953, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 19, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2833502124245284, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2877788921950098, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8966457830009085, "timing__setup__ws__corner:max_ss_100C_1v60": 5.681022035818239, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.896646, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.681022, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.26604560973949837, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.26604560973949837, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.09361339746129735, "timing__setup__ws__corner:max_ff_n40C_1v95": 19.95507104927958, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.11713, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 19.95507, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79896, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79967, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00103911, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00115931, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000319612, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00115931, "design_powergrid__voltage__worst": 0.00115931, "design_powergrid__voltage__worst__net:VPWR": 1.79896, "design_powergrid__drop__worst": 0.00115931, "design_powergrid__drop__worst__net:VPWR": 0.00103911, "design_powergrid__voltage__worst__net:VGND": 0.00115931, "design_powergrid__drop__worst__net:VGND": 0.00115931, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00033, "ir__drop__worst": 0.00104, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}