// Seed: 3761996118
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_5;
  uwire id_6;
  logic id_7;
  assign id_6[1>=1] = (id_5);
  type_13(
      1, id_2 == 1
  );
  assign id_7 = 1;
  assign id_5 = 1;
  logic id_8, id_9;
  assign id_7 = 1;
endmodule
