{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514372532595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514372532596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 19:02:12 2017 " "Processing started: Wed Dec 27 19:02:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514372532596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514372532596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2_115 -c de2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2_115 -c de2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514372532596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1514372533054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/myniosiicpu.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/myniosiicpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu " "Found entity 1: myniosiicpu" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_irq_mapper " "Found entity 1: myniosiicpu_irq_mapper" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_irq_mapper.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file myniosiicpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533227 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_rsp_xbar_mux " "Found entity 1: myniosiicpu_rsp_xbar_mux" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_rsp_xbar_mux.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_rsp_xbar_demux " "Found entity 1: myniosiicpu_rsp_xbar_demux" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_rsp_xbar_demux.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_cmd_xbar_mux " "Found entity 1: myniosiicpu_cmd_xbar_mux" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_mux.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_cmd_xbar_demux_001 " "Found entity 1: myniosiicpu_cmd_xbar_demux_001" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_demux_001.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_cmd_xbar_demux " "Found entity 1: myniosiicpu_cmd_xbar_demux" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_demux.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "myniosiicpu/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "myniosiicpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533297 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533297 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533297 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533297 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533297 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533297 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "myniosiicpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel myniosiicpu_id_router_001.sv(48) " "Verilog HDL Declaration information at myniosiicpu_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_id_router_001.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514372533329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel myniosiicpu_id_router_001.sv(49) " "Verilog HDL Declaration information at myniosiicpu_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_id_router_001.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514372533329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_id_router_001_default_decode " "Found entity 1: myniosiicpu_id_router_001_default_decode" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_id_router_001.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533330 ""} { "Info" "ISGN_ENTITY_NAME" "2 myniosiicpu_id_router_001 " "Found entity 2: myniosiicpu_id_router_001" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_id_router_001.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel myniosiicpu_id_router.sv(48) " "Verilog HDL Declaration information at myniosiicpu_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_id_router.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514372533339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel myniosiicpu_id_router.sv(49) " "Verilog HDL Declaration information at myniosiicpu_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_id_router.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514372533340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_id_router_default_decode " "Found entity 1: myniosiicpu_id_router_default_decode" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_id_router.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533340 ""} { "Info" "ISGN_ENTITY_NAME" "2 myniosiicpu_id_router " "Found entity 2: myniosiicpu_id_router" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_id_router.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel myniosiicpu_addr_router.sv(48) " "Verilog HDL Declaration information at myniosiicpu_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_addr_router.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514372533348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel myniosiicpu_addr_router.sv(49) " "Verilog HDL Declaration information at myniosiicpu_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_addr_router.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514372533348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_addr_router_default_decode " "Found entity 1: myniosiicpu_addr_router_default_decode" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_addr_router.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533348 ""} { "Info" "ISGN_ENTITY_NAME" "2 myniosiicpu_addr_router " "Found entity 2: myniosiicpu_addr_router" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_addr_router.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "myniosiicpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_led_red_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_led_red_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_led_red_pio " "Found entity 1: myniosiicpu_led_red_pio" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_led_red_pio.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_led_red_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_timer2.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_timer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_TIMER2 " "Found entity 1: myniosiicpu_TIMER2" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_TIMER2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_TIMER2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_timer1.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_timer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_TIMER1 " "Found entity 1: myniosiicpu_TIMER1" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_TIMER1.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_TIMER1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_button_pio " "Found entity 1: myniosiicpu_button_pio" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_button_pio.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_lcd_display " "Found entity 1: myniosiicpu_lcd_display" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_lcd_display.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_lcd_display.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_led_pio " "Found entity 1: myniosiicpu_led_pio" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_led_pio.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_jtag_uart_sim_scfifo_w " "Found entity 1: myniosiicpu_jtag_uart_sim_scfifo_w" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533411 ""} { "Info" "ISGN_ENTITY_NAME" "2 myniosiicpu_jtag_uart_scfifo_w " "Found entity 2: myniosiicpu_jtag_uart_scfifo_w" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533411 ""} { "Info" "ISGN_ENTITY_NAME" "3 myniosiicpu_jtag_uart_sim_scfifo_r " "Found entity 3: myniosiicpu_jtag_uart_sim_scfifo_r" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533411 ""} { "Info" "ISGN_ENTITY_NAME" "4 myniosiicpu_jtag_uart_scfifo_r " "Found entity 4: myniosiicpu_jtag_uart_scfifo_r" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533411 ""} { "Info" "ISGN_ENTITY_NAME" "5 myniosiicpu_jtag_uart " "Found entity 5: myniosiicpu_jtag_uart" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_sysid " "Found entity 1: myniosiicpu_sysid" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sysid.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v 2 2 " "Found 2 design units, including 2 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_epcs_sub " "Found entity 1: myniosiicpu_epcs_sub" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533422 ""} { "Info" "ISGN_ENTITY_NAME" "2 myniosiicpu_epcs " "Found entity 2: myniosiicpu_epcs" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_sdram_input_efifo_module " "Found entity 1: myniosiicpu_sdram_input_efifo_module" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533422 ""} { "Info" "ISGN_ENTITY_NAME" "2 myniosiicpu_sdram " "Found entity 2: myniosiicpu_sdram" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372533422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372533422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_cpu_ic_data_module " "Found entity 1: myniosiicpu_cpu_ic_data_module" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "2 myniosiicpu_cpu_ic_tag_module " "Found entity 2: myniosiicpu_cpu_ic_tag_module" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "3 myniosiicpu_cpu_bht_module " "Found entity 3: myniosiicpu_cpu_bht_module" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "4 myniosiicpu_cpu_register_bank_a_module " "Found entity 4: myniosiicpu_cpu_register_bank_a_module" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "5 myniosiicpu_cpu_register_bank_b_module " "Found entity 5: myniosiicpu_cpu_register_bank_b_module" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "6 myniosiicpu_cpu_nios2_oci_debug " "Found entity 6: myniosiicpu_cpu_nios2_oci_debug" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "7 myniosiicpu_cpu_ociram_sp_ram_module " "Found entity 7: myniosiicpu_cpu_ociram_sp_ram_module" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "8 myniosiicpu_cpu_nios2_ocimem " "Found entity 8: myniosiicpu_cpu_nios2_ocimem" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "9 myniosiicpu_cpu_nios2_avalon_reg " "Found entity 9: myniosiicpu_cpu_nios2_avalon_reg" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "10 myniosiicpu_cpu_nios2_oci_break " "Found entity 10: myniosiicpu_cpu_nios2_oci_break" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "11 myniosiicpu_cpu_nios2_oci_xbrk " "Found entity 11: myniosiicpu_cpu_nios2_oci_xbrk" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 1107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "12 myniosiicpu_cpu_nios2_oci_dbrk " "Found entity 12: myniosiicpu_cpu_nios2_oci_dbrk" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 1367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "13 myniosiicpu_cpu_nios2_oci_itrace " "Found entity 13: myniosiicpu_cpu_nios2_oci_itrace" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 1555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "14 myniosiicpu_cpu_nios2_oci_td_mode " "Found entity 14: myniosiicpu_cpu_nios2_oci_td_mode" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "15 myniosiicpu_cpu_nios2_oci_dtrace " "Found entity 15: myniosiicpu_cpu_nios2_oci_dtrace" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 1979 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "16 myniosiicpu_cpu_nios2_oci_compute_tm_count " "Found entity 16: myniosiicpu_cpu_nios2_oci_compute_tm_count" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "17 myniosiicpu_cpu_nios2_oci_fifowp_inc " "Found entity 17: myniosiicpu_cpu_nios2_oci_fifowp_inc" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "18 myniosiicpu_cpu_nios2_oci_fifocount_inc " "Found entity 18: myniosiicpu_cpu_nios2_oci_fifocount_inc" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "19 myniosiicpu_cpu_nios2_oci_fifo " "Found entity 19: myniosiicpu_cpu_nios2_oci_fifo" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "20 myniosiicpu_cpu_nios2_oci_pib " "Found entity 20: myniosiicpu_cpu_nios2_oci_pib" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "21 myniosiicpu_cpu_nios2_oci_im " "Found entity 21: myniosiicpu_cpu_nios2_oci_im" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "22 myniosiicpu_cpu_nios2_performance_monitors " "Found entity 22: myniosiicpu_cpu_nios2_performance_monitors" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2921 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "23 myniosiicpu_cpu_nios2_oci " "Found entity 23: myniosiicpu_cpu_nios2_oci" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""} { "Info" "ISGN_ENTITY_NAME" "24 myniosiicpu_cpu " "Found entity 24: myniosiicpu_cpu" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_cpu_jtag_debug_module_sysclk " "Found entity 1: myniosiicpu_cpu_jtag_debug_module_sysclk" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_sysclk.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372534243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_cpu_jtag_debug_module_tck " "Found entity 1: myniosiicpu_cpu_jtag_debug_module_tck" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_tck.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372534254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_cpu_jtag_debug_module_wrapper " "Found entity 1: myniosiicpu_cpu_jtag_debug_module_wrapper" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372534254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_cpu_mult_cell " "Found entity 1: myniosiicpu_cpu_mult_cell" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372534254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_cpu_oci_test_bench " "Found entity 1: myniosiicpu_cpu_oci_test_bench" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_oci_test_bench.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372534254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/submodules/myniosiicpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 myniosiicpu_cpu_test_bench " "Found entity 1: myniosiicpu_cpu_test_bench" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_test_bench.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372534265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypll.v 1 1 " "Found 1 design units, including 1 entities, in source file mypll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll " "Found entity 1: mypll" {  } { { "mypll.v" "" { Text "D:/programs/FPGA/PLD/de2_115/mypll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372534267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myniosiicpu/synthesis/de2_115.bdf 1 1 " "Found 1 design units, including 1 entities, in source file myniosiicpu/synthesis/de2_115.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 de2_115 " "Found entity 1: de2_115" {  } { { "myniosiicpu/synthesis/de2_115.bdf" "" { Schematic "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/de2_115.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372534267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372534267 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myniosiicpu_cpu.v(1880) " "Verilog HDL or VHDL warning at myniosiicpu_cpu.v(1880): conditional expression evaluates to a constant" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 1880 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514372534288 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myniosiicpu_cpu.v(1882) " "Verilog HDL or VHDL warning at myniosiicpu_cpu.v(1882): conditional expression evaluates to a constant" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 1882 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514372534288 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myniosiicpu_cpu.v(2038) " "Verilog HDL or VHDL warning at myniosiicpu_cpu.v(2038): conditional expression evaluates to a constant" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2038 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514372534298 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myniosiicpu_cpu.v(2866) " "Verilog HDL or VHDL warning at myniosiicpu_cpu.v(2866): conditional expression evaluates to a constant" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2866 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514372534302 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myniosiicpu_sdram.v(316) " "Verilog HDL or VHDL warning at myniosiicpu_sdram.v(316): conditional expression evaluates to a constant" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514372534308 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myniosiicpu_sdram.v(326) " "Verilog HDL or VHDL warning at myniosiicpu_sdram.v(326): conditional expression evaluates to a constant" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514372534308 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myniosiicpu_sdram.v(336) " "Verilog HDL or VHDL warning at myniosiicpu_sdram.v(336): conditional expression evaluates to a constant" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514372534308 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myniosiicpu_sdram.v(680) " "Verilog HDL or VHDL warning at myniosiicpu_sdram.v(680): conditional expression evaluates to a constant" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514372534310 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myniosiicpu_epcs.v(401) " "Verilog HDL or VHDL warning at myniosiicpu_epcs.v(401): conditional expression evaluates to a constant" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1514372534310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_115 " "Elaborating entity \"de2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514372534716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu myniosiicpu:inst " "Elaborating entity \"myniosiicpu\" for hierarchy \"myniosiicpu:inst\"" {  } { { "myniosiicpu/synthesis/de2_115.bdf" "inst" { Schematic "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/de2_115.bdf" { { 152 480 864 800 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372534734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu myniosiicpu:inst\|myniosiicpu_cpu:cpu " "Elaborating entity \"myniosiicpu_cpu\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "cpu" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372534812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_test_bench myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_test_bench:the_myniosiicpu_cpu_test_bench " "Elaborating entity \"myniosiicpu_cpu_test_bench\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_test_bench:the_myniosiicpu_cpu_test_bench\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_test_bench" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 5571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372534878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_ic_data_module myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_data_module:myniosiicpu_cpu_ic_data " "Elaborating entity \"myniosiicpu_cpu_ic_data_module\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_data_module:myniosiicpu_cpu_ic_data\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "myniosiicpu_cpu_ic_data" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 6596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372534888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_data_module:myniosiicpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_data_module:myniosiicpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_altsyncram" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_data_module:myniosiicpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_data_module:myniosiicpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_data_module:myniosiicpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_data_module:myniosiicpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535027 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372535027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjd1 " "Found entity 1: altsyncram_sjd1" {  } { { "db/altsyncram_sjd1.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altsyncram_sjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372535103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372535103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjd1 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_data_module:myniosiicpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_sjd1:auto_generated " "Elaborating entity \"altsyncram_sjd1\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_data_module:myniosiicpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_sjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_ic_tag_module myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_tag_module:myniosiicpu_cpu_ic_tag " "Elaborating entity \"myniosiicpu_cpu_ic_tag_module\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_tag_module:myniosiicpu_cpu_ic_tag\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "myniosiicpu_cpu_ic_tag" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 6662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_tag_module:myniosiicpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_tag_module:myniosiicpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_altsyncram" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_tag_module:myniosiicpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_tag_module:myniosiicpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_tag_module:myniosiicpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_tag_module:myniosiicpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myniosiicpu_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"myniosiicpu_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535147 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372535147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ceh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ceh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ceh1 " "Found entity 1: altsyncram_ceh1" {  } { { "db/altsyncram_ceh1.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altsyncram_ceh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372535198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372535198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ceh1 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_tag_module:myniosiicpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ceh1:auto_generated " "Elaborating entity \"altsyncram_ceh1\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_ic_tag_module:myniosiicpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ceh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_bht_module myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_bht_module:myniosiicpu_cpu_bht " "Elaborating entity \"myniosiicpu_cpu_bht_module\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_bht_module:myniosiicpu_cpu_bht\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "myniosiicpu_cpu_bht" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 6866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_bht_module:myniosiicpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_bht_module:myniosiicpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_altsyncram" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_bht_module:myniosiicpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_bht_module:myniosiicpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_bht_module:myniosiicpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_bht_module:myniosiicpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myniosiicpu_cpu_bht_ram.mif " "Parameter \"init_file\" = \"myniosiicpu_cpu_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535237 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372535237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_32h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_32h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_32h1 " "Found entity 1: altsyncram_32h1" {  } { { "db/altsyncram_32h1.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altsyncram_32h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372535291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372535291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_32h1 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_bht_module:myniosiicpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_32h1:auto_generated " "Elaborating entity \"altsyncram_32h1\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_bht_module:myniosiicpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_32h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_register_bank_a_module myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_a_module:myniosiicpu_cpu_register_bank_a " "Elaborating entity \"myniosiicpu_cpu_register_bank_a_module\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_a_module:myniosiicpu_cpu_register_bank_a\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "myniosiicpu_cpu_register_bank_a" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 7012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_a_module:myniosiicpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_a_module:myniosiicpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_altsyncram" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_a_module:myniosiicpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_a_module:myniosiicpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_a_module:myniosiicpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_a_module:myniosiicpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myniosiicpu_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"myniosiicpu_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535330 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372535330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gg1 " "Found entity 1: altsyncram_3gg1" {  } { { "db/altsyncram_3gg1.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altsyncram_3gg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372535385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372535385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3gg1 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_a_module:myniosiicpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3gg1:auto_generated " "Elaborating entity \"altsyncram_3gg1\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_a_module:myniosiicpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3gg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_register_bank_b_module myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_b_module:myniosiicpu_cpu_register_bank_b " "Elaborating entity \"myniosiicpu_cpu_register_bank_b_module\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_b_module:myniosiicpu_cpu_register_bank_b\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "myniosiicpu_cpu_register_bank_b" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 7033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_b_module:myniosiicpu_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_b_module:myniosiicpu_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_altsyncram" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_b_module:myniosiicpu_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_b_module:myniosiicpu_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_b_module:myniosiicpu_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_b_module:myniosiicpu_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myniosiicpu_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"myniosiicpu_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535447 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372535447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gg1 " "Found entity 1: altsyncram_4gg1" {  } { { "db/altsyncram_4gg1.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altsyncram_4gg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372535497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372535497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4gg1 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_b_module:myniosiicpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4gg1:auto_generated " "Elaborating entity \"altsyncram_4gg1\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_register_bank_b_module:myniosiicpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4gg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_mult_cell myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell " "Elaborating entity \"myniosiicpu_cpu_mult_cell\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_mult_cell" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 8608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372535589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535591 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372535591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372535642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372535642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535690 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1514372535710 "|de2_115|myniosiicpu:inst|myniosiicpu_cpu:cpu|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372535710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535711 ""}  } { { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372535711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535714 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535733 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535796 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535869 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535882 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372535992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536004 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536013 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536114 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536161 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536184 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536198 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536223 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536237 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536292 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372536292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372536348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372536348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536362 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1514372536376 "|de2_115|myniosiicpu:inst|myniosiicpu_cpu:cpu|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536376 ""}  } { { "db/altera_mult_add_s1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372536376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536674 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_s1u2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci " "Elaborating entity \"myniosiicpu_cpu_nios2_oci\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_nios2_oci" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 8662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci_debug myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug " "Elaborating entity \"myniosiicpu_cpu_nios2_oci_debug\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_nios2_oci_debug" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 410 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372536740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536740 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 410 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372536740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_ocimem myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_ocimem:the_myniosiicpu_cpu_nios2_ocimem " "Elaborating entity \"myniosiicpu_cpu_nios2_ocimem\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_ocimem:the_myniosiicpu_cpu_nios2_ocimem\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_nios2_ocimem" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_ociram_sp_ram_module myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_ocimem:the_myniosiicpu_cpu_nios2_ocimem\|myniosiicpu_cpu_ociram_sp_ram_module:myniosiicpu_cpu_ociram_sp_ram " "Elaborating entity \"myniosiicpu_cpu_ociram_sp_ram_module\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_ocimem:the_myniosiicpu_cpu_nios2_ocimem\|myniosiicpu_cpu_ociram_sp_ram_module:myniosiicpu_cpu_ociram_sp_ram\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "myniosiicpu_cpu_ociram_sp_ram" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_ocimem:the_myniosiicpu_cpu_nios2_ocimem\|myniosiicpu_cpu_ociram_sp_ram_module:myniosiicpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_ocimem:the_myniosiicpu_cpu_nios2_ocimem\|myniosiicpu_cpu_ociram_sp_ram_module:myniosiicpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_altsyncram" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_ocimem:the_myniosiicpu_cpu_nios2_ocimem\|myniosiicpu_cpu_ociram_sp_ram_module:myniosiicpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_ocimem:the_myniosiicpu_cpu_nios2_ocimem\|myniosiicpu_cpu_ociram_sp_ram_module:myniosiicpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 519 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372536778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_ocimem:the_myniosiicpu_cpu_nios2_ocimem\|myniosiicpu_cpu_ociram_sp_ram_module:myniosiicpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_ocimem:the_myniosiicpu_cpu_nios2_ocimem\|myniosiicpu_cpu_ociram_sp_ram_module:myniosiicpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myniosiicpu_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"myniosiicpu_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536778 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 519 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372536778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u081 " "Found entity 1: altsyncram_u081" {  } { { "db/altsyncram_u081.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altsyncram_u081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372536840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372536840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u081 myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_ocimem:the_myniosiicpu_cpu_nios2_ocimem\|myniosiicpu_cpu_ociram_sp_ram_module:myniosiicpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u081:auto_generated " "Elaborating entity \"altsyncram_u081\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_ocimem:the_myniosiicpu_cpu_nios2_ocimem\|myniosiicpu_cpu_ociram_sp_ram_module:myniosiicpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u081:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_avalon_reg myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_avalon_reg:the_myniosiicpu_cpu_nios2_avalon_reg " "Elaborating entity \"myniosiicpu_cpu_nios2_avalon_reg\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_avalon_reg:the_myniosiicpu_cpu_nios2_avalon_reg\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_nios2_avalon_reg" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci_break myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_break:the_myniosiicpu_cpu_nios2_oci_break " "Elaborating entity \"myniosiicpu_cpu_nios2_oci_break\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_break:the_myniosiicpu_cpu_nios2_oci_break\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_nios2_oci_break" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci_xbrk myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_xbrk:the_myniosiicpu_cpu_nios2_oci_xbrk " "Elaborating entity \"myniosiicpu_cpu_nios2_oci_xbrk\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_xbrk:the_myniosiicpu_cpu_nios2_oci_xbrk\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_nios2_oci_xbrk" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci_dbrk myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_dbrk:the_myniosiicpu_cpu_nios2_oci_dbrk " "Elaborating entity \"myniosiicpu_cpu_nios2_oci_dbrk\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_dbrk:the_myniosiicpu_cpu_nios2_oci_dbrk\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_nios2_oci_dbrk" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci_itrace myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_itrace:the_myniosiicpu_cpu_nios2_oci_itrace " "Elaborating entity \"myniosiicpu_cpu_nios2_oci_itrace\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_itrace:the_myniosiicpu_cpu_nios2_oci_itrace\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_nios2_oci_itrace" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci_dtrace myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_dtrace:the_myniosiicpu_cpu_nios2_oci_dtrace " "Elaborating entity \"myniosiicpu_cpu_nios2_oci_dtrace\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_dtrace:the_myniosiicpu_cpu_nios2_oci_dtrace\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_nios2_oci_dtrace" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci_td_mode myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_dtrace:the_myniosiicpu_cpu_nios2_oci_dtrace\|myniosiicpu_cpu_nios2_oci_td_mode:myniosiicpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"myniosiicpu_cpu_nios2_oci_td_mode\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_dtrace:the_myniosiicpu_cpu_nios2_oci_dtrace\|myniosiicpu_cpu_nios2_oci_td_mode:myniosiicpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "myniosiicpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci_fifo myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_fifo:the_myniosiicpu_cpu_nios2_oci_fifo " "Elaborating entity \"myniosiicpu_cpu_nios2_oci_fifo\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_fifo:the_myniosiicpu_cpu_nios2_oci_fifo\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_nios2_oci_fifo" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci_compute_tm_count myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_fifo:the_myniosiicpu_cpu_nios2_oci_fifo\|myniosiicpu_cpu_nios2_oci_compute_tm_count:myniosiicpu_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"myniosiicpu_cpu_nios2_oci_compute_tm_count\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_fifo:the_myniosiicpu_cpu_nios2_oci_fifo\|myniosiicpu_cpu_nios2_oci_compute_tm_count:myniosiicpu_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "myniosiicpu_cpu_nios2_oci_compute_tm_count_tm_count" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci_fifowp_inc myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_fifo:the_myniosiicpu_cpu_nios2_oci_fifo\|myniosiicpu_cpu_nios2_oci_fifowp_inc:myniosiicpu_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"myniosiicpu_cpu_nios2_oci_fifowp_inc\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_fifo:the_myniosiicpu_cpu_nios2_oci_fifo\|myniosiicpu_cpu_nios2_oci_fifowp_inc:myniosiicpu_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "myniosiicpu_cpu_nios2_oci_fifowp_inc_fifowp" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci_fifocount_inc myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_fifo:the_myniosiicpu_cpu_nios2_oci_fifo\|myniosiicpu_cpu_nios2_oci_fifocount_inc:myniosiicpu_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"myniosiicpu_cpu_nios2_oci_fifocount_inc\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_fifo:the_myniosiicpu_cpu_nios2_oci_fifo\|myniosiicpu_cpu_nios2_oci_fifocount_inc:myniosiicpu_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "myniosiicpu_cpu_nios2_oci_fifocount_inc_fifocount" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_oci_test_bench myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_fifo:the_myniosiicpu_cpu_nios2_oci_fifo\|myniosiicpu_cpu_oci_test_bench:the_myniosiicpu_cpu_oci_test_bench " "Elaborating entity \"myniosiicpu_cpu_oci_test_bench\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_fifo:the_myniosiicpu_cpu_nios2_oci_fifo\|myniosiicpu_cpu_oci_test_bench:the_myniosiicpu_cpu_oci_test_bench\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_oci_test_bench" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci_pib myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_pib:the_myniosiicpu_cpu_nios2_oci_pib " "Elaborating entity \"myniosiicpu_cpu_nios2_oci_pib\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_pib:the_myniosiicpu_cpu_nios2_oci_pib\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_nios2_oci_pib" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372536990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_nios2_oci_im myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_im:the_myniosiicpu_cpu_nios2_oci_im " "Elaborating entity \"myniosiicpu_cpu_nios2_oci_im\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_im:the_myniosiicpu_cpu_nios2_oci_im\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_nios2_oci_im" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_jtag_debug_module_wrapper myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper " "Elaborating entity \"myniosiicpu_cpu_jtag_debug_module_wrapper\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_jtag_debug_module_wrapper" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_jtag_debug_module_tck myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|myniosiicpu_cpu_jtag_debug_module_tck:the_myniosiicpu_cpu_jtag_debug_module_tck " "Elaborating entity \"myniosiicpu_cpu_jtag_debug_module_tck\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|myniosiicpu_cpu_jtag_debug_module_tck:the_myniosiicpu_cpu_jtag_debug_module_tck\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" "the_myniosiicpu_cpu_jtag_debug_module_tck" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cpu_jtag_debug_module_sysclk myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|myniosiicpu_cpu_jtag_debug_module_sysclk:the_myniosiicpu_cpu_jtag_debug_module_sysclk " "Elaborating entity \"myniosiicpu_cpu_jtag_debug_module_sysclk\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|myniosiicpu_cpu_jtag_debug_module_sysclk:the_myniosiicpu_cpu_jtag_debug_module_sysclk\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" "the_myniosiicpu_cpu_jtag_debug_module_sysclk" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:myniosiicpu_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:myniosiicpu_cpu_jtag_debug_module_phy\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" "myniosiicpu_cpu_jtag_debug_module_phy" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:myniosiicpu_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:myniosiicpu_cpu_jtag_debug_module_phy\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372537072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:myniosiicpu_cpu_jtag_debug_module_phy " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:myniosiicpu_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537075 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372537075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:myniosiicpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:myniosiicpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537077 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:myniosiicpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:myniosiicpu_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:myniosiicpu_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_jtag_debug_module_wrapper:the_myniosiicpu_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:myniosiicpu_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_sdram myniosiicpu:inst\|myniosiicpu_sdram:sdram " "Elaborating entity \"myniosiicpu_sdram\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_sdram:sdram\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "sdram" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_sdram_input_efifo_module myniosiicpu:inst\|myniosiicpu_sdram:sdram\|myniosiicpu_sdram_input_efifo_module:the_myniosiicpu_sdram_input_efifo_module " "Elaborating entity \"myniosiicpu_sdram_input_efifo_module\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_sdram:sdram\|myniosiicpu_sdram_input_efifo_module:the_myniosiicpu_sdram_input_efifo_module\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "the_myniosiicpu_sdram_input_efifo_module" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_epcs myniosiicpu:inst\|myniosiicpu_epcs:epcs " "Elaborating entity \"myniosiicpu_epcs\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_epcs:epcs\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "epcs" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_epcs_sub myniosiicpu:inst\|myniosiicpu_epcs:epcs\|myniosiicpu_epcs_sub:the_myniosiicpu_epcs_sub " "Elaborating entity \"myniosiicpu_epcs_sub\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_epcs:epcs\|myniosiicpu_epcs_sub:the_myniosiicpu_epcs_sub\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" "the_myniosiicpu_epcs_sub" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myniosiicpu:inst\|myniosiicpu_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" "the_boot_copier_rom" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" 543 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372537182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_epcs:epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_epcs:epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myniosiicpu_epcs_boot_rom.hex " "Parameter \"init_file\" = \"myniosiicpu_epcs_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537185 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" 543 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372537185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v041 " "Found entity 1: altsyncram_v041" {  } { { "db/altsyncram_v041.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altsyncram_v041.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372537232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372537232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v041 myniosiicpu:inst\|myniosiicpu_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_v041:auto_generated " "Elaborating entity \"altsyncram_v041\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_v041:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_sysid myniosiicpu:inst\|myniosiicpu_sysid:sysid " "Elaborating entity \"myniosiicpu_sysid\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_sysid:sysid\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "sysid" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_jtag_uart myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart " "Elaborating entity \"myniosiicpu_jtag_uart\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "jtag_uart" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_jtag_uart_scfifo_w myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w " "Elaborating entity \"myniosiicpu_jtag_uart_scfifo_w\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "the_myniosiicpu_jtag_uart_scfifo_w" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "wfifo" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372537378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537378 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372537378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372537432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372537432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372537448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372537448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/programs/FPGA/PLD/de2_115/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372537467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372537467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/programs/FPGA/PLD/de2_115/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372537532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372537532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/programs/FPGA/PLD/de2_115/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372537589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372537589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/programs/FPGA/PLD/de2_115/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372537669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372537669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/programs/FPGA/PLD/de2_115/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372537733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372537733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_w:the_myniosiicpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/programs/FPGA/PLD/de2_115/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_jtag_uart_scfifo_r myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_r:the_myniosiicpu_jtag_uart_scfifo_r " "Elaborating entity \"myniosiicpu_jtag_uart_scfifo_r\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|myniosiicpu_jtag_uart_scfifo_r:the_myniosiicpu_jtag_uart_scfifo_r\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "the_myniosiicpu_jtag_uart_scfifo_r" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:myniosiicpu_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:myniosiicpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "myniosiicpu_jtag_uart_alt_jtag_atlantic" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:myniosiicpu_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:myniosiicpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372537948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:myniosiicpu_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:myniosiicpu_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537948 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372537948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_led_pio myniosiicpu:inst\|myniosiicpu_led_pio:led_pio " "Elaborating entity \"myniosiicpu_led_pio\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_led_pio:led_pio\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "led_pio" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_lcd_display myniosiicpu:inst\|myniosiicpu_lcd_display:lcd_display " "Elaborating entity \"myniosiicpu_lcd_display\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_lcd_display:lcd_display\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "lcd_display" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_button_pio myniosiicpu:inst\|myniosiicpu_button_pio:button_pio " "Elaborating entity \"myniosiicpu_button_pio\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_button_pio:button_pio\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "button_pio" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_TIMER1 myniosiicpu:inst\|myniosiicpu_TIMER1:timer1 " "Elaborating entity \"myniosiicpu_TIMER1\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_TIMER1:timer1\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "timer1" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372537981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_TIMER2 myniosiicpu:inst\|myniosiicpu_TIMER2:timer2 " "Elaborating entity \"myniosiicpu_TIMER2\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_TIMER2:timer2\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "timer2" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_led_red_pio myniosiicpu:inst\|myniosiicpu_led_red_pio:led_red_pio " "Elaborating entity \"myniosiicpu_led_red_pio\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_led_red_pio:led_red_pio\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "led_red_pio" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator myniosiicpu:inst\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"myniosiicpu:inst\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "cpu_instruction_master_translator" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator myniosiicpu:inst\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"myniosiicpu:inst\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "cpu_data_master_translator" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator myniosiicpu:inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"myniosiicpu:inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "cpu_jtag_debug_module_translator" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator myniosiicpu:inst\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"myniosiicpu:inst\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "sdram_s1_translator" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator myniosiicpu:inst\|altera_merlin_slave_translator:epcs_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"myniosiicpu:inst\|altera_merlin_slave_translator:epcs_epcs_control_port_translator\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "epcs_epcs_control_port_translator" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator myniosiicpu:inst\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"myniosiicpu:inst\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "sysid_control_slave_translator" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator myniosiicpu:inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"myniosiicpu:inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator myniosiicpu:inst\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"myniosiicpu:inst\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "led_pio_s1_translator" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator myniosiicpu:inst\|altera_merlin_slave_translator:lcd_display_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"myniosiicpu:inst\|altera_merlin_slave_translator:lcd_display_control_slave_translator\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "lcd_display_control_slave_translator" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator myniosiicpu:inst\|altera_merlin_slave_translator:timer1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"myniosiicpu:inst\|altera_merlin_slave_translator:timer1_s1_translator\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "timer1_s1_translator" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent myniosiicpu:inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"myniosiicpu:inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent myniosiicpu:inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"myniosiicpu:inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent myniosiicpu:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"myniosiicpu:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 2319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor myniosiicpu:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"myniosiicpu:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo myniosiicpu:inst\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"myniosiicpu:inst\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent myniosiicpu:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"myniosiicpu:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 2441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor myniosiicpu:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"myniosiicpu:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo myniosiicpu:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"myniosiicpu:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 2482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo myniosiicpu:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"myniosiicpu:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 2523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_addr_router myniosiicpu:inst\|myniosiicpu_addr_router:addr_router " "Elaborating entity \"myniosiicpu_addr_router\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_addr_router:addr_router\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "addr_router" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 3759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_addr_router_default_decode myniosiicpu:inst\|myniosiicpu_addr_router:addr_router\|myniosiicpu_addr_router_default_decode:the_default_decode " "Elaborating entity \"myniosiicpu_addr_router_default_decode\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_addr_router:addr_router\|myniosiicpu_addr_router_default_decode:the_default_decode\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_addr_router.sv" "the_default_decode" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_addr_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_id_router myniosiicpu:inst\|myniosiicpu_id_router:id_router " "Elaborating entity \"myniosiicpu_id_router\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_id_router:id_router\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "id_router" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 3791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_id_router_default_decode myniosiicpu:inst\|myniosiicpu_id_router:id_router\|myniosiicpu_id_router_default_decode:the_default_decode " "Elaborating entity \"myniosiicpu_id_router_default_decode\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_id_router:id_router\|myniosiicpu_id_router_default_decode:the_default_decode\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_id_router.sv" "the_default_decode" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_id_router_001 myniosiicpu:inst\|myniosiicpu_id_router_001:id_router_001 " "Elaborating entity \"myniosiicpu_id_router_001\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_id_router_001:id_router_001\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "id_router_001" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 3807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_id_router_001_default_decode myniosiicpu:inst\|myniosiicpu_id_router_001:id_router_001\|myniosiicpu_id_router_001_default_decode:the_default_decode " "Elaborating entity \"myniosiicpu_id_router_001_default_decode\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_id_router_001:id_router_001\|myniosiicpu_id_router_001_default_decode:the_default_decode\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_id_router_001.sv" "the_default_decode" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter myniosiicpu:inst\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"myniosiicpu:inst\|altera_merlin_traffic_limiter:limiter\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "limiter" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 4012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter myniosiicpu:inst\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"myniosiicpu:inst\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "burst_adapter" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 4060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only myniosiicpu:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"myniosiicpu:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller myniosiicpu:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"myniosiicpu:inst\|altera_reset_controller:rst_controller\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "rst_controller" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 4085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer myniosiicpu:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"myniosiicpu:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "myniosiicpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cmd_xbar_demux myniosiicpu:inst\|myniosiicpu_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"myniosiicpu_cmd_xbar_demux\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "cmd_xbar_demux" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 4168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cmd_xbar_demux_001 myniosiicpu:inst\|myniosiicpu_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"myniosiicpu_cmd_xbar_demux_001\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "cmd_xbar_demux_001" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 4251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_cmd_xbar_mux myniosiicpu:inst\|myniosiicpu_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"myniosiicpu_cmd_xbar_mux\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "cmd_xbar_mux" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 4274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator myniosiicpu:inst\|myniosiicpu_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_mux.sv" "arb" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder myniosiicpu:inst\|myniosiicpu_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_rsp_xbar_demux myniosiicpu:inst\|myniosiicpu_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"myniosiicpu_rsp_xbar_demux\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "rsp_xbar_demux" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 4550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_rsp_xbar_mux myniosiicpu:inst\|myniosiicpu_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"myniosiicpu_rsp_xbar_mux\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "rsp_xbar_mux" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 4886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator myniosiicpu:inst\|myniosiicpu_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_rsp_xbar_mux.sv" "arb" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_rsp_xbar_mux.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder myniosiicpu:inst\|myniosiicpu_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter myniosiicpu:inst\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"myniosiicpu:inst\|altera_merlin_width_adapter:width_adapter\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "width_adapter" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 5027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter myniosiicpu:inst\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"myniosiicpu:inst\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "width_adapter_001" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 5085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538926 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1514372538937 "|de2_115|myniosiicpu:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(715) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(715): object \"aligned_addr\" assigned a value but never read" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_width_adapter.sv" 715 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514372538937 "|de2_115|myniosiicpu:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(716) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(716): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_width_adapter.sv" 716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1514372538937 "|de2_115|myniosiicpu:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "myniosiicpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1514372538937 "|de2_115|myniosiicpu:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myniosiicpu_irq_mapper myniosiicpu:inst\|myniosiicpu_irq_mapper:irq_mapper " "Elaborating entity \"myniosiicpu_irq_mapper\" for hierarchy \"myniosiicpu:inst\|myniosiicpu_irq_mapper:irq_mapper\"" {  } { { "myniosiicpu/synthesis/myniosiicpu.v" "irq_mapper" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/myniosiicpu.v" 5096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll mypll:inst2 " "Elaborating entity \"mypll\" for hierarchy \"mypll:inst2\"" {  } { { "myniosiicpu/synthesis/de2_115.bdf" "inst2" { Schematic "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/de2_115.bdf" { { 160 -16 224 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372538954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mypll:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mypll:inst2\|altpll:altpll_component\"" {  } { { "mypll.v" "altpll_component" { Text "D:/programs/FPGA/PLD/de2_115/mypll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mypll:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"mypll:inst2\|altpll:altpll_component\"" {  } { { "mypll.v" "" { Text "D:/programs/FPGA/PLD/de2_115/mypll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372539033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mypll:inst2\|altpll:altpll_component " "Instantiated megafunction \"mypll:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -4167 " "Parameter \"clk1_phase_shift\" = \"-4167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mypll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mypll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539035 ""}  } { { "mypll.v" "" { Text "D:/programs/FPGA/PLD/de2_115/mypll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372539035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll_altpll " "Found entity 1: mypll_altpll" {  } { { "db/mypll_altpll.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/mypll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372539098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372539098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll_altpll mypll:inst2\|altpll:altpll_component\|mypll_altpll:auto_generated " "Elaborating entity \"mypll_altpll\" for hierarchy \"mypll:inst2\|altpll:altpll_component\|mypll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372539105 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_myniosiicpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_myniosiicpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "the_myniosiicpu_cpu_nios2_oci_itrace" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 3315 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1514372540961 "|de2_115|myniosiicpu:inst|myniosiicpu_cpu:cpu|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci|myniosiicpu_cpu_nios2_oci_itrace:the_myniosiicpu_cpu_nios2_oci_itrace"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "myniosiicpu:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"myniosiicpu:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "myniosiicpu/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1514372545412 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1514372545412 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|Add10\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "Add10" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 7464 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372548245 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372548245 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372548245 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1514372548245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|lpm_add_sub:Add10 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|lpm_add_sub:Add10\"" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 7464 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372548288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|lpm_add_sub:Add10 " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|lpm_add_sub:Add10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548288 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 7464 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372548288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372548328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372548328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372548399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548399 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372548399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372548452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372548452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372548482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_mult_cell:the_myniosiicpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514372548482 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514372548482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/programs/FPGA/PLD/de2_115/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514372548519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514372548519 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1514372549192 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 440 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" 242 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" 131 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 354 -1 0 } } { "myniosiicpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_epcs.v" 252 -1 0 } } { "myniosiicpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 348 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 5116 -1 0 } } { "myniosiicpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 304 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 5471 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 5503 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 6647 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 8038 -1 0 } } { "myniosiicpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_jtag_uart.v" 393 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 796 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 8185 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_TIMER1.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_TIMER1.v" 166 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_TIMER1.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_TIMER1.v" 175 -1 0 } } { "myniosiicpu/synthesis/submodules/myniosiicpu_TIMER2.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_TIMER2.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1514372549438 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1514372549438 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "myniosiicpu/synthesis/de2_115.bdf" "" { Schematic "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/de2_115.bdf" { { 344 288 464 360 "sdram_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514372551362 "|de2_115|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1514372551362 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372551845 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "268 " "268 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1514372554291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/programs/FPGA/PLD/de2_115/output_files/de2_115.map.smsg " "Generated suppressed messages file D:/programs/FPGA/PLD/de2_115/output_files/de2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1514372554852 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514372555897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514372555897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5829 " "Implemented 5829 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514372556653 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514372556653 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1514372556653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5543 " "Implemented 5543 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514372556653 ""} { "Info" "ICUT_CUT_TM_RAMS" "198 " "Implemented 198 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1514372556653 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1514372556653 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1514372556653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514372556653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514372556789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 19:02:36 2017 " "Processing ended: Wed Dec 27 19:02:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514372556789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514372556789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514372556789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514372556789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514372558008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514372558008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 19:02:37 2017 " "Processing started: Wed Dec 27 19:02:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514372558008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1514372558008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de2_115 -c de2_115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de2_115 -c de2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1514372558008 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1514372558082 ""}
{ "Info" "0" "" "Project  = de2_115" {  } {  } 0 0 "Project  = de2_115" 0 0 "Fitter" 0 0 1514372558082 ""}
{ "Info" "0" "" "Revision = de2_115" {  } {  } 0 0 "Revision = de2_115" 0 0 "Fitter" 0 0 1514372558082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1514372558328 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"de2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1514372558405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1514372558454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1514372558454 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mypll:inst2\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"mypll:inst2\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mypll:inst2\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for mypll:inst2\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mypll_altpll.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/mypll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1514372558605 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mypll:inst2\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 -75 -4167 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -75 degrees (-4167 ps) for mypll:inst2\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mypll_altpll.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/mypll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 615 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1514372558605 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/mypll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1514372558605 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1514372558926 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1514372559568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1514372559568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1514372559568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1514372559568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1514372559568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1514372559568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1514372559568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1514372559568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1514372559568 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1514372559568 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1514372559589 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1514372559591 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1514372559659 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 78 " "No exact pin location assignment(s) for 1 pins of 78 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seven_seg_pio_export\[7\] " "Pin seven_seg_pio_export\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { seven_seg_pio_export[7] } } } { "myniosiicpu/synthesis/de2_115.bdf" "" { Schematic "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/de2_115.bdf" { { 720 232 464 736 "seven_seg_pio_export" "" } } } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { seven_seg_pio_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1514372561134 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1514372561134 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1514372562184 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1514372562184 ""}
{ "Info" "ISTA_SDC_FOUND" "myniosiicpu/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'myniosiicpu/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1514372562233 ""}
{ "Info" "ISTA_SDC_FOUND" "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.sdc " "Reading SDC File: 'myniosiicpu/synthesis/submodules/myniosiicpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1514372562252 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk " "Node: inclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1514372562281 "|de2_115|inclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562367 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562367 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1514372562367 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1514372562370 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1514372562370 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1514372562370 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1514372562370 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1514372562370 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1514372562370 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1514372562370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mypll:inst2\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node mypll:inst2\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1514372562768 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/mypll_altpll.v" 77 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mypll:inst2|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514372562768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mypll:inst2\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node mypll:inst2\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1514372562768 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/programs/FPGA/PLD/de2_115/db/mypll_altpll.v" 77 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { mypll:inst2|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514372562768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1514372562768 ""}  } { { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 6265 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514372562768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "myniosiicpu:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node myniosiicpu:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1514372562768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "myniosiicpu:inst\|myniosiicpu_sdram:sdram\|active_rnw~3 " "Destination node myniosiicpu:inst\|myniosiicpu_sdram:sdram\|active_rnw~3" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 213 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { myniosiicpu:inst|myniosiicpu_sdram:sdram|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 7273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514372562768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "myniosiicpu:inst\|myniosiicpu_sdram:sdram\|active_cs_n~0 " "Destination node myniosiicpu:inst\|myniosiicpu_sdram:sdram\|active_cs_n~0" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 210 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { myniosiicpu:inst|myniosiicpu_sdram:sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 7291 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514372562768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "myniosiicpu:inst\|myniosiicpu_sdram:sdram\|i_refs\[0\] " "Destination node myniosiicpu:inst\|myniosiicpu_sdram:sdram\|i_refs\[0\]" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 354 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { myniosiicpu:inst|myniosiicpu_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 2170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514372562768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "myniosiicpu:inst\|myniosiicpu_sdram:sdram\|i_refs\[2\] " "Destination node myniosiicpu:inst\|myniosiicpu_sdram:sdram\|i_refs\[2\]" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 354 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { myniosiicpu:inst|myniosiicpu_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 2168 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514372562768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "myniosiicpu:inst\|myniosiicpu_sdram:sdram\|i_refs\[1\] " "Destination node myniosiicpu:inst\|myniosiicpu_sdram:sdram\|i_refs\[1\]" {  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_sdram.v" 354 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { myniosiicpu:inst|myniosiicpu_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 2169 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514372562768 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { myniosiicpu:inst|myniosiicpu_cpu:cpu|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 10549 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1514372562768 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1514372562768 ""}  } { { "myniosiicpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { myniosiicpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 818 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514372562768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1514372562778 ""}  } { { "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" "" { Text "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/submodules/myniosiicpu_cpu.v" 377 -1 0 } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "myniosiicpu:inst\|myniosiicpu_cpu:cpu\|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci\|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug\|resetrequest" } } } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { myniosiicpu:inst|myniosiicpu_cpu:cpu|myniosiicpu_cpu_nios2_oci:the_myniosiicpu_cpu_nios2_oci|myniosiicpu_cpu_nios2_oci_debug:the_myniosiicpu_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 3227 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514372562778 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1514372564028 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1514372564041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1514372564041 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1514372564053 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1514372564991 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1514372564991 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1514372564991 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1514372564991 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1514372565001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1514372566005 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1514372566019 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1514372566019 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1514372566019 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1514372566019 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1514372566019 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1514372566019 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1514372566019 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1514372566054 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1514372566054 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1514372566054 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 20 40 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1514372566054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 37 26 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 37 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1514372566054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1514372566054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1514372566054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1514372566054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1514372566054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 15 57 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1514372566054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1514372566054 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1514372566054 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1514372566054 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514372566243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1514372569824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514372571422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1514372571474 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1514372573630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514372573630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1514372574998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1514372579717 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1514372579717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514372581037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1514372581037 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1514372581037 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1514372581037 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.09 " "Total time spent on timing analysis during the Fitter is 1.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1514372581227 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1514372581297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1514372582107 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1514372582177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1514372582947 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514372584197 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1514372585327 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcs_data0 2.5 V N7 " "Pin epcs_data0 uses I/O standard 2.5 V at N7" {  } { { "d:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin/pin_planner.ppl" { epcs_data0 } } } { "d:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "epcs_data0" } } } } { "myniosiicpu/synthesis/de2_115.bdf" "" { Schematic "D:/programs/FPGA/PLD/de2_115/myniosiicpu/synthesis/de2_115.bdf" { { 512 296 464 528 "epcs_data0" "" } } } } { "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcs_data0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programs/FPGA/PLD/de2_115/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1514372585357 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1514372585357 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/programs/FPGA/PLD/de2_115/output_files/de2_115.fit.smsg " "Generated suppressed messages file D:/programs/FPGA/PLD/de2_115/output_files/de2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1514372585957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514372587477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 19:03:07 2017 " "Processing ended: Wed Dec 27 19:03:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514372587477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514372587477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514372587477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1514372587477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1514372588617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514372588617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 19:03:08 2017 " "Processing started: Wed Dec 27 19:03:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514372588617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1514372588617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de2_115 -c de2_115 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de2_115 -c de2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1514372588627 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1514372592377 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1514372592497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514372594257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 19:03:14 2017 " "Processing ended: Wed Dec 27 19:03:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514372594257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514372594257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514372594257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1514372594257 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1514372595117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1514372595617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514372595617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 19:03:15 2017 " "Processing started: Wed Dec 27 19:03:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514372595617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514372595617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de2_115 -c de2_115 " "Command: quartus_sta de2_115 -c de2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514372595617 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1514372595677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1514372595987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1514372596027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1514372596027 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1514372596707 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1514372596707 ""}
{ "Info" "ISTA_SDC_FOUND" "myniosiicpu/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'myniosiicpu/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1514372596747 ""}
{ "Info" "ISTA_SDC_FOUND" "myniosiicpu/synthesis/submodules/myniosiicpu_cpu.sdc " "Reading SDC File: 'myniosiicpu/synthesis/submodules/myniosiicpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1514372596757 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk " "Node: inclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1514372596787 "|de2_115|inclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597217 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597217 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597217 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1514372597227 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1514372597227 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1514372597227 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1514372597227 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1514372597227 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1514372597247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.595 " "Worst-case setup slack is 46.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.595         0.000 altera_reserved_tck  " "   46.595         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372597277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 altera_reserved_tck  " "    0.402         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372597287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.904 " "Worst-case recovery slack is 47.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.904         0.000 altera_reserved_tck  " "   47.904         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372597287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.222 " "Worst-case removal slack is 1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222         0.000 altera_reserved_tck  " "    1.222         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372597297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.631 " "Worst-case minimum pulse width slack is 49.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.631         0.000 altera_reserved_tck  " "   49.631         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372597307 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597417 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597417 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597417 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597417 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.098 ns " "Worst Case Available Settling Time: 197.098 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597417 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597417 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597417 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597417 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372597417 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1514372597427 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1514372597477 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1514372598397 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk " "Node: inclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1514372598687 "|de2_115|inclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598697 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598697 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598697 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1514372598697 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1514372598697 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1514372598697 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1514372598697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.930 " "Worst-case setup slack is 46.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.930         0.000 altera_reserved_tck  " "   46.930         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372598717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 altera_reserved_tck  " "    0.354         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372598727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.196 " "Worst-case recovery slack is 48.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.196         0.000 altera_reserved_tck  " "   48.196         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372598737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.123 " "Worst-case removal slack is 1.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.123         0.000 altera_reserved_tck  " "    1.123         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372598747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.577 " "Worst-case minimum pulse width slack is 49.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.577         0.000 altera_reserved_tck  " "   49.577         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372598757 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.385 ns " "Worst Case Available Settling Time: 197.385 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598847 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372598847 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1514372598857 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk " "Node: inclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1514372599197 "|de2_115|inclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599207 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599207 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599207 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1514372599207 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1514372599207 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1514372599207 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1514372599207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.445 " "Worst-case setup slack is 48.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.445         0.000 altera_reserved_tck  " "   48.445         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372599217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 altera_reserved_tck  " "    0.179         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372599227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.155 " "Worst-case recovery slack is 49.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.155         0.000 altera_reserved_tck  " "   49.155         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372599237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.567 " "Worst-case removal slack is 0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567         0.000 altera_reserved_tck  " "    0.567         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372599247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.473 " "Worst-case minimum pulse width slack is 49.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.473         0.000 altera_reserved_tck  " "   49.473         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514372599257 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.618 ns " "Worst Case Available Settling Time: 198.618 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599357 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1514372599357 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1514372599847 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1514372599847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514372600067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 19:03:20 2017 " "Processing ended: Wed Dec 27 19:03:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514372600067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514372600067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514372600067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514372600067 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus II Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514372600857 ""}
