
---------- Begin Simulation Statistics ----------
final_tick                                13962790500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257933                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436624                       # Number of bytes of host memory used
host_op_rate                                   434010                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    54.79                       # Real time elapsed on the host
host_tick_rate                              254835806                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14132484                       # Number of instructions simulated
sim_ops                                      23779971                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013963                       # Number of seconds simulated
sim_ticks                                 13962790500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4132484                       # Number of instructions committed
system.cpu0.committedOps                      6852040                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.757558                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1977422                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     733514                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2412                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     347813                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           89                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       15119290                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.147982                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1795345                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          245                       # TLB misses on write requests
system.cpu0.numCycles                        27925502                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               6408      0.09%      0.09% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                5619284     82.01%     82.10% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.09%     82.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1571      0.02%     82.22% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      2.04%     84.25% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     84.25% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     84.26% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     84.26% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     84.26% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     84.26% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     84.26% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     84.26% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.02%     84.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     84.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.02%     84.29% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     84.29% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.03%     84.32% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.26%     84.58% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     84.58% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     84.58% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.01%     84.58% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     84.58% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     84.58% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     84.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.42%     85.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     85.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     85.00% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.51%     85.51% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     85.51% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     85.51% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.72%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     86.23% # Class of committed instruction
system.cpu0.op_class_0::MemRead                529441      7.73%     93.95% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               288118      4.20%     98.16% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      1.18%     99.34% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.66%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6852040                       # Class of committed instruction
system.cpu0.tickCycles                       12806212                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.792558                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872026                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157455                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2425                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003189                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1715                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        4998149                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.358095                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443249                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          212                       # TLB misses on write requests
system.cpu1.numCycles                        27925581                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22927432                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       112611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        226247                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       409999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          660                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       820063                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            660                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              97776                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        50257                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62354                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15859                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15859                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         97777                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       339882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       339882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 339882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10489088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10489088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10489088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            113636                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  113636    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              113636                       # Request fanout histogram
system.membus.reqLayer4.occupancy           465262000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          601121500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1729571                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1729571                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1729571                       # number of overall hits
system.cpu0.icache.overall_hits::total        1729571                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        65710                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         65710                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        65710                       # number of overall misses
system.cpu0.icache.overall_misses::total        65710                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1303278000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1303278000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1303278000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1303278000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1795281                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1795281                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1795281                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1795281                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.036602                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.036602                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.036602                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.036602                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 19833.784812                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 19833.784812                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 19833.784812                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 19833.784812                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        65694                       # number of writebacks
system.cpu0.icache.writebacks::total            65694                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        65710                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        65710                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        65710                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        65710                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1237568000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1237568000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1237568000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1237568000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.036602                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.036602                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.036602                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.036602                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 18833.784812                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 18833.784812                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 18833.784812                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18833.784812                       # average overall mshr miss latency
system.cpu0.icache.replacements                 65694                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1729571                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1729571                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        65710                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        65710                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1303278000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1303278000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1795281                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1795281                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.036602                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.036602                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 19833.784812                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 19833.784812                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        65710                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        65710                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1237568000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1237568000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.036602                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.036602                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 18833.784812                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 18833.784812                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999015                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1795281                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            65710                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            27.321275                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999015                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14427958                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14427958                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       942199                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          942199                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       942256                       # number of overall hits
system.cpu0.dcache.overall_hits::total         942256                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       118781                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        118781                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       118838                       # number of overall misses
system.cpu0.dcache.overall_misses::total       118838                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   8088585000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8088585000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   8088585000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8088585000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1060980                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1060980                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1061094                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1061094                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.111954                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.111954                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.111996                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.111996                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68096.623197                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68096.623197                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68063.961023                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68063.961023                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        55224                       # number of writebacks
system.cpu0.dcache.writebacks::total            55224                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9710                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9710                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9710                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9710                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       109071                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       109071                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       109128                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       109128                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7357705500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7357705500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7360241000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7360241000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.102802                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.102802                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102845                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102845                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 67457.944825                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 67457.944825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 67445.944212                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 67445.944212                       # average overall mshr miss latency
system.cpu0.dcache.replacements                109111                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       627495                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         627495                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        99910                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        99910                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6844984000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6844984000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       727405                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       727405                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.137351                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.137351                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68511.500350                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68511.500350                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1465                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1465                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        98445                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98445                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6667592500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6667592500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.135337                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.135337                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 67729.112703                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67729.112703                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       314704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        314704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        18871                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        18871                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1243601000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1243601000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       333575                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       333575                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056572                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056572                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65900.111282                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65900.111282                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8245                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8245                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        10626                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        10626                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    690113000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    690113000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.031855                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.031855                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 64945.699228                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64945.699228                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      2535500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2535500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 44482.456140                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 44482.456140                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999071                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1051383                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           109127                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.634490                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999071                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          8597879                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         8597879                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429355                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429355                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429355                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429355                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13847                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13847                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13847                       # number of overall misses
system.cpu1.icache.overall_misses::total        13847                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    313078000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    313078000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    313078000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    313078000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443202                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443202                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443202                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443202                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005668                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005668                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005668                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005668                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22609.807178                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22609.807178                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22609.807178                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22609.807178                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13831                       # number of writebacks
system.cpu1.icache.writebacks::total            13831                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13847                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13847                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13847                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13847                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    299231000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    299231000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    299231000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    299231000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005668                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005668                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005668                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005668                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21609.807178                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21609.807178                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21609.807178                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21609.807178                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13831                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429355                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429355                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13847                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13847                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    313078000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    313078000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443202                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443202                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005668                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005668                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22609.807178                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22609.807178                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13847                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13847                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    299231000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    299231000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005668                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005668                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21609.807178                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21609.807178                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998969                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443202                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13847                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.442695                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998969                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559463                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559463                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861421                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861421                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861743                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861743                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226532                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226532                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233601                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233601                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4043881996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4043881996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4043881996                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4043881996                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087953                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087953                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095344                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095344                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037210                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037210                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038324                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038324                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 17851.261614                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17851.261614                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17311.064576                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17311.064576                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2684                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.347826                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        61155                       # number of writebacks
system.cpu1.dcache.writebacks::total            61155                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8896                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8896                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8896                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8896                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221379                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221379                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3595451000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3595451000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3890492500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3890492500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16520.479149                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16520.479149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17573.900415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17573.900415                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221363                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983145                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983145                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163119                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163119                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2413169000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2413169000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146264                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146264                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039341                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039341                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14793.917324                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14793.917324                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          485                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          485                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162634                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162634                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2229230500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2229230500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13707.038504                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13707.038504                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878276                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878276                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63413                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63413                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1630712996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1630712996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032659                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032659                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 25715.752227                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25715.752227                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8411                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8411                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1366220500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1366220500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 24839.469474                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24839.469474                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          322                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          322                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         7069                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7069                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.956434                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.956434                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    295041500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    295041500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 78824.873096                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 78824.873096                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998880                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083122                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221379                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.478315                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998880                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984131                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984131                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               60288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               17618                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12015                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206507                       # number of demand (read+write) hits
system.l2.demand_hits::total                   296428                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              60288                       # number of overall hits
system.l2.overall_hits::.cpu0.data              17618                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12015                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206507                       # number of overall hits
system.l2.overall_hits::total                  296428                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              5422                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             91510                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             14872                       # number of demand (read+write) misses
system.l2.demand_misses::total                 113636                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             5422                       # number of overall misses
system.l2.overall_misses::.cpu0.data            91510                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1832                       # number of overall misses
system.l2.overall_misses::.cpu1.data            14872                       # number of overall misses
system.l2.overall_misses::total                113636                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    443093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   7005437000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    147676500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1240914500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8837121500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    443093500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   7005437000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    147676500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1240914500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8837121500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           65710                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          109128                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13847                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221379                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               410064                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          65710                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         109128                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13847                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221379                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              410064                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.082514                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.838557                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.132303                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.067179                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.277118                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.082514                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.838557                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.132303                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.067179                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.277118                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81721.412763                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76553.786471                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80609.443231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83439.651694                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77766.918054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81721.412763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76553.786471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80609.443231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83439.651694                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77766.918054                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               50257                       # number of writebacks
system.l2.writebacks::total                     50257                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         5422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        91510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        14872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            113636                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         5422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        91510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        14872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           113636                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    388873500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   6090347000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    129356500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1092194500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7700771500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    388873500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   6090347000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    129356500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1092194500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7700771500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.082514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.838557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.132303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.067179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.277118                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.082514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.838557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.132303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.067179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.277118                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71721.412763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66553.895749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70609.443231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73439.651694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67767.006054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71721.412763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66553.895749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70609.443231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73439.651694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67767.006054                       # average overall mshr miss latency
system.l2.replacements                         113085                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       116379                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           116379                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       116379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       116379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        79525                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            79525                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        79525                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        79525                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          186                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           186                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             2234                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49769                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           8392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7467                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15859                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    648829500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    638009000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1286838500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        10626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.789761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.135759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.241650                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77315.240705                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85443.819472                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81142.474305                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         8392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7467                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15859                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    564909500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    563339000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1128248500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.789761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.135759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.241650                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67315.240705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75443.819472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71142.474305                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         60288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12015                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              72303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         5422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    443093500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    147676500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    590770000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        65710                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          79557                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.082514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.132303                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.091180                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81721.412763                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80609.443231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81440.584505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         5422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    388873500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    129356500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    518230000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.082514                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.132303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.091180                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71721.412763                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70609.443231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71440.584505                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        15384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            174356                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        83118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7405                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           90523                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   6356607500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    602905500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6959513000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        98502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        264879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.843820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.044507                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.341752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 76476.906326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81418.703579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76881.157275                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        83118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        90523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   5525437500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    528855500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6054293000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.843820                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.044507                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.341752                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 66477.026637                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71418.703579                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66881.267744                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.035328                       # Cycle average of tags in use
system.l2.tags.total_refs                      819875                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    114109                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.185016                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      66.755853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       13.764127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      243.814660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       89.760460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      607.940228                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.065191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.013442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.238100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.087657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.593692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998081                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6674605                       # Number of tag accesses
system.l2.tags.data_accesses                  6674605                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        347008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       5856640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        117248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        951808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7272704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       347008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       117248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        464256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3216448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3216448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           5422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          91510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          14872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              113636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        50257                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50257                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         24852339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        419446242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8397175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68167463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             520863219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     24852339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8397175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33249514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230358538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230358538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230358538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        24852339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       419446242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8397175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68167463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            751221756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     50079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      5422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     89730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     14834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000470352500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2987                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2987                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              273748                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47129                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      113636                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50257                       # Number of write requests accepted
system.mem_ctrls.readBursts                    113636                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50257                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1818                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   178                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9165                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    946492750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  559090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3043080250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8464.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27214.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    95260                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   44597                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                113636                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50257                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  102322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    470.584473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   282.714034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   400.691403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5217     23.70%     23.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4871     22.13%     45.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1666      7.57%     53.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1194      5.42%     58.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1106      5.02%     63.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          622      2.83%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          607      2.76%     69.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          600      2.73%     72.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6130     27.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22013                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.361232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.706764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     76.962015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2493     83.46%     83.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           235      7.87%     91.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            77      2.58%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           44      1.47%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           34      1.14%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           13      0.44%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           13      0.44%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.20%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           21      0.70%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            7      0.23%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            4      0.13%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.10%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.10%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      0.10%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.13%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.10%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.07%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.13%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            3      0.10%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.07%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            4      0.13%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.03%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.03%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            4      0.13%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2987                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.757282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.729559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.975079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1814     60.73%     60.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              138      4.62%     65.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              983     32.91%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               50      1.67%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2987                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7156352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  116352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3203456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7272704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3216448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       512.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       229.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    520.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13962746500                       # Total gap between requests
system.mem_ctrls.avgGap                      85194.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       347008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      5742720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       117248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       949376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3203456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 24852338.792879544199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 411287414.217093646526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8397175.335403047502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67993285.439611792564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 229428064.540537208319                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         5422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        91510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        14872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        50257                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    166692250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2341519750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54246500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    480621750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 335927793000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30743.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     25587.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29610.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32317.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6684199.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             76269480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             40530600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           413534520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          129153240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1102049520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5381202990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        830172480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7972912830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        571.011420                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2100541750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11396068750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             80917620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             43008735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           384846000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          132128640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1102049520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5313591870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        887108160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7943650545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.915687                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2251766250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11244844250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            344435                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       166636                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        79525                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          276923                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65628                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         79557                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       264879                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       197114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       327366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1230126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8409856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     10518464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1771392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18082176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               38781888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          113085                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3216448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           523149                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001264                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035523                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 522488     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    661      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             523149                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          605935500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332119398                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20781478                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         164058263                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          98599431                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13962790500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
