// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_76_14 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RFIFONUM,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        local_C_address0,
        local_C_ce0,
        local_C_q0,
        local_C_1_address0,
        local_C_1_ce0,
        local_C_1_q0,
        local_C_2_address0,
        local_C_2_ce0,
        local_C_2_q0,
        local_C_3_address0,
        local_C_3_ce0,
        local_C_3_q0,
        local_C_4_address0,
        local_C_4_ce0,
        local_C_4_q0,
        local_C_5_address0,
        local_C_5_ce0,
        local_C_5_q0,
        local_C_6_address0,
        local_C_6_ce0,
        local_C_6_q0,
        local_C_7_address0,
        local_C_7_ce0,
        local_C_7_q0,
        local_C_8_address0,
        local_C_8_ce0,
        local_C_8_q0,
        local_C_9_address0,
        local_C_9_ce0,
        local_C_9_q0,
        local_C_10_address0,
        local_C_10_ce0,
        local_C_10_q0,
        local_C_11_address0,
        local_C_11_ce0,
        local_C_11_q0,
        local_C_12_address0,
        local_C_12_ce0,
        local_C_12_q0,
        local_C_13_address0,
        local_C_13_ce0,
        local_C_13_q0,
        local_C_14_address0,
        local_C_14_ce0,
        local_C_14_q0,
        local_C_15_address0,
        local_C_15_ce0,
        local_C_15_q0,
        local_C_16_address0,
        local_C_16_ce0,
        local_C_16_q0,
        local_C_17_address0,
        local_C_17_ce0,
        local_C_17_q0,
        local_C_18_address0,
        local_C_18_ce0,
        local_C_18_q0,
        local_C_19_address0,
        local_C_19_ce0,
        local_C_19_q0,
        local_C_20_address0,
        local_C_20_ce0,
        local_C_20_q0,
        local_C_21_address0,
        local_C_21_ce0,
        local_C_21_q0,
        local_C_22_address0,
        local_C_22_ce0,
        local_C_22_q0,
        local_C_23_address0,
        local_C_23_ce0,
        local_C_23_q0,
        local_C_24_address0,
        local_C_24_ce0,
        local_C_24_q0,
        local_C_25_address0,
        local_C_25_ce0,
        local_C_25_q0,
        local_C_26_address0,
        local_C_26_ce0,
        local_C_26_q0,
        local_C_27_address0,
        local_C_27_ce0,
        local_C_27_q0,
        local_C_28_address0,
        local_C_28_ce0,
        local_C_28_q0,
        local_C_29_address0,
        local_C_29_ce0,
        local_C_29_q0,
        local_C_30_address0,
        local_C_30_ce0,
        local_C_30_q0,
        local_C_31_address0,
        local_C_31_ce0,
        local_C_31_q0,
        local_C_32_address0,
        local_C_32_ce0,
        local_C_32_q0,
        local_C_33_address0,
        local_C_33_ce0,
        local_C_33_q0,
        local_C_34_address0,
        local_C_34_ce0,
        local_C_34_q0,
        local_C_35_address0,
        local_C_35_ce0,
        local_C_35_q0,
        local_C_36_address0,
        local_C_36_ce0,
        local_C_36_q0,
        local_C_37_address0,
        local_C_37_ce0,
        local_C_37_q0,
        local_C_38_address0,
        local_C_38_ce0,
        local_C_38_q0,
        local_C_39_address0,
        local_C_39_ce0,
        local_C_39_q0,
        local_C_40_address0,
        local_C_40_ce0,
        local_C_40_q0,
        local_C_41_address0,
        local_C_41_ce0,
        local_C_41_q0,
        local_C_42_address0,
        local_C_42_ce0,
        local_C_42_q0,
        local_C_43_address0,
        local_C_43_ce0,
        local_C_43_q0,
        local_C_44_address0,
        local_C_44_ce0,
        local_C_44_q0,
        local_C_45_address0,
        local_C_45_ce0,
        local_C_45_q0,
        local_C_46_address0,
        local_C_46_ce0,
        local_C_46_q0,
        local_C_47_address0,
        local_C_47_ce0,
        local_C_47_q0,
        local_C_48_address0,
        local_C_48_ce0,
        local_C_48_q0,
        local_C_49_address0,
        local_C_49_ce0,
        local_C_49_q0,
        local_C_50_address0,
        local_C_50_ce0,
        local_C_50_q0,
        local_C_51_address0,
        local_C_51_ce0,
        local_C_51_q0,
        local_C_52_address0,
        local_C_52_ce0,
        local_C_52_q0,
        local_C_53_address0,
        local_C_53_ce0,
        local_C_53_q0,
        local_C_54_address0,
        local_C_54_ce0,
        local_C_54_q0,
        local_C_55_address0,
        local_C_55_ce0,
        local_C_55_q0,
        local_C_56_address0,
        local_C_56_ce0,
        local_C_56_q0,
        local_C_57_address0,
        local_C_57_ce0,
        local_C_57_q0,
        local_C_58_address0,
        local_C_58_ce0,
        local_C_58_q0,
        local_C_59_address0,
        local_C_59_ce0,
        local_C_59_q0,
        local_C_60_address0,
        local_C_60_ce0,
        local_C_60_q0,
        local_C_61_address0,
        local_C_61_ce0,
        local_C_61_q0,
        local_C_62_address0,
        local_C_62_ce0,
        local_C_62_q0,
        local_C_63_address0,
        local_C_63_ce0,
        local_C_63_q0,
        zext_ln34_1,
        shl_ln35_mid2,
        trunc_ln35_1,
        C,
        grp_fu_5051_p_din0,
        grp_fu_5051_p_din1,
        grp_fu_5051_p_dout0,
        grp_fu_5051_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [63:0] m_axi_gmem2_AWADDR;
output  [0:0] m_axi_gmem2_AWID;
output  [31:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [0:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [31:0] m_axi_gmem2_WDATA;
output  [3:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [0:0] m_axi_gmem2_WID;
output  [0:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [63:0] m_axi_gmem2_ARADDR;
output  [0:0] m_axi_gmem2_ARID;
output  [31:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [0:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [31:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [0:0] m_axi_gmem2_RID;
input  [8:0] m_axi_gmem2_RFIFONUM;
input  [0:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [0:0] m_axi_gmem2_BID;
input  [0:0] m_axi_gmem2_BUSER;
output  [5:0] local_C_address0;
output   local_C_ce0;
input  [31:0] local_C_q0;
output  [5:0] local_C_1_address0;
output   local_C_1_ce0;
input  [31:0] local_C_1_q0;
output  [5:0] local_C_2_address0;
output   local_C_2_ce0;
input  [31:0] local_C_2_q0;
output  [5:0] local_C_3_address0;
output   local_C_3_ce0;
input  [31:0] local_C_3_q0;
output  [5:0] local_C_4_address0;
output   local_C_4_ce0;
input  [31:0] local_C_4_q0;
output  [5:0] local_C_5_address0;
output   local_C_5_ce0;
input  [31:0] local_C_5_q0;
output  [5:0] local_C_6_address0;
output   local_C_6_ce0;
input  [31:0] local_C_6_q0;
output  [5:0] local_C_7_address0;
output   local_C_7_ce0;
input  [31:0] local_C_7_q0;
output  [5:0] local_C_8_address0;
output   local_C_8_ce0;
input  [31:0] local_C_8_q0;
output  [5:0] local_C_9_address0;
output   local_C_9_ce0;
input  [31:0] local_C_9_q0;
output  [5:0] local_C_10_address0;
output   local_C_10_ce0;
input  [31:0] local_C_10_q0;
output  [5:0] local_C_11_address0;
output   local_C_11_ce0;
input  [31:0] local_C_11_q0;
output  [5:0] local_C_12_address0;
output   local_C_12_ce0;
input  [31:0] local_C_12_q0;
output  [5:0] local_C_13_address0;
output   local_C_13_ce0;
input  [31:0] local_C_13_q0;
output  [5:0] local_C_14_address0;
output   local_C_14_ce0;
input  [31:0] local_C_14_q0;
output  [5:0] local_C_15_address0;
output   local_C_15_ce0;
input  [31:0] local_C_15_q0;
output  [5:0] local_C_16_address0;
output   local_C_16_ce0;
input  [31:0] local_C_16_q0;
output  [5:0] local_C_17_address0;
output   local_C_17_ce0;
input  [31:0] local_C_17_q0;
output  [5:0] local_C_18_address0;
output   local_C_18_ce0;
input  [31:0] local_C_18_q0;
output  [5:0] local_C_19_address0;
output   local_C_19_ce0;
input  [31:0] local_C_19_q0;
output  [5:0] local_C_20_address0;
output   local_C_20_ce0;
input  [31:0] local_C_20_q0;
output  [5:0] local_C_21_address0;
output   local_C_21_ce0;
input  [31:0] local_C_21_q0;
output  [5:0] local_C_22_address0;
output   local_C_22_ce0;
input  [31:0] local_C_22_q0;
output  [5:0] local_C_23_address0;
output   local_C_23_ce0;
input  [31:0] local_C_23_q0;
output  [5:0] local_C_24_address0;
output   local_C_24_ce0;
input  [31:0] local_C_24_q0;
output  [5:0] local_C_25_address0;
output   local_C_25_ce0;
input  [31:0] local_C_25_q0;
output  [5:0] local_C_26_address0;
output   local_C_26_ce0;
input  [31:0] local_C_26_q0;
output  [5:0] local_C_27_address0;
output   local_C_27_ce0;
input  [31:0] local_C_27_q0;
output  [5:0] local_C_28_address0;
output   local_C_28_ce0;
input  [31:0] local_C_28_q0;
output  [5:0] local_C_29_address0;
output   local_C_29_ce0;
input  [31:0] local_C_29_q0;
output  [5:0] local_C_30_address0;
output   local_C_30_ce0;
input  [31:0] local_C_30_q0;
output  [5:0] local_C_31_address0;
output   local_C_31_ce0;
input  [31:0] local_C_31_q0;
output  [5:0] local_C_32_address0;
output   local_C_32_ce0;
input  [31:0] local_C_32_q0;
output  [5:0] local_C_33_address0;
output   local_C_33_ce0;
input  [31:0] local_C_33_q0;
output  [5:0] local_C_34_address0;
output   local_C_34_ce0;
input  [31:0] local_C_34_q0;
output  [5:0] local_C_35_address0;
output   local_C_35_ce0;
input  [31:0] local_C_35_q0;
output  [5:0] local_C_36_address0;
output   local_C_36_ce0;
input  [31:0] local_C_36_q0;
output  [5:0] local_C_37_address0;
output   local_C_37_ce0;
input  [31:0] local_C_37_q0;
output  [5:0] local_C_38_address0;
output   local_C_38_ce0;
input  [31:0] local_C_38_q0;
output  [5:0] local_C_39_address0;
output   local_C_39_ce0;
input  [31:0] local_C_39_q0;
output  [5:0] local_C_40_address0;
output   local_C_40_ce0;
input  [31:0] local_C_40_q0;
output  [5:0] local_C_41_address0;
output   local_C_41_ce0;
input  [31:0] local_C_41_q0;
output  [5:0] local_C_42_address0;
output   local_C_42_ce0;
input  [31:0] local_C_42_q0;
output  [5:0] local_C_43_address0;
output   local_C_43_ce0;
input  [31:0] local_C_43_q0;
output  [5:0] local_C_44_address0;
output   local_C_44_ce0;
input  [31:0] local_C_44_q0;
output  [5:0] local_C_45_address0;
output   local_C_45_ce0;
input  [31:0] local_C_45_q0;
output  [5:0] local_C_46_address0;
output   local_C_46_ce0;
input  [31:0] local_C_46_q0;
output  [5:0] local_C_47_address0;
output   local_C_47_ce0;
input  [31:0] local_C_47_q0;
output  [5:0] local_C_48_address0;
output   local_C_48_ce0;
input  [31:0] local_C_48_q0;
output  [5:0] local_C_49_address0;
output   local_C_49_ce0;
input  [31:0] local_C_49_q0;
output  [5:0] local_C_50_address0;
output   local_C_50_ce0;
input  [31:0] local_C_50_q0;
output  [5:0] local_C_51_address0;
output   local_C_51_ce0;
input  [31:0] local_C_51_q0;
output  [5:0] local_C_52_address0;
output   local_C_52_ce0;
input  [31:0] local_C_52_q0;
output  [5:0] local_C_53_address0;
output   local_C_53_ce0;
input  [31:0] local_C_53_q0;
output  [5:0] local_C_54_address0;
output   local_C_54_ce0;
input  [31:0] local_C_54_q0;
output  [5:0] local_C_55_address0;
output   local_C_55_ce0;
input  [31:0] local_C_55_q0;
output  [5:0] local_C_56_address0;
output   local_C_56_ce0;
input  [31:0] local_C_56_q0;
output  [5:0] local_C_57_address0;
output   local_C_57_ce0;
input  [31:0] local_C_57_q0;
output  [5:0] local_C_58_address0;
output   local_C_58_ce0;
input  [31:0] local_C_58_q0;
output  [5:0] local_C_59_address0;
output   local_C_59_ce0;
input  [31:0] local_C_59_q0;
output  [5:0] local_C_60_address0;
output   local_C_60_ce0;
input  [31:0] local_C_60_q0;
output  [5:0] local_C_61_address0;
output   local_C_61_ce0;
input  [31:0] local_C_61_q0;
output  [5:0] local_C_62_address0;
output   local_C_62_ce0;
input  [31:0] local_C_62_q0;
output  [5:0] local_C_63_address0;
output   local_C_63_ce0;
input  [31:0] local_C_63_q0;
input  [31:0] zext_ln34_1;
input  [61:0] shl_ln35_mid2;
input  [61:0] trunc_ln35_1;
input  [63:0] C;
output  [6:0] grp_fu_5051_p_din0;
output  [31:0] grp_fu_5051_p_din1;
input  [38:0] grp_fu_5051_p_dout0;
output   grp_fu_5051_p_ce;

reg ap_idle;
reg m_axi_gmem2_AWVALID;
reg m_axi_gmem2_WVALID;
reg m_axi_gmem2_BREADY;
reg local_C_ce0;
reg local_C_1_ce0;
reg local_C_2_ce0;
reg local_C_3_ce0;
reg local_C_4_ce0;
reg local_C_5_ce0;
reg local_C_6_ce0;
reg local_C_7_ce0;
reg local_C_8_ce0;
reg local_C_9_ce0;
reg local_C_10_ce0;
reg local_C_11_ce0;
reg local_C_12_ce0;
reg local_C_13_ce0;
reg local_C_14_ce0;
reg local_C_15_ce0;
reg local_C_16_ce0;
reg local_C_17_ce0;
reg local_C_18_ce0;
reg local_C_19_ce0;
reg local_C_20_ce0;
reg local_C_21_ce0;
reg local_C_22_ce0;
reg local_C_23_ce0;
reg local_C_24_ce0;
reg local_C_25_ce0;
reg local_C_26_ce0;
reg local_C_27_ce0;
reg local_C_28_ce0;
reg local_C_29_ce0;
reg local_C_30_ce0;
reg local_C_31_ce0;
reg local_C_32_ce0;
reg local_C_33_ce0;
reg local_C_34_ce0;
reg local_C_35_ce0;
reg local_C_36_ce0;
reg local_C_37_ce0;
reg local_C_38_ce0;
reg local_C_39_ce0;
reg local_C_40_ce0;
reg local_C_41_ce0;
reg local_C_42_ce0;
reg local_C_43_ce0;
reg local_C_44_ce0;
reg local_C_45_ce0;
reg local_C_46_ce0;
reg local_C_47_ce0;
reg local_C_48_ce0;
reg local_C_49_ce0;
reg local_C_50_ce0;
reg local_C_51_ce0;
reg local_C_52_ce0;
reg local_C_53_ce0;
reg local_C_54_ce0;
reg local_C_55_ce0;
reg local_C_56_ce0;
reg local_C_57_ce0;
reg local_C_58_ce0;
reg local_C_59_ce0;
reg local_C_60_ce0;
reg local_C_61_ce0;
reg local_C_62_ce0;
reg local_C_63_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] or_ln75_reg_1525;
reg   [0:0] or_ln75_reg_1525_pp0_iter3_reg;
reg    ap_block_state5_io;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
reg   [0:0] icmp_ln76_1_reg_1540;
reg   [0:0] icmp_ln76_1_reg_1540_pp0_iter9_reg;
reg    ap_block_state11_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln75_fu_1137_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem2_blk_n_B;
wire    ap_block_pp0_stage0;
reg    gmem2_blk_n_W;
reg    gmem2_blk_n_AW;
reg    ap_block_pp0_stage0_11001;
wire   [38:0] zext_ln34_1_cast_fu_1115_p1;
reg   [38:0] zext_ln34_1_cast_reg_1516;
reg   [0:0] icmp_ln75_reg_1521;
wire   [0:0] or_ln75_fu_1161_p2;
reg   [0:0] or_ln75_reg_1525_pp0_iter1_reg;
reg   [0:0] or_ln75_reg_1525_pp0_iter2_reg;
wire   [6:0] select_ln75_fu_1167_p3;
reg   [6:0] select_ln75_reg_1529;
reg   [6:0] select_ln75_reg_1529_pp0_iter1_reg;
reg   [6:0] select_ln75_reg_1529_pp0_iter2_reg;
reg   [6:0] select_ln75_reg_1529_pp0_iter3_reg;
wire   [6:0] select_ln75_1_fu_1181_p3;
reg   [6:0] select_ln75_1_reg_1534;
reg   [6:0] select_ln75_1_reg_1534_pp0_iter1_reg;
reg   [6:0] select_ln75_1_reg_1534_pp0_iter2_reg;
wire   [0:0] icmp_ln76_1_fu_1195_p2;
reg   [0:0] icmp_ln76_1_reg_1540_pp0_iter1_reg;
reg   [0:0] icmp_ln76_1_reg_1540_pp0_iter2_reg;
reg   [0:0] icmp_ln76_1_reg_1540_pp0_iter3_reg;
reg   [0:0] icmp_ln76_1_reg_1540_pp0_iter4_reg;
reg   [0:0] icmp_ln76_1_reg_1540_pp0_iter5_reg;
reg   [0:0] icmp_ln76_1_reg_1540_pp0_iter6_reg;
reg   [0:0] icmp_ln76_1_reg_1540_pp0_iter7_reg;
reg   [0:0] icmp_ln76_1_reg_1540_pp0_iter8_reg;
wire   [38:0] zext_ln75_1_fu_1216_p1;
reg   [38:0] mul_ln75_reg_1549;
reg   [61:0] sext_ln76_mid2_v_reg_1554;
wire   [31:0] tmp_1_fu_1337_p66;
reg   [31:0] tmp_1_reg_1879;
reg   [0:0] ap_phi_mux_first_iter_2_phi_fu_1107_p4;
wire    ap_loop_init;
wire   [63:0] zext_ln75_fu_1224_p1;
wire  signed [63:0] sext_ln75_fu_1327_p1;
reg    ap_block_pp0_stage0_01001;
reg   [6:0] jj_fu_216;
wire   [6:0] add_ln76_fu_1189_p2;
reg   [6:0] ap_sig_allocacmp_jj_load;
reg   [6:0] ii_fu_220;
reg   [6:0] ap_sig_allocacmp_ii_load;
reg   [12:0] indvar_flatten249_fu_224;
wire   [12:0] add_ln75_fu_1143_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten249_load;
wire   [0:0] icmp_ln76_fu_1155_p2;
wire   [6:0] add_ln75_4_fu_1175_p2;
wire   [61:0] zext_ln75_2_fu_1291_p1;
wire   [61:0] add_ln75_1_fu_1294_p2;
wire   [61:0] add_ln75_2_fu_1299_p2;
wire   [63:0] sext_ln76_mid2_v_v_v_v_fu_1304_p3;
wire   [63:0] add_ln75_3_fu_1312_p2;
reg    grp_fu_1219_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1017;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_done_reg = 1'b0;
end

matrix_mul_mux_647_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mux_647_32_1_1_U470(
    .din0(local_C_q0),
    .din1(local_C_1_q0),
    .din2(local_C_2_q0),
    .din3(local_C_3_q0),
    .din4(local_C_4_q0),
    .din5(local_C_5_q0),
    .din6(local_C_6_q0),
    .din7(local_C_7_q0),
    .din8(local_C_8_q0),
    .din9(local_C_9_q0),
    .din10(local_C_10_q0),
    .din11(local_C_11_q0),
    .din12(local_C_12_q0),
    .din13(local_C_13_q0),
    .din14(local_C_14_q0),
    .din15(local_C_15_q0),
    .din16(local_C_16_q0),
    .din17(local_C_17_q0),
    .din18(local_C_18_q0),
    .din19(local_C_19_q0),
    .din20(local_C_20_q0),
    .din21(local_C_21_q0),
    .din22(local_C_22_q0),
    .din23(local_C_23_q0),
    .din24(local_C_24_q0),
    .din25(local_C_25_q0),
    .din26(local_C_26_q0),
    .din27(local_C_27_q0),
    .din28(local_C_28_q0),
    .din29(local_C_29_q0),
    .din30(local_C_30_q0),
    .din31(local_C_31_q0),
    .din32(local_C_32_q0),
    .din33(local_C_33_q0),
    .din34(local_C_34_q0),
    .din35(local_C_35_q0),
    .din36(local_C_36_q0),
    .din37(local_C_37_q0),
    .din38(local_C_38_q0),
    .din39(local_C_39_q0),
    .din40(local_C_40_q0),
    .din41(local_C_41_q0),
    .din42(local_C_42_q0),
    .din43(local_C_43_q0),
    .din44(local_C_44_q0),
    .din45(local_C_45_q0),
    .din46(local_C_46_q0),
    .din47(local_C_47_q0),
    .din48(local_C_48_q0),
    .din49(local_C_49_q0),
    .din50(local_C_50_q0),
    .din51(local_C_51_q0),
    .din52(local_C_52_q0),
    .din53(local_C_53_q0),
    .din54(local_C_54_q0),
    .din55(local_C_55_q0),
    .din56(local_C_56_q0),
    .din57(local_C_57_q0),
    .din58(local_C_58_q0),
    .din59(local_C_59_q0),
    .din60(local_C_60_q0),
    .din61(local_C_61_q0),
    .din62(local_C_62_q0),
    .din63(local_C_63_q0),
    .din64(select_ln75_reg_1529_pp0_iter3_reg),
    .dout(tmp_1_fu_1337_p66)
);

matrix_mul_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln75_fu_1137_p2 == 1'd0))) begin
            ii_fu_220 <= select_ln75_1_fu_1181_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            ii_fu_220 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln75_fu_1137_p2 == 1'd0))) begin
            indvar_flatten249_fu_224 <= add_ln75_fu_1143_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten249_fu_224 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln75_fu_1137_p2 == 1'd0))) begin
            jj_fu_216 <= add_ln76_fu_1189_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            jj_fu_216 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln75_reg_1521 <= icmp_ln75_fu_1137_p2;
        icmp_ln76_1_reg_1540_pp0_iter1_reg <= icmp_ln76_1_reg_1540;
        or_ln75_reg_1525_pp0_iter1_reg <= or_ln75_reg_1525;
        select_ln75_1_reg_1534_pp0_iter1_reg <= select_ln75_1_reg_1534;
        select_ln75_reg_1529_pp0_iter1_reg <= select_ln75_reg_1529;
        zext_ln34_1_cast_reg_1516[31 : 0] <= zext_ln34_1_cast_fu_1115_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln76_1_reg_1540_pp0_iter2_reg <= icmp_ln76_1_reg_1540_pp0_iter1_reg;
        icmp_ln76_1_reg_1540_pp0_iter3_reg <= icmp_ln76_1_reg_1540_pp0_iter2_reg;
        icmp_ln76_1_reg_1540_pp0_iter4_reg <= icmp_ln76_1_reg_1540_pp0_iter3_reg;
        icmp_ln76_1_reg_1540_pp0_iter5_reg <= icmp_ln76_1_reg_1540_pp0_iter4_reg;
        icmp_ln76_1_reg_1540_pp0_iter6_reg <= icmp_ln76_1_reg_1540_pp0_iter5_reg;
        icmp_ln76_1_reg_1540_pp0_iter7_reg <= icmp_ln76_1_reg_1540_pp0_iter6_reg;
        icmp_ln76_1_reg_1540_pp0_iter8_reg <= icmp_ln76_1_reg_1540_pp0_iter7_reg;
        icmp_ln76_1_reg_1540_pp0_iter9_reg <= icmp_ln76_1_reg_1540_pp0_iter8_reg;
        mul_ln75_reg_1549 <= grp_fu_5051_p_dout0;
        or_ln75_reg_1525_pp0_iter2_reg <= or_ln75_reg_1525_pp0_iter1_reg;
        or_ln75_reg_1525_pp0_iter3_reg <= or_ln75_reg_1525_pp0_iter2_reg;
        select_ln75_1_reg_1534_pp0_iter2_reg <= select_ln75_1_reg_1534_pp0_iter1_reg;
        select_ln75_reg_1529_pp0_iter2_reg <= select_ln75_reg_1529_pp0_iter1_reg;
        select_ln75_reg_1529_pp0_iter3_reg <= select_ln75_reg_1529_pp0_iter2_reg;
        sext_ln76_mid2_v_reg_1554 <= {{add_ln75_3_fu_1312_p2[63:2]}};
        tmp_1_reg_1879 <= tmp_1_fu_1337_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln75_fu_1137_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln76_1_reg_1540 <= icmp_ln76_1_fu_1195_p2;
        or_ln75_reg_1525 <= or_ln75_fu_1161_p2;
        select_ln75_1_reg_1534 <= select_ln75_1_fu_1181_p3;
        select_ln75_reg_1529 <= select_ln75_fu_1167_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln75_fu_1137_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1017)) begin
            ap_phi_mux_first_iter_2_phi_fu_1107_p4 = 1'd0;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_first_iter_2_phi_fu_1107_p4 = 1'd1;
        end else begin
            ap_phi_mux_first_iter_2_phi_fu_1107_p4 = 1'd0;
        end
    end else begin
        ap_phi_mux_first_iter_2_phi_fu_1107_p4 = 1'd0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_ii_load = 7'd0;
    end else begin
        ap_sig_allocacmp_ii_load = ii_fu_220;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten249_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten249_load = indvar_flatten249_fu_224;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_jj_load = 7'd0;
    end else begin
        ap_sig_allocacmp_jj_load = jj_fu_216;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln75_reg_1525_pp0_iter3_reg == 1'd1))) begin
        gmem2_blk_n_AW = m_axi_gmem2_AWREADY;
    end else begin
        gmem2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln76_1_reg_1540_pp0_iter9_reg == 1'd1))) begin
        gmem2_blk_n_B = m_axi_gmem2_BVALID;
    end else begin
        gmem2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        gmem2_blk_n_W = m_axi_gmem2_WREADY;
    end else begin
        gmem2_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1219_ce = 1'b1;
    end else begin
        grp_fu_1219_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_10_ce0 = 1'b1;
    end else begin
        local_C_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_11_ce0 = 1'b1;
    end else begin
        local_C_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_12_ce0 = 1'b1;
    end else begin
        local_C_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_13_ce0 = 1'b1;
    end else begin
        local_C_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_14_ce0 = 1'b1;
    end else begin
        local_C_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_15_ce0 = 1'b1;
    end else begin
        local_C_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_16_ce0 = 1'b1;
    end else begin
        local_C_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_17_ce0 = 1'b1;
    end else begin
        local_C_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_18_ce0 = 1'b1;
    end else begin
        local_C_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_19_ce0 = 1'b1;
    end else begin
        local_C_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_1_ce0 = 1'b1;
    end else begin
        local_C_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_20_ce0 = 1'b1;
    end else begin
        local_C_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_21_ce0 = 1'b1;
    end else begin
        local_C_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_22_ce0 = 1'b1;
    end else begin
        local_C_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_23_ce0 = 1'b1;
    end else begin
        local_C_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_24_ce0 = 1'b1;
    end else begin
        local_C_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_25_ce0 = 1'b1;
    end else begin
        local_C_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_26_ce0 = 1'b1;
    end else begin
        local_C_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_27_ce0 = 1'b1;
    end else begin
        local_C_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_28_ce0 = 1'b1;
    end else begin
        local_C_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_29_ce0 = 1'b1;
    end else begin
        local_C_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_2_ce0 = 1'b1;
    end else begin
        local_C_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_30_ce0 = 1'b1;
    end else begin
        local_C_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_31_ce0 = 1'b1;
    end else begin
        local_C_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_32_ce0 = 1'b1;
    end else begin
        local_C_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_33_ce0 = 1'b1;
    end else begin
        local_C_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_34_ce0 = 1'b1;
    end else begin
        local_C_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_35_ce0 = 1'b1;
    end else begin
        local_C_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_36_ce0 = 1'b1;
    end else begin
        local_C_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_37_ce0 = 1'b1;
    end else begin
        local_C_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_38_ce0 = 1'b1;
    end else begin
        local_C_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_39_ce0 = 1'b1;
    end else begin
        local_C_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_3_ce0 = 1'b1;
    end else begin
        local_C_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_40_ce0 = 1'b1;
    end else begin
        local_C_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_41_ce0 = 1'b1;
    end else begin
        local_C_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_42_ce0 = 1'b1;
    end else begin
        local_C_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_43_ce0 = 1'b1;
    end else begin
        local_C_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_44_ce0 = 1'b1;
    end else begin
        local_C_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_45_ce0 = 1'b1;
    end else begin
        local_C_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_46_ce0 = 1'b1;
    end else begin
        local_C_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_47_ce0 = 1'b1;
    end else begin
        local_C_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_48_ce0 = 1'b1;
    end else begin
        local_C_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_49_ce0 = 1'b1;
    end else begin
        local_C_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_4_ce0 = 1'b1;
    end else begin
        local_C_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_50_ce0 = 1'b1;
    end else begin
        local_C_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_51_ce0 = 1'b1;
    end else begin
        local_C_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_52_ce0 = 1'b1;
    end else begin
        local_C_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_53_ce0 = 1'b1;
    end else begin
        local_C_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_54_ce0 = 1'b1;
    end else begin
        local_C_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_55_ce0 = 1'b1;
    end else begin
        local_C_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_56_ce0 = 1'b1;
    end else begin
        local_C_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_57_ce0 = 1'b1;
    end else begin
        local_C_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_58_ce0 = 1'b1;
    end else begin
        local_C_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_59_ce0 = 1'b1;
    end else begin
        local_C_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_5_ce0 = 1'b1;
    end else begin
        local_C_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_60_ce0 = 1'b1;
    end else begin
        local_C_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_61_ce0 = 1'b1;
    end else begin
        local_C_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_62_ce0 = 1'b1;
    end else begin
        local_C_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_63_ce0 = 1'b1;
    end else begin
        local_C_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_6_ce0 = 1'b1;
    end else begin
        local_C_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_7_ce0 = 1'b1;
    end else begin
        local_C_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_8_ce0 = 1'b1;
    end else begin
        local_C_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_9_ce0 = 1'b1;
    end else begin
        local_C_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_ce0 = 1'b1;
    end else begin
        local_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln75_reg_1525_pp0_iter3_reg == 1'd1))) begin
        m_axi_gmem2_AWVALID = 1'b1;
    end else begin
        m_axi_gmem2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_1_reg_1540_pp0_iter9_reg == 1'd1))) begin
        m_axi_gmem2_BREADY = 1'b1;
    end else begin
        m_axi_gmem2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem2_WVALID = 1'b1;
    end else begin
        m_axi_gmem2_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln75_1_fu_1294_p2 = (shl_ln35_mid2 + zext_ln75_2_fu_1291_p1);

assign add_ln75_2_fu_1299_p2 = (add_ln75_1_fu_1294_p2 + trunc_ln35_1);

assign add_ln75_3_fu_1312_p2 = (sext_ln76_mid2_v_v_v_v_fu_1304_p3 + C);

assign add_ln75_4_fu_1175_p2 = (ap_sig_allocacmp_ii_load + 7'd1);

assign add_ln75_fu_1143_p2 = (ap_sig_allocacmp_indvar_flatten249_load + 13'd1);

assign add_ln76_fu_1189_p2 = (select_ln75_fu_1167_p3 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln76_1_reg_1540_pp0_iter9_reg == 1'd1) & (m_axi_gmem2_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln76_1_reg_1540_pp0_iter9_reg == 1'd1) & (m_axi_gmem2_BVALID == 1'b0)) | ((m_axi_gmem2_WREADY == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln76_1_reg_1540_pp0_iter9_reg == 1'd1) & (m_axi_gmem2_BVALID == 1'b0)) | ((m_axi_gmem2_WREADY == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10 = ((icmp_ln76_1_reg_1540_pp0_iter9_reg == 1'd1) & (m_axi_gmem2_BVALID == 1'b0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((m_axi_gmem2_AWREADY == 1'b0) & (or_ln75_reg_1525_pp0_iter3_reg == 1'd1));
end

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1017 = ((icmp_ln75_reg_1521 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_5051_p_ce = grp_fu_1219_ce;

assign grp_fu_5051_p_din0 = zext_ln75_1_fu_1216_p1;

assign grp_fu_5051_p_din1 = zext_ln34_1_cast_reg_1516;

assign icmp_ln75_fu_1137_p2 = ((ap_sig_allocacmp_indvar_flatten249_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln76_1_fu_1195_p2 = ((add_ln76_fu_1189_p2 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_1155_p2 = ((ap_sig_allocacmp_jj_load == 7'd64) ? 1'b1 : 1'b0);

assign local_C_10_address0 = zext_ln75_fu_1224_p1;

assign local_C_11_address0 = zext_ln75_fu_1224_p1;

assign local_C_12_address0 = zext_ln75_fu_1224_p1;

assign local_C_13_address0 = zext_ln75_fu_1224_p1;

assign local_C_14_address0 = zext_ln75_fu_1224_p1;

assign local_C_15_address0 = zext_ln75_fu_1224_p1;

assign local_C_16_address0 = zext_ln75_fu_1224_p1;

assign local_C_17_address0 = zext_ln75_fu_1224_p1;

assign local_C_18_address0 = zext_ln75_fu_1224_p1;

assign local_C_19_address0 = zext_ln75_fu_1224_p1;

assign local_C_1_address0 = zext_ln75_fu_1224_p1;

assign local_C_20_address0 = zext_ln75_fu_1224_p1;

assign local_C_21_address0 = zext_ln75_fu_1224_p1;

assign local_C_22_address0 = zext_ln75_fu_1224_p1;

assign local_C_23_address0 = zext_ln75_fu_1224_p1;

assign local_C_24_address0 = zext_ln75_fu_1224_p1;

assign local_C_25_address0 = zext_ln75_fu_1224_p1;

assign local_C_26_address0 = zext_ln75_fu_1224_p1;

assign local_C_27_address0 = zext_ln75_fu_1224_p1;

assign local_C_28_address0 = zext_ln75_fu_1224_p1;

assign local_C_29_address0 = zext_ln75_fu_1224_p1;

assign local_C_2_address0 = zext_ln75_fu_1224_p1;

assign local_C_30_address0 = zext_ln75_fu_1224_p1;

assign local_C_31_address0 = zext_ln75_fu_1224_p1;

assign local_C_32_address0 = zext_ln75_fu_1224_p1;

assign local_C_33_address0 = zext_ln75_fu_1224_p1;

assign local_C_34_address0 = zext_ln75_fu_1224_p1;

assign local_C_35_address0 = zext_ln75_fu_1224_p1;

assign local_C_36_address0 = zext_ln75_fu_1224_p1;

assign local_C_37_address0 = zext_ln75_fu_1224_p1;

assign local_C_38_address0 = zext_ln75_fu_1224_p1;

assign local_C_39_address0 = zext_ln75_fu_1224_p1;

assign local_C_3_address0 = zext_ln75_fu_1224_p1;

assign local_C_40_address0 = zext_ln75_fu_1224_p1;

assign local_C_41_address0 = zext_ln75_fu_1224_p1;

assign local_C_42_address0 = zext_ln75_fu_1224_p1;

assign local_C_43_address0 = zext_ln75_fu_1224_p1;

assign local_C_44_address0 = zext_ln75_fu_1224_p1;

assign local_C_45_address0 = zext_ln75_fu_1224_p1;

assign local_C_46_address0 = zext_ln75_fu_1224_p1;

assign local_C_47_address0 = zext_ln75_fu_1224_p1;

assign local_C_48_address0 = zext_ln75_fu_1224_p1;

assign local_C_49_address0 = zext_ln75_fu_1224_p1;

assign local_C_4_address0 = zext_ln75_fu_1224_p1;

assign local_C_50_address0 = zext_ln75_fu_1224_p1;

assign local_C_51_address0 = zext_ln75_fu_1224_p1;

assign local_C_52_address0 = zext_ln75_fu_1224_p1;

assign local_C_53_address0 = zext_ln75_fu_1224_p1;

assign local_C_54_address0 = zext_ln75_fu_1224_p1;

assign local_C_55_address0 = zext_ln75_fu_1224_p1;

assign local_C_56_address0 = zext_ln75_fu_1224_p1;

assign local_C_57_address0 = zext_ln75_fu_1224_p1;

assign local_C_58_address0 = zext_ln75_fu_1224_p1;

assign local_C_59_address0 = zext_ln75_fu_1224_p1;

assign local_C_5_address0 = zext_ln75_fu_1224_p1;

assign local_C_60_address0 = zext_ln75_fu_1224_p1;

assign local_C_61_address0 = zext_ln75_fu_1224_p1;

assign local_C_62_address0 = zext_ln75_fu_1224_p1;

assign local_C_63_address0 = zext_ln75_fu_1224_p1;

assign local_C_6_address0 = zext_ln75_fu_1224_p1;

assign local_C_7_address0 = zext_ln75_fu_1224_p1;

assign local_C_8_address0 = zext_ln75_fu_1224_p1;

assign local_C_9_address0 = zext_ln75_fu_1224_p1;

assign local_C_address0 = zext_ln75_fu_1224_p1;

assign m_axi_gmem2_ARADDR = 64'd0;

assign m_axi_gmem2_ARBURST = 2'd0;

assign m_axi_gmem2_ARCACHE = 4'd0;

assign m_axi_gmem2_ARID = 1'd0;

assign m_axi_gmem2_ARLEN = 32'd0;

assign m_axi_gmem2_ARLOCK = 2'd0;

assign m_axi_gmem2_ARPROT = 3'd0;

assign m_axi_gmem2_ARQOS = 4'd0;

assign m_axi_gmem2_ARREGION = 4'd0;

assign m_axi_gmem2_ARSIZE = 3'd0;

assign m_axi_gmem2_ARUSER = 1'd0;

assign m_axi_gmem2_ARVALID = 1'b0;

assign m_axi_gmem2_AWADDR = sext_ln75_fu_1327_p1;

assign m_axi_gmem2_AWBURST = 2'd0;

assign m_axi_gmem2_AWCACHE = 4'd0;

assign m_axi_gmem2_AWID = 1'd0;

assign m_axi_gmem2_AWLEN = 32'd64;

assign m_axi_gmem2_AWLOCK = 2'd0;

assign m_axi_gmem2_AWPROT = 3'd0;

assign m_axi_gmem2_AWQOS = 4'd0;

assign m_axi_gmem2_AWREGION = 4'd0;

assign m_axi_gmem2_AWSIZE = 3'd0;

assign m_axi_gmem2_AWUSER = 1'd0;

assign m_axi_gmem2_RREADY = 1'b0;

assign m_axi_gmem2_WDATA = tmp_1_reg_1879;

assign m_axi_gmem2_WID = 1'd0;

assign m_axi_gmem2_WLAST = 1'b0;

assign m_axi_gmem2_WSTRB = 4'd15;

assign m_axi_gmem2_WUSER = 1'd0;

assign or_ln75_fu_1161_p2 = (icmp_ln76_fu_1155_p2 | ap_phi_mux_first_iter_2_phi_fu_1107_p4);

assign select_ln75_1_fu_1181_p3 = ((icmp_ln76_fu_1155_p2[0:0] == 1'b1) ? add_ln75_4_fu_1175_p2 : ap_sig_allocacmp_ii_load);

assign select_ln75_fu_1167_p3 = ((icmp_ln76_fu_1155_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_jj_load);

assign sext_ln75_fu_1327_p1 = $signed(sext_ln76_mid2_v_reg_1554);

assign sext_ln76_mid2_v_v_v_v_fu_1304_p3 = {{add_ln75_2_fu_1299_p2}, {2'd0}};

assign zext_ln34_1_cast_fu_1115_p1 = zext_ln34_1;

assign zext_ln75_1_fu_1216_p1 = select_ln75_1_reg_1534;

assign zext_ln75_2_fu_1291_p1 = mul_ln75_reg_1549;

assign zext_ln75_fu_1224_p1 = select_ln75_1_reg_1534_pp0_iter2_reg;

always @ (posedge ap_clk) begin
    zext_ln34_1_cast_reg_1516[38:32] <= 7'b0000000;
end

endmodule //matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_76_14
