#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x268c0d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x268c260 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2681170 .functor NOT 1, L_0x26ba470, C4<0>, C4<0>, C4<0>;
L_0x26ba200 .functor XOR 1, L_0x26ba0a0, L_0x26ba160, C4<0>, C4<0>;
L_0x26ba360 .functor XOR 1, L_0x26ba200, L_0x26ba2c0, C4<0>, C4<0>;
v0x26b7bc0_0 .net *"_ivl_10", 0 0, L_0x26ba2c0;  1 drivers
v0x26b7cc0_0 .net *"_ivl_12", 0 0, L_0x26ba360;  1 drivers
v0x26b7da0_0 .net *"_ivl_2", 0 0, L_0x26ba000;  1 drivers
v0x26b7e60_0 .net *"_ivl_4", 0 0, L_0x26ba0a0;  1 drivers
v0x26b7f40_0 .net *"_ivl_6", 0 0, L_0x26ba160;  1 drivers
v0x26b8070_0 .net *"_ivl_8", 0 0, L_0x26ba200;  1 drivers
v0x26b8150_0 .net "a", 0 0, v0x26b66d0_0;  1 drivers
v0x26b81f0_0 .net "b", 0 0, v0x26b6770_0;  1 drivers
v0x26b8290_0 .net "c", 0 0, v0x26b6810_0;  1 drivers
v0x26b83c0_0 .var "clk", 0 0;
v0x26b8460_0 .net "d", 0 0, v0x26b6980_0;  1 drivers
v0x26b8500_0 .net "out_dut", 0 0, L_0x26b9ea0;  1 drivers
v0x26b85a0_0 .net "out_ref", 0 0, L_0x26b95a0;  1 drivers
v0x26b8640_0 .var/2u "stats1", 159 0;
v0x26b86e0_0 .var/2u "strobe", 0 0;
v0x26b8780_0 .net "tb_match", 0 0, L_0x26ba470;  1 drivers
v0x26b8840_0 .net "tb_mismatch", 0 0, L_0x2681170;  1 drivers
v0x26b8a10_0 .net "wavedrom_enable", 0 0, v0x26b6a70_0;  1 drivers
v0x26b8ab0_0 .net "wavedrom_title", 511 0, v0x26b6b10_0;  1 drivers
L_0x26ba000 .concat [ 1 0 0 0], L_0x26b95a0;
L_0x26ba0a0 .concat [ 1 0 0 0], L_0x26b95a0;
L_0x26ba160 .concat [ 1 0 0 0], L_0x26b9ea0;
L_0x26ba2c0 .concat [ 1 0 0 0], L_0x26b95a0;
L_0x26ba470 .cmp/eeq 1, L_0x26ba000, L_0x26ba360;
S_0x268c3f0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x268c260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x268cb70 .functor NOT 1, v0x26b6810_0, C4<0>, C4<0>, C4<0>;
L_0x2681a30 .functor NOT 1, v0x26b6770_0, C4<0>, C4<0>, C4<0>;
L_0x26b8cf0 .functor AND 1, L_0x268cb70, L_0x2681a30, C4<1>, C4<1>;
L_0x26b8d90 .functor NOT 1, v0x26b6980_0, C4<0>, C4<0>, C4<0>;
L_0x26b8ec0 .functor NOT 1, v0x26b66d0_0, C4<0>, C4<0>, C4<0>;
L_0x26b8fc0 .functor AND 1, L_0x26b8d90, L_0x26b8ec0, C4<1>, C4<1>;
L_0x26b90a0 .functor OR 1, L_0x26b8cf0, L_0x26b8fc0, C4<0>, C4<0>;
L_0x26b9160 .functor AND 1, v0x26b66d0_0, v0x26b6810_0, C4<1>, C4<1>;
L_0x26b9220 .functor AND 1, L_0x26b9160, v0x26b6980_0, C4<1>, C4<1>;
L_0x26b92e0 .functor OR 1, L_0x26b90a0, L_0x26b9220, C4<0>, C4<0>;
L_0x26b9450 .functor AND 1, v0x26b6770_0, v0x26b6810_0, C4<1>, C4<1>;
L_0x26b94c0 .functor AND 1, L_0x26b9450, v0x26b6980_0, C4<1>, C4<1>;
L_0x26b95a0 .functor OR 1, L_0x26b92e0, L_0x26b94c0, C4<0>, C4<0>;
v0x26813e0_0 .net *"_ivl_0", 0 0, L_0x268cb70;  1 drivers
v0x2681480_0 .net *"_ivl_10", 0 0, L_0x26b8fc0;  1 drivers
v0x26b4ec0_0 .net *"_ivl_12", 0 0, L_0x26b90a0;  1 drivers
v0x26b4f80_0 .net *"_ivl_14", 0 0, L_0x26b9160;  1 drivers
v0x26b5060_0 .net *"_ivl_16", 0 0, L_0x26b9220;  1 drivers
v0x26b5190_0 .net *"_ivl_18", 0 0, L_0x26b92e0;  1 drivers
v0x26b5270_0 .net *"_ivl_2", 0 0, L_0x2681a30;  1 drivers
v0x26b5350_0 .net *"_ivl_20", 0 0, L_0x26b9450;  1 drivers
v0x26b5430_0 .net *"_ivl_22", 0 0, L_0x26b94c0;  1 drivers
v0x26b5510_0 .net *"_ivl_4", 0 0, L_0x26b8cf0;  1 drivers
v0x26b55f0_0 .net *"_ivl_6", 0 0, L_0x26b8d90;  1 drivers
v0x26b56d0_0 .net *"_ivl_8", 0 0, L_0x26b8ec0;  1 drivers
v0x26b57b0_0 .net "a", 0 0, v0x26b66d0_0;  alias, 1 drivers
v0x26b5870_0 .net "b", 0 0, v0x26b6770_0;  alias, 1 drivers
v0x26b5930_0 .net "c", 0 0, v0x26b6810_0;  alias, 1 drivers
v0x26b59f0_0 .net "d", 0 0, v0x26b6980_0;  alias, 1 drivers
v0x26b5ab0_0 .net "out", 0 0, L_0x26b95a0;  alias, 1 drivers
S_0x26b5c10 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x268c260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x26b66d0_0 .var "a", 0 0;
v0x26b6770_0 .var "b", 0 0;
v0x26b6810_0 .var "c", 0 0;
v0x26b68e0_0 .net "clk", 0 0, v0x26b83c0_0;  1 drivers
v0x26b6980_0 .var "d", 0 0;
v0x26b6a70_0 .var "wavedrom_enable", 0 0;
v0x26b6b10_0 .var "wavedrom_title", 511 0;
S_0x26b5eb0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x26b5c10;
 .timescale -12 -12;
v0x26b6110_0 .var/2s "count", 31 0;
E_0x2686f00/0 .event negedge, v0x26b68e0_0;
E_0x2686f00/1 .event posedge, v0x26b68e0_0;
E_0x2686f00 .event/or E_0x2686f00/0, E_0x2686f00/1;
E_0x2687150 .event negedge, v0x26b68e0_0;
E_0x26709f0 .event posedge, v0x26b68e0_0;
S_0x26b6210 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x26b5c10;
 .timescale -12 -12;
v0x26b6410_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26b64f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x26b5c10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26b6c70 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x268c260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x26b9700 .functor AND 1, v0x26b66d0_0, v0x26b6770_0, C4<1>, C4<1>;
L_0x26b9770 .functor AND 1, v0x26b6810_0, v0x26b6980_0, C4<1>, C4<1>;
L_0x26b9800 .functor AND 1, v0x26b66d0_0, v0x26b6810_0, C4<1>, C4<1>;
L_0x26b9980 .functor AND 1, v0x26b6770_0, v0x26b6980_0, C4<1>, C4<1>;
L_0x26b9b30 .functor OR 1, L_0x26b9700, L_0x26b9770, C4<0>, C4<0>;
L_0x26b9c40 .functor OR 1, L_0x26b9800, L_0x26b9980, C4<0>, C4<0>;
L_0x26b9d90 .functor OR 1, L_0x26b9b30, L_0x26b9c40, C4<0>, C4<0>;
L_0x26b9ea0 .functor AND 1, L_0x26b9d90, C4<1>, C4<1>, C4<1>;
v0x26b6f60_0 .net "a", 0 0, v0x26b66d0_0;  alias, 1 drivers
v0x26b7050_0 .net "b", 0 0, v0x26b6770_0;  alias, 1 drivers
v0x26b7160_0 .net "c", 0 0, v0x26b6810_0;  alias, 1 drivers
v0x26b7250_0 .net "d", 0 0, v0x26b6980_0;  alias, 1 drivers
v0x26b7340_0 .net "out", 0 0, L_0x26b9ea0;  alias, 1 drivers
v0x26b7430_0 .net "w1", 0 0, L_0x26b9700;  1 drivers
v0x26b74d0_0 .net "w2", 0 0, L_0x26b9770;  1 drivers
v0x26b7590_0 .net "w3", 0 0, L_0x26b9800;  1 drivers
v0x26b7650_0 .net "w4", 0 0, L_0x26b9980;  1 drivers
v0x26b7710_0 .net "w5", 0 0, L_0x26b9b30;  1 drivers
v0x26b77d0_0 .net "w6", 0 0, L_0x26b9c40;  1 drivers
v0x26b7890_0 .net "w7", 0 0, L_0x26b9d90;  1 drivers
S_0x26b79f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x268c260;
 .timescale -12 -12;
E_0x2686ca0 .event anyedge, v0x26b86e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26b86e0_0;
    %nor/r;
    %assign/vec4 v0x26b86e0_0, 0;
    %wait E_0x2686ca0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26b5c10;
T_3 ;
    %fork t_1, S_0x26b5eb0;
    %jmp t_0;
    .scope S_0x26b5eb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26b6110_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26b6980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26b6810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26b6770_0, 0;
    %assign/vec4 v0x26b66d0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26709f0;
    %load/vec4 v0x26b6110_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x26b6110_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26b6980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26b6810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26b6770_0, 0;
    %assign/vec4 v0x26b66d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2687150;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26b64f0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2686f00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x26b66d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26b6770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26b6810_0, 0;
    %assign/vec4 v0x26b6980_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x26b5c10;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x268c260;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26b83c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26b86e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x268c260;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x26b83c0_0;
    %inv;
    %store/vec4 v0x26b83c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x268c260;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26b68e0_0, v0x26b8840_0, v0x26b8150_0, v0x26b81f0_0, v0x26b8290_0, v0x26b8460_0, v0x26b85a0_0, v0x26b8500_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x268c260;
T_7 ;
    %load/vec4 v0x26b8640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x26b8640_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26b8640_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x26b8640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26b8640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26b8640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26b8640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x268c260;
T_8 ;
    %wait E_0x2686f00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26b8640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26b8640_0, 4, 32;
    %load/vec4 v0x26b8780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x26b8640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26b8640_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26b8640_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26b8640_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x26b85a0_0;
    %load/vec4 v0x26b85a0_0;
    %load/vec4 v0x26b8500_0;
    %xor;
    %load/vec4 v0x26b85a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x26b8640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26b8640_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x26b8640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26b8640_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/kmap2/iter0/response1/top_module.sv";
