<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\impl\gwsynthesis\ddr3_1v4_hs.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\src\ddr3_1v4_hs.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\src\ddr3_1v4_hs.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 11 20:19:41 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>13147</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>17301</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>72</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>124</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk100</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk50m </td>
</tr>
<tr>
<td>clk_x1</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>mem400</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>memory_clk </td>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>tck_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk100</td>
<td>100.000(MHz)</td>
<td>315.060(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_x1</td>
<td>50.000(MHz)</td>
<td>103.398(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>mem400</td>
<td>400.000(MHz)</td>
<td style="color: #FF0000;" class = "error">162.873(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>57.415(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk100</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk100</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem400</td>
<td>Setup</td>
<td>-57.818</td>
<td>22</td>
</tr>
<tr>
<td>mem400</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.640</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s0/RESET</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>5.842</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.640</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0/RESET</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>5.842</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.640</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s0/RESET</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>5.842</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.640</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/RESET</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>5.842</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.632</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s0/RESET</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>5.834</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.632</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s0/RESET</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>5.834</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.632</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0/RESET</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>5.834</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.632</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s0/RESET</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>5.834</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.632</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/RESET</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>5.834</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.628</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/RESET</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>5.830</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.092</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>2.343</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.046</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1/Q</td>
<td>u_ao_top/trigger_seq_start_s1/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>2.297</td>
</tr>
<tr>
<td>13</td>
<td>0.000</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>2.251</td>
</tr>
<tr>
<td>14</td>
<td>0.180</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>u_ao_top/capture_start_sel_s1/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>2.071</td>
</tr>
<tr>
<td>15</td>
<td>0.387</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>1.864</td>
</tr>
<tr>
<td>16</td>
<td>0.404</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s0/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>1.847</td>
</tr>
<tr>
<td>17</td>
<td>0.404</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>1.847</td>
</tr>
<tr>
<td>18</td>
<td>0.404</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s0/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>1.847</td>
</tr>
<tr>
<td>19</td>
<td>0.404</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>1.847</td>
</tr>
<tr>
<td>20</td>
<td>0.506</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s0/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>1.745</td>
</tr>
<tr>
<td>21</td>
<td>0.506</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s0/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>1.745</td>
</tr>
<tr>
<td>22</td>
<td>0.506</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>1.745</td>
</tr>
<tr>
<td>23</td>
<td>0.506</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s0/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>1.745</td>
</tr>
<tr>
<td>24</td>
<td>0.506</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CE</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>1.745</td>
</tr>
<tr>
<td>25</td>
<td>0.517</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CEA</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>1.908</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.022</td>
<td>u_ao_top/data_i_reg_0_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[0]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.237</td>
</tr>
<tr>
<td>2</td>
<td>0.023</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_13_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[17]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.237</td>
</tr>
<tr>
<td>3</td>
<td>0.038</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_25_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[29]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.243</td>
</tr>
<tr>
<td>4</td>
<td>0.109</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_14_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[18]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.318</td>
</tr>
<tr>
<td>5</td>
<td>0.109</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[13]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.318</td>
</tr>
<tr>
<td>6</td>
<td>0.113</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_29_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[33]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.318</td>
</tr>
<tr>
<td>7</td>
<td>0.113</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_24_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[28]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.318</td>
</tr>
<tr>
<td>8</td>
<td>0.113</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_5_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[9]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.318</td>
</tr>
<tr>
<td>9</td>
<td>0.113</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[6]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.318</td>
</tr>
<tr>
<td>10</td>
<td>0.123</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_4_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[8]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.333</td>
</tr>
<tr>
<td>11</td>
<td>0.123</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_3_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[7]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.333</td>
</tr>
<tr>
<td>12</td>
<td>0.132</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_30_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[34]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.333</td>
</tr>
<tr>
<td>13</td>
<td>0.132</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_27_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[31]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.333</td>
</tr>
<tr>
<td>14</td>
<td>0.164</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_12_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[16]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.373</td>
</tr>
<tr>
<td>15</td>
<td>0.164</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_8_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[12]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.373</td>
</tr>
<tr>
<td>16</td>
<td>0.168</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_1_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[5]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.373</td>
</tr>
<tr>
<td>17</td>
<td>0.173</td>
<td>u_ao_top/data_i_reg_1_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.388</td>
</tr>
<tr>
<td>18</td>
<td>0.183</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_19_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[23]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.416</td>
</tr>
<tr>
<td>19</td>
<td>0.191</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_6_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[10]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.415</td>
</tr>
<tr>
<td>20</td>
<td>0.195</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_26_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[30]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.415</td>
</tr>
<tr>
<td>21</td>
<td>0.206</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_11_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[15]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.427</td>
</tr>
<tr>
<td>22</td>
<td>0.206</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_10_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[14]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.427</td>
</tr>
<tr>
<td>23</td>
<td>0.232</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/ADA[6]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.324</td>
</tr>
<tr>
<td>24</td>
<td>0.233</td>
<td>u_ao_top/address_counter_5_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADB[9]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.321</td>
</tr>
<tr>
<td>25</td>
<td>0.236</td>
<td>u_ao_top/address_counter_4_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADB[8]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.324</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.742</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>1.250</td>
<td>0.355</td>
<td>3.182</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.734</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>1.250</td>
<td>0.355</td>
<td>3.174</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.727</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>1.250</td>
<td>0.355</td>
<td>3.167</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.719</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>1.250</td>
<td>0.355</td>
<td>3.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.409</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>1.250</td>
<td>0.355</td>
<td>3.139</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.409</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>1.250</td>
<td>0.355</td>
<td>3.139</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.407</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>1.250</td>
<td>0.355</td>
<td>3.137</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.405</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>1.250</td>
<td>0.355</td>
<td>3.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.405</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>1.250</td>
<td>0.355</td>
<td>3.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.403</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>1.250</td>
<td>0.355</td>
<td>3.133</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.403</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>1.250</td>
<td>0.355</td>
<td>3.133</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.383</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>1.250</td>
<td>0.355</td>
<td>3.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.383</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>1.250</td>
<td>0.355</td>
<td>3.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.150</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.012</td>
<td>3.182</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.143</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.012</td>
<td>3.174</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.135</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.012</td>
<td>3.167</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.128</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.012</td>
<td>3.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.818</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.012</td>
<td>3.139</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.818</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.012</td>
<td>3.139</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.816</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.012</td>
<td>3.137</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.814</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.012</td>
<td>3.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.814</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.012</td>
<td>3.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.811</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.012</td>
<td>3.133</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.811</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.012</td>
<td>3.133</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.792</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.012</td>
<td>3.113</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.060</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>-0.314</td>
<td>1.542</td>
</tr>
<tr>
<td>2</td>
<td>1.087</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>-0.314</td>
<td>1.569</td>
</tr>
<tr>
<td>3</td>
<td>1.103</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>-0.314</td>
<td>1.585</td>
</tr>
<tr>
<td>4</td>
<td>1.107</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>-0.314</td>
<td>1.588</td>
</tr>
<tr>
<td>5</td>
<td>1.137</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>-0.238</td>
<td>1.542</td>
</tr>
<tr>
<td>6</td>
<td>1.137</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>-0.238</td>
<td>1.542</td>
</tr>
<tr>
<td>7</td>
<td>1.148</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>-0.238</td>
<td>1.553</td>
</tr>
<tr>
<td>8</td>
<td>1.148</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>-0.238</td>
<td>1.553</td>
</tr>
<tr>
<td>9</td>
<td>1.148</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>-0.238</td>
<td>1.553</td>
</tr>
<tr>
<td>10</td>
<td>1.377</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.542</td>
</tr>
<tr>
<td>11</td>
<td>1.377</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.542</td>
</tr>
<tr>
<td>12</td>
<td>1.377</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.542</td>
</tr>
<tr>
<td>13</td>
<td>1.388</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.553</td>
</tr>
<tr>
<td>14</td>
<td>1.388</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.553</td>
</tr>
<tr>
<td>15</td>
<td>1.405</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.569</td>
</tr>
<tr>
<td>16</td>
<td>1.420</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.585</td>
</tr>
<tr>
<td>17</td>
<td>1.424</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.588</td>
</tr>
<tr>
<td>18</td>
<td>2.067</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>-1.250</td>
<td>-0.559</td>
<td>1.542</td>
</tr>
<tr>
<td>19</td>
<td>2.094</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>-1.250</td>
<td>-0.559</td>
<td>1.569</td>
</tr>
<tr>
<td>20</td>
<td>2.110</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>-1.250</td>
<td>-0.559</td>
<td>1.585</td>
</tr>
<tr>
<td>21</td>
<td>2.114</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>-1.250</td>
<td>-0.559</td>
<td>1.588</td>
</tr>
<tr>
<td>22</td>
<td>2.153</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>-1.250</td>
<td>-0.473</td>
<td>1.542</td>
</tr>
<tr>
<td>23</td>
<td>2.153</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>-1.250</td>
<td>-0.473</td>
<td>1.542</td>
</tr>
<tr>
<td>24</td>
<td>2.164</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>-1.250</td>
<td>-0.473</td>
<td>1.553</td>
</tr>
<tr>
<td>25</td>
<td>2.164</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>clk100:[R]</td>
<td>mem400:[F]</td>
<td>-1.250</td>
<td>-0.473</td>
<td>1.553</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.388</td>
<td>1.250</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>mem400</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>0.388</td>
<td>1.250</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>mem400</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>1.050</td>
<td>1.250</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>mem400</td>
<td>u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.050</td>
<td>1.250</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>mem400</td>
<td>u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.050</td>
<td>1.250</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>mem400</td>
<td>u_ao_top/data_i_reg_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.050</td>
<td>1.250</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>mem400</td>
<td>u_ao_top/data_i_reg_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.050</td>
<td>1.250</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>mem400</td>
<td>u_ao_top/data_i_reg_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.050</td>
<td>1.250</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>mem400</td>
<td>u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.050</td>
<td>1.250</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>mem400</td>
<td>u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.050</td>
<td>1.250</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>mem400</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.479</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/I3</td>
</tr>
<tr>
<td>0.942</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/F</td>
</tr>
<tr>
<td>0.944</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/I3</td>
</tr>
<tr>
<td>1.403</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/F</td>
</tr>
<tr>
<td>1.545</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/n103_s2/I2</td>
</tr>
<tr>
<td>1.776</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n103_s2/F</td>
</tr>
<tr>
<td>5.842</td>
<td>4.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 19.737%; route: 4.383, 75.025%; tC2Q: 0.306, 5.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.479</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/I3</td>
</tr>
<tr>
<td>0.942</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/F</td>
</tr>
<tr>
<td>0.944</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/I3</td>
</tr>
<tr>
<td>1.403</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/F</td>
</tr>
<tr>
<td>1.545</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/n103_s2/I2</td>
</tr>
<tr>
<td>1.776</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n103_s2/F</td>
</tr>
<tr>
<td>5.842</td>
<td>4.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 19.737%; route: 4.383, 75.025%; tC2Q: 0.306, 5.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.479</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/I3</td>
</tr>
<tr>
<td>0.942</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/F</td>
</tr>
<tr>
<td>0.944</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/I3</td>
</tr>
<tr>
<td>1.403</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/F</td>
</tr>
<tr>
<td>1.545</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/n103_s2/I2</td>
</tr>
<tr>
<td>1.776</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n103_s2/F</td>
</tr>
<tr>
<td>5.842</td>
<td>4.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s0/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 19.737%; route: 4.383, 75.025%; tC2Q: 0.306, 5.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.479</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/I3</td>
</tr>
<tr>
<td>0.942</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/F</td>
</tr>
<tr>
<td>0.944</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/I3</td>
</tr>
<tr>
<td>1.403</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/F</td>
</tr>
<tr>
<td>1.545</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/n103_s2/I2</td>
</tr>
<tr>
<td>1.776</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n103_s2/F</td>
</tr>
<tr>
<td>5.842</td>
<td>4.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 19.737%; route: 4.383, 75.025%; tC2Q: 0.306, 5.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.479</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/I3</td>
</tr>
<tr>
<td>0.942</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/F</td>
</tr>
<tr>
<td>0.944</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/I3</td>
</tr>
<tr>
<td>1.403</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/F</td>
</tr>
<tr>
<td>1.545</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/n103_s2/I2</td>
</tr>
<tr>
<td>1.776</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n103_s2/F</td>
</tr>
<tr>
<td>5.834</td>
<td>4.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s0/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 19.763%; route: 4.375, 74.993%; tC2Q: 0.306, 5.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.479</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/I3</td>
</tr>
<tr>
<td>0.942</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/F</td>
</tr>
<tr>
<td>0.944</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/I3</td>
</tr>
<tr>
<td>1.403</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/F</td>
</tr>
<tr>
<td>1.545</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/n103_s2/I2</td>
</tr>
<tr>
<td>1.776</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n103_s2/F</td>
</tr>
<tr>
<td>5.834</td>
<td>4.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 19.763%; route: 4.375, 74.993%; tC2Q: 0.306, 5.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.479</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/I3</td>
</tr>
<tr>
<td>0.942</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/F</td>
</tr>
<tr>
<td>0.944</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/I3</td>
</tr>
<tr>
<td>1.403</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/F</td>
</tr>
<tr>
<td>1.545</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/n103_s2/I2</td>
</tr>
<tr>
<td>1.776</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n103_s2/F</td>
</tr>
<tr>
<td>5.834</td>
<td>4.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 19.763%; route: 4.375, 74.993%; tC2Q: 0.306, 5.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.479</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/I3</td>
</tr>
<tr>
<td>0.942</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/F</td>
</tr>
<tr>
<td>0.944</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/I3</td>
</tr>
<tr>
<td>1.403</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/F</td>
</tr>
<tr>
<td>1.545</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/n103_s2/I2</td>
</tr>
<tr>
<td>1.776</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n103_s2/F</td>
</tr>
<tr>
<td>5.834</td>
<td>4.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 19.763%; route: 4.375, 74.993%; tC2Q: 0.306, 5.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.479</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/I3</td>
</tr>
<tr>
<td>0.942</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/F</td>
</tr>
<tr>
<td>0.944</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/I3</td>
</tr>
<tr>
<td>1.403</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/F</td>
</tr>
<tr>
<td>1.545</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/n103_s2/I2</td>
</tr>
<tr>
<td>1.776</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n103_s2/F</td>
</tr>
<tr>
<td>5.834</td>
<td>4.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 19.763%; route: 4.375, 74.993%; tC2Q: 0.306, 5.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.479</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/I3</td>
</tr>
<tr>
<td>0.942</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/F</td>
</tr>
<tr>
<td>0.944</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/I3</td>
</tr>
<tr>
<td>1.403</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/F</td>
</tr>
<tr>
<td>1.545</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/n103_s2/I2</td>
</tr>
<tr>
<td>1.776</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n103_s2/F</td>
</tr>
<tr>
<td>5.830</td>
<td>4.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 19.778%; route: 4.371, 74.973%; tC2Q: 0.306, 5.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.479</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/I3</td>
</tr>
<tr>
<td>0.942</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/F</td>
</tr>
<tr>
<td>0.944</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/I3</td>
</tr>
<tr>
<td>1.403</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/F</td>
</tr>
<tr>
<td>1.409</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s3/I1</td>
</tr>
<tr>
<td>1.815</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s3/F</td>
</tr>
<tr>
<td>2.343</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.328, 56.679%; route: 0.709, 30.260%; tC2Q: 0.306, 13.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_loop_s1/Q</td>
</tr>
<tr>
<td>0.429</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>u_ao_top/trigger_seq_start_s4/I1</td>
</tr>
<tr>
<td>0.883</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/trigger_seq_start_s4/F</td>
</tr>
<tr>
<td>1.388</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_ao_top/trigger_seq_start_s3/I1</td>
</tr>
<tr>
<td>1.842</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_ao_top/trigger_seq_start_s3/F</td>
</tr>
<tr>
<td>2.297</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/trigger_seq_start_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_ao_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_ao_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.908, 39.530%; route: 1.083, 47.148%; tC2Q: 0.306, 13.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_loop_s1/Q</td>
</tr>
<tr>
<td>0.429</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>u_ao_top/trigger_seq_start_s4/I1</td>
</tr>
<tr>
<td>0.883</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/trigger_seq_start_s4/F</td>
</tr>
<tr>
<td>1.388</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s3/I0</td>
</tr>
<tr>
<td>1.842</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s3/F</td>
</tr>
<tr>
<td>2.251</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.908, 40.338%; route: 1.037, 46.068%; tC2Q: 0.306, 13.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_ao_top/capture_start_sel_s4/I0</td>
</tr>
<tr>
<td>1.432</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_ao_top/capture_start_sel_s4/F</td>
</tr>
<tr>
<td>2.071</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/capture_start_sel_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td>u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[2][A]</td>
<td>u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.454, 21.922%; route: 1.311, 63.303%; tC2Q: 0.306, 14.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_end_init_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.479</td>
<td>0.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/I3</td>
</tr>
<tr>
<td>0.942</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s2/F</td>
</tr>
<tr>
<td>0.944</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[3][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/I3</td>
</tr>
<tr>
<td>1.403</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C4[3][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/capture_length_zero_s0/F</td>
</tr>
<tr>
<td>1.864</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_end_init_s4/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_end_init_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 49.464%; route: 0.636, 34.120%; tC2Q: 0.306, 16.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/n80_s3/I0</td>
</tr>
<tr>
<td>1.432</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n80_s3/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.454, 24.580%; route: 1.087, 58.852%; tC2Q: 0.306, 16.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/n80_s3/I0</td>
</tr>
<tr>
<td>1.432</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n80_s3/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.454, 24.580%; route: 1.087, 58.852%; tC2Q: 0.306, 16.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/n80_s3/I0</td>
</tr>
<tr>
<td>1.432</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n80_s3/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s0/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.454, 24.580%; route: 1.087, 58.852%; tC2Q: 0.306, 16.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/n80_s3/I0</td>
</tr>
<tr>
<td>1.432</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n80_s3/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.454, 24.580%; route: 1.087, 58.852%; tC2Q: 0.306, 16.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/n80_s3/I0</td>
</tr>
<tr>
<td>1.432</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n80_s3/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s0/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.454, 26.017%; route: 0.985, 56.447%; tC2Q: 0.306, 17.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/n80_s3/I0</td>
</tr>
<tr>
<td>1.432</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n80_s3/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.454, 26.017%; route: 0.985, 56.447%; tC2Q: 0.306, 17.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/n80_s3/I0</td>
</tr>
<tr>
<td>1.432</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n80_s3/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.454, 26.017%; route: 0.985, 56.447%; tC2Q: 0.306, 17.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/n80_s3/I0</td>
</tr>
<tr>
<td>1.432</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n80_s3/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.454, 26.017%; route: 0.985, 56.447%; tC2Q: 0.306, 17.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/n80_s3/I0</td>
</tr>
<tr>
<td>1.432</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n80_s3/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.251</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.454, 26.017%; route: 0.985, 56.447%; tC2Q: 0.306, 17.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.306</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.978</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>u_ao_top/u_ao_mem_ctrl/n80_s3/I0</td>
</tr>
<tr>
<td>1.432</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n80_s3/F</td>
</tr>
<tr>
<td>1.908</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>2.425</td>
<td>-0.075</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.454, 23.795%; route: 1.148, 60.168%; tC2Q: 0.306, 16.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/data_i_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>u_ao_top/data_i_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.144</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/data_i_reg_0_s0/Q</td>
</tr>
<tr>
<td>0.237</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.215</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.025</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C87[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_13_s0/CLK</td>
</tr>
<tr>
<td>11.169</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C87[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_13_s0/Q</td>
</tr>
<tr>
<td>11.262</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.034</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C88[0][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_25_s0/CLK</td>
</tr>
<tr>
<td>11.178</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C88[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_25_s0/Q</td>
</tr>
<tr>
<td>11.277</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C87[3][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_14_s0/CLK</td>
</tr>
<tr>
<td>11.174</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C87[3][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_14_s0/Q</td>
</tr>
<tr>
<td>11.348</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.174, 54.717%; tC2Q: 0.144, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C87[0][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_9_s0/CLK</td>
</tr>
<tr>
<td>11.174</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C87[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_9_s0/Q</td>
</tr>
<tr>
<td>11.348</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.174, 54.717%; tC2Q: 0.144, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.034</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C88[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_29_s0/CLK</td>
</tr>
<tr>
<td>11.178</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C88[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_29_s0/Q</td>
</tr>
<tr>
<td>11.352</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[33]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.174, 54.717%; tC2Q: 0.144, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.034</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C88[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_24_s0/CLK</td>
</tr>
<tr>
<td>11.178</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C88[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_24_s0/Q</td>
</tr>
<tr>
<td>11.352</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.174, 54.717%; tC2Q: 0.144, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.034</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C86[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_5_s0/CLK</td>
</tr>
<tr>
<td>11.178</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C86[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_5_s0/Q</td>
</tr>
<tr>
<td>11.352</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.174, 54.717%; tC2Q: 0.144, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.034</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C86[0][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_2_s0/CLK</td>
</tr>
<tr>
<td>11.178</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C86[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_2_s0/Q</td>
</tr>
<tr>
<td>11.352</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.174, 54.717%; tC2Q: 0.144, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.029</td>
<td>1.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[0][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_4_s0/CLK</td>
</tr>
<tr>
<td>11.173</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C88[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_4_s0/Q</td>
</tr>
<tr>
<td>11.362</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.029</td>
<td>1.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_3_s0/CLK</td>
</tr>
<tr>
<td>11.173</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C88[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_3_s0/Q</td>
</tr>
<tr>
<td>11.362</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.029, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C89[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_30_s0/CLK</td>
</tr>
<tr>
<td>11.182</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C89[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_30_s0/Q</td>
</tr>
<tr>
<td>11.371</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[34]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C89[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_27_s0/CLK</td>
</tr>
<tr>
<td>11.182</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C89[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_27_s0/Q</td>
</tr>
<tr>
<td>11.371</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C87[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_12_s0/CLK</td>
</tr>
<tr>
<td>11.174</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C87[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_12_s0/Q</td>
</tr>
<tr>
<td>11.403</td>
<td>0.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.229, 61.394%; tC2Q: 0.144, 38.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C87[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_8_s0/CLK</td>
</tr>
<tr>
<td>11.174</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C87[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_8_s0/Q</td>
</tr>
<tr>
<td>11.403</td>
<td>0.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.229, 61.394%; tC2Q: 0.144, 38.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.034</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C86[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.178</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C86[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_1_s0/Q</td>
</tr>
<tr>
<td>11.407</td>
<td>0.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.229, 61.394%; tC2Q: 0.144, 38.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/data_i_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_ao_top/data_i_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.144</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/data_i_reg_1_s0/Q</td>
</tr>
<tr>
<td>0.388</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.215</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 62.887%; tC2Q: 0.144, 37.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.006</td>
<td>1.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C87[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_19_s0/CLK</td>
</tr>
<tr>
<td>11.150</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R48C87[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_19_s0/Q</td>
</tr>
<tr>
<td>11.422</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.006, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 65.385%; tC2Q: 0.144, 34.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C87[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_6_s0/CLK</td>
</tr>
<tr>
<td>11.159</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C87[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_6_s0/Q</td>
</tr>
<tr>
<td>11.430</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 65.301%; tC2Q: 0.144, 34.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.019</td>
<td>1.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C88[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_26_s0/CLK</td>
</tr>
<tr>
<td>11.163</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C88[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_26_s0/Q</td>
</tr>
<tr>
<td>11.434</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.019, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 65.301%; tC2Q: 0.144, 34.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C86[0][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_11_s0/CLK</td>
</tr>
<tr>
<td>11.162</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C86[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_11_s0/Q</td>
</tr>
<tr>
<td>11.445</td>
<td>0.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.283, 66.276%; tC2Q: 0.144, 33.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C86[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_10_s0/CLK</td>
</tr>
<tr>
<td>11.162</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C86[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_10_s0/Q</td>
</tr>
<tr>
<td>11.445</td>
<td>0.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.024</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>11.239</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.283, 66.276%; tC2Q: 0.144, 33.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C53[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>11.182</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R62C53[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/Q</td>
</tr>
<tr>
<td>11.362</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[10][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4753</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.028</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[10][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.130</td>
<td>0.102</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[10][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.180, 55.556%; tC2Q: 0.144, 44.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/address_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.448</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/address_counter_5_s0/CLK</td>
</tr>
<tr>
<td>3.592</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/address_counter_5_s0/Q</td>
</tr>
<tr>
<td>3.769</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.434</td>
<td>2.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.536</td>
<td>0.102</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 33.698%; route: 2.286, 66.302%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 55.140%; tC2Q: 0.144, 44.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 33.835%; route: 2.272, 66.165%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/address_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.448</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/address_counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.592</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/address_counter_4_s0/Q</td>
</tr>
<tr>
<td>3.772</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.434</td>
<td>2.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.536</td>
<td>0.102</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 33.698%; route: 2.286, 66.302%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.180, 55.556%; tC2Q: 0.144, 44.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 33.835%; route: 2.272, 66.165%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.549</td>
<td>2.888</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.263</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>2.808</td>
<td>-0.420</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.888, 90.761%; tC2Q: 0.294, 9.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.542</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.263</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>2.808</td>
<td>-0.420</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 90.739%; tC2Q: 0.294, 9.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.535</td>
<td>2.873</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.263</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>2.808</td>
<td>-0.420</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 90.717%; tC2Q: 0.294, 9.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.527</td>
<td>2.865</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.263</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>2.808</td>
<td>-0.420</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.865, 90.695%; tC2Q: 0.294, 9.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.507</td>
<td>2.845</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.263</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>3.098</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.845, 90.635%; tC2Q: 0.294, 9.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.507</td>
<td>2.845</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.263</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>3.098</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.845, 90.635%; tC2Q: 0.294, 9.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.505</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.263</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>3.098</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 90.629%; tC2Q: 0.294, 9.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.503</td>
<td>2.841</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.263</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>3.098</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.841, 90.622%; tC2Q: 0.294, 9.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.503</td>
<td>2.841</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.263</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>3.098</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.841, 90.622%; tC2Q: 0.294, 9.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.500</td>
<td>2.839</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.263</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td>3.098</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.839, 90.615%; tC2Q: 0.294, 9.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.500</td>
<td>2.839</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.263</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL40[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td>3.098</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.839, 90.615%; tC2Q: 0.294, 9.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.481</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL35[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.263</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL35[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td>3.098</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL35[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 90.557%; tC2Q: 0.294, 9.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.481</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.263</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>3.228</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td>3.098</td>
<td>-0.130</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 90.557%; tC2Q: 0.294, 9.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.549</td>
<td>2.888</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.856</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.821</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>4.399</td>
<td>-0.422</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.888, 90.761%; tC2Q: 0.294, 9.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.542</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.856</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.821</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>4.399</td>
<td>-0.422</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 90.739%; tC2Q: 0.294, 9.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.535</td>
<td>2.873</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.856</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.821</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>4.399</td>
<td>-0.422</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.873, 90.717%; tC2Q: 0.294, 9.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.527</td>
<td>2.865</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.856</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.821</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>4.399</td>
<td>-0.422</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.865, 90.695%; tC2Q: 0.294, 9.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.507</td>
<td>2.845</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.856</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>4.821</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>4.689</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.845, 90.635%; tC2Q: 0.294, 9.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.507</td>
<td>2.845</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.856</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>4.821</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>4.689</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.845, 90.635%; tC2Q: 0.294, 9.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.505</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.856</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>4.821</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>4.689</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 90.629%; tC2Q: 0.294, 9.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.503</td>
<td>2.841</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.856</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>4.821</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>4.689</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.841, 90.622%; tC2Q: 0.294, 9.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.503</td>
<td>2.841</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.856</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>4.821</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>4.689</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.841, 90.622%; tC2Q: 0.294, 9.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.500</td>
<td>2.839</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.856</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>4.821</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td>4.689</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.839, 90.615%; tC2Q: 0.294, 9.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.500</td>
<td>2.839</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.856</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>4.821</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td>4.689</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.839, 90.615%; tC2Q: 0.294, 9.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.368</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.481</td>
<td>2.819</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL35[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.856</td>
<td>2.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>4.821</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td>4.689</td>
<td>-0.132</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL35[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 90.557%; tC2Q: 0.294, 9.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.356, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.522</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 90.658%; tC2Q: 0.144, 9.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.317, 23.407%; route: 1.038, 76.593%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.610</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.522</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 90.821%; tC2Q: 0.144, 9.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.317, 23.407%; route: 1.038, 76.593%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.625</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.522</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.441, 90.912%; tC2Q: 0.144, 9.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.317, 23.407%; route: 1.038, 76.593%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.629</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.522</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 90.932%; tC2Q: 0.144, 9.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.317, 23.407%; route: 1.038, 76.593%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.278</td>
<td>0.240</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>1.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>1.445</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 90.658%; tC2Q: 0.144, 9.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.240, 18.811%; route: 1.038, 81.189%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.278</td>
<td>0.240</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>1.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>1.445</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 90.658%; tC2Q: 0.144, 9.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.240, 18.811%; route: 1.038, 81.189%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.593</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.278</td>
<td>0.240</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>1.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>1.445</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 90.725%; tC2Q: 0.144, 9.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.240, 18.811%; route: 1.038, 81.189%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.593</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL85[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.278</td>
<td>0.240</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>1.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL85[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>1.445</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL85[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 90.725%; tC2Q: 0.144, 9.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.240, 18.811%; route: 1.038, 81.189%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.593</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL103[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.278</td>
<td>0.240</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>1.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td>1.445</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL103[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 90.725%; tC2Q: 0.144, 9.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.240, 18.811%; route: 1.038, 81.189%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.205</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 90.658%; tC2Q: 0.144, 9.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>1.205</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 90.658%; tC2Q: 0.144, 9.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>1.205</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 90.658%; tC2Q: 0.144, 9.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.593</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>1.205</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 90.725%; tC2Q: 0.144, 9.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.593</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL85[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL85[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>1.205</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL85[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 90.725%; tC2Q: 0.144, 9.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.610</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.205</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 90.821%; tC2Q: 0.144, 9.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.625</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.205</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.441, 90.912%; tC2Q: 0.144, 9.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.629</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.038</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>1.205</td>
<td>0.132</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 90.932%; tC2Q: 0.144, 9.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.038, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.015</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.350</td>
<td>0.335</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL65[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>0.515</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 90.658%; tC2Q: 0.144, 9.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.335, 20.956%; route: 1.265, 79.044%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.610</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.015</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.350</td>
<td>0.335</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL69[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>0.515</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 90.821%; tC2Q: 0.144, 9.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.335, 20.956%; route: 1.265, 79.044%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.625</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.015</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.350</td>
<td>0.335</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL96[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>0.515</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.441, 90.912%; tC2Q: 0.144, 9.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.335, 20.956%; route: 1.265, 79.044%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.629</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.015</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.350</td>
<td>0.335</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL94[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>0.515</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 90.932%; tC2Q: 0.144, 9.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.335, 20.956%; route: 1.265, 79.044%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.015</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.264</td>
<td>0.249</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>0.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL83[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.299</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>0.429</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 90.658%; tC2Q: 0.144, 9.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.249, 16.456%; route: 1.265, 83.544%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.015</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.264</td>
<td>0.249</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R100C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>0.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL101[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.299</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>0.429</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 90.658%; tC2Q: 0.144, 9.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.249, 16.456%; route: 1.265, 83.544%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.593</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.015</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.264</td>
<td>0.249</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>0.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL67[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.299</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>0.429</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 90.725%; tC2Q: 0.144, 9.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.249, 16.456%; route: 1.265, 83.544%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3470</td>
<td>R42C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.593</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL85[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>137</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.015</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.264</td>
<td>0.249</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R91C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>0.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL85[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.299</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>0.429</td>
<td>0.130</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL85[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.409, 90.725%; tC2Q: 0.144, 9.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.249, 16.456%; route: 1.265, 83.544%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem400</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem400</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem400</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ao_top/rst_ao_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>u_ao_top/rst_ao_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>u_ao_top/rst_ao_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem400</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ao_top/rst_ao_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>u_ao_top/rst_ao_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>u_ao_top/rst_ao_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem400</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ao_top/data_i_reg_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>u_ao_top/data_i_reg_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>u_ao_top/data_i_reg_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem400</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ao_top/data_i_reg_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>u_ao_top/data_i_reg_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>u_ao_top/data_i_reg_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem400</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ao_top/data_i_reg_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>u_ao_top/data_i_reg_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>u_ao_top/data_i_reg_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem400</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem400</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem400</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4753</td>
<td>test_pt_d</td>
<td>10.329</td>
<td>2.474</td>
</tr>
<tr>
<td>3470</td>
<td>ddr_rst</td>
<td>-2.742</td>
<td>3.350</td>
</tr>
<tr>
<td>685</td>
<td>eye_calib_start_Z</td>
<td>11.530</td>
<td>5.266</td>
</tr>
<tr>
<td>375</td>
<td>init_calib_complete_d</td>
<td>12.297</td>
<td>7.287</td>
</tr>
<tr>
<td>293</td>
<td>dqsts1</td>
<td>14.977</td>
<td>3.716</td>
</tr>
<tr>
<td>292</td>
<td>dqs_reg</td>
<td>15.107</td>
<td>3.106</td>
</tr>
<tr>
<td>259</td>
<td>raddr[3]</td>
<td>11.799</td>
<td>1.409</td>
</tr>
<tr>
<td>257</td>
<td>phy_rddata_valid_d1</td>
<td>15.221</td>
<td>3.644</td>
</tr>
<tr>
<td>137</td>
<td>memory_clk</td>
<td>2.072</td>
<td>2.665</td>
</tr>
<tr>
<td>133</td>
<td>raddr[2]</td>
<td>10.666</td>
<td>3.268</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R49C113</td>
<td>87.50%</td>
</tr>
<tr>
<td>R52C113</td>
<td>81.94%</td>
</tr>
<tr>
<td>R56C113</td>
<td>81.94%</td>
</tr>
<tr>
<td>R50C110</td>
<td>80.56%</td>
</tr>
<tr>
<td>R51C107</td>
<td>79.17%</td>
</tr>
<tr>
<td>R57C112</td>
<td>79.17%</td>
</tr>
<tr>
<td>R54C113</td>
<td>79.17%</td>
</tr>
<tr>
<td>R56C99</td>
<td>79.17%</td>
</tr>
<tr>
<td>R50C112</td>
<td>77.78%</td>
</tr>
<tr>
<td>R51C113</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk100 -period 10 -waveform {0 5} [get_nets {clk50m}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_x1 -period 20 -waveform {10 20} [get_pins {u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mem400 -period 2.5 -waveform {0 1.25} [get_nets {memory_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk100}] -group [get_clocks {clk_x1}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_x1}] -group [get_clocks {mem400}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
