// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module runOne_Reset (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        IDX_pd,
        IDX_pd_ap_vld,
        idx_pd_r,
        idx_pd_r_ap_vld,
        IDX_pd_modulo,
        IDX_pd_modulo_ap_vld,
        IDX_pd_bypass,
        IDX_pd_bypass_ap_vld,
        bypassOptIdx,
        bypassOptIdx_ap_vld,
        bypassOpt,
        bypassOpt_ap_vld,
        bypassSrcOpt,
        bypassSrcOpt_ap_vld,
        bypassTgtOpt,
        bypassTgtOpt_ap_vld,
        predTile1,
        predTile1_ap_vld,
        bypassSrcTile,
        bypassSrcTile_ap_vld,
        bypassTgtTile,
        bypassTgtTile_ap_vld,
        dependency_forward,
        dependency_forward_ap_vld,
        dependency_backward,
        dependency_backward_ap_vld,
        kernel_idx,
        DFG_NodesCount_kernels_values_address0,
        DFG_NodesCount_kernels_values_ce0,
        DFG_NodesCount_kernels_values_q0,
        bypassOpt_wrAddr,
        bypassOpt_wrAddr_ap_vld,
        predecessors_address0,
        predecessors_ce0,
        predecessors_we0,
        predecessors_d0,
        placement_dynamic_bypass_address0,
        placement_dynamic_bypass_ce0,
        placement_dynamic_bypass_we0,
        placement_dynamic_bypass_d0,
        placement_dynamic_occupy_address0,
        placement_dynamic_occupy_ce0,
        placement_dynamic_occupy_we0,
        placement_dynamic_occupy_d0,
        placement_dynamic_bypass_occupy_address0,
        placement_dynamic_bypass_occupy_ce0,
        placement_dynamic_bypass_occupy_we0,
        placement_dynamic_bypass_occupy_d0,
        placement_dynamic_dict_Opt2PC_keys_address0,
        placement_dynamic_dict_Opt2PC_keys_ce0,
        placement_dynamic_dict_Opt2PC_keys_we0,
        placement_dynamic_dict_Opt2PC_keys_d0,
        placement_dynamic_dict_Opt2PC_values_address0,
        placement_dynamic_dict_Opt2PC_values_ce0,
        placement_dynamic_dict_Opt2PC_values_we0,
        placement_dynamic_dict_Opt2PC_values_d0,
        placement_dynamic_dict_Opt2Tile_keys_address0,
        placement_dynamic_dict_Opt2Tile_keys_ce0,
        placement_dynamic_dict_Opt2Tile_keys_we0,
        placement_dynamic_dict_Opt2Tile_keys_d0,
        placement_dynamic_dict_Opt2Tile_values_address0,
        placement_dynamic_dict_Opt2Tile_values_ce0,
        placement_dynamic_dict_Opt2Tile_values_we0,
        placement_dynamic_dict_Opt2Tile_values_d0,
        placement_done_values_address0,
        placement_done_values_ce0,
        placement_done_values_we0,
        placement_done_values_d0,
        dependency_predecessor_values_address0,
        dependency_predecessor_values_ce0,
        dependency_predecessor_values_we0,
        dependency_predecessor_values_d0,
        dependency_successor_values_address0,
        dependency_successor_values_ce0,
        dependency_successor_values_we0,
        dependency_successor_values_d0,
        curOptPotentialPlacement_address0,
        curOptPotentialPlacement_ce0,
        curOptPotentialPlacement_we0,
        curOptPotentialPlacement_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] IDX_pd;
output   IDX_pd_ap_vld;
output  [3:0] idx_pd_r;
output   idx_pd_r_ap_vld;
output  [6:0] IDX_pd_modulo;
output   IDX_pd_modulo_ap_vld;
output  [7:0] IDX_pd_bypass;
output   IDX_pd_bypass_ap_vld;
output  [7:0] bypassOptIdx;
output   bypassOptIdx_ap_vld;
output  [7:0] bypassOpt;
output   bypassOpt_ap_vld;
output  [7:0] bypassSrcOpt;
output   bypassSrcOpt_ap_vld;
output  [6:0] bypassTgtOpt;
output   bypassTgtOpt_ap_vld;
output  [3:0] predTile1;
output   predTile1_ap_vld;
output  [4:0] bypassSrcTile;
output   bypassSrcTile_ap_vld;
output  [3:0] bypassTgtTile;
output   bypassTgtTile_ap_vld;
output  [0:0] dependency_forward;
output   dependency_forward_ap_vld;
output  [0:0] dependency_backward;
output   dependency_backward_ap_vld;
input  [2:0] kernel_idx;
output  [2:0] DFG_NodesCount_kernels_values_address0;
output   DFG_NodesCount_kernels_values_ce0;
input  [5:0] DFG_NodesCount_kernels_values_q0;
output  [7:0] bypassOpt_wrAddr;
output   bypassOpt_wrAddr_ap_vld;
output  [3:0] predecessors_address0;
output   predecessors_ce0;
output   predecessors_we0;
output  [7:0] predecessors_d0;
output  [12:0] placement_dynamic_bypass_address0;
output   placement_dynamic_bypass_ce0;
output   placement_dynamic_bypass_we0;
output  [7:0] placement_dynamic_bypass_d0;
output  [10:0] placement_dynamic_occupy_address0;
output   placement_dynamic_occupy_ce0;
output   placement_dynamic_occupy_we0;
output  [0:0] placement_dynamic_occupy_d0;
output  [12:0] placement_dynamic_bypass_occupy_address0;
output   placement_dynamic_bypass_occupy_ce0;
output   placement_dynamic_bypass_occupy_we0;
output  [0:0] placement_dynamic_bypass_occupy_d0;
output  [6:0] placement_dynamic_dict_Opt2PC_keys_address0;
output   placement_dynamic_dict_Opt2PC_keys_ce0;
output   placement_dynamic_dict_Opt2PC_keys_we0;
output  [7:0] placement_dynamic_dict_Opt2PC_keys_d0;
output  [6:0] placement_dynamic_dict_Opt2PC_values_address0;
output   placement_dynamic_dict_Opt2PC_values_ce0;
output   placement_dynamic_dict_Opt2PC_values_we0;
output  [7:0] placement_dynamic_dict_Opt2PC_values_d0;
output  [6:0] placement_dynamic_dict_Opt2Tile_keys_address0;
output   placement_dynamic_dict_Opt2Tile_keys_ce0;
output   placement_dynamic_dict_Opt2Tile_keys_we0;
output  [7:0] placement_dynamic_dict_Opt2Tile_keys_d0;
output  [6:0] placement_dynamic_dict_Opt2Tile_values_address0;
output   placement_dynamic_dict_Opt2Tile_values_ce0;
output   placement_dynamic_dict_Opt2Tile_values_we0;
output  [4:0] placement_dynamic_dict_Opt2Tile_values_d0;
output  [6:0] placement_done_values_address0;
output   placement_done_values_ce0;
output   placement_done_values_we0;
output  [0:0] placement_done_values_d0;
output  [9:0] dependency_predecessor_values_address0;
output   dependency_predecessor_values_ce0;
output   dependency_predecessor_values_we0;
output  [7:0] dependency_predecessor_values_d0;
output  [10:0] dependency_successor_values_address0;
output   dependency_successor_values_ce0;
output   dependency_successor_values_we0;
output  [7:0] dependency_successor_values_d0;
output  [3:0] curOptPotentialPlacement_address0;
output   curOptPotentialPlacement_ce0;
output   curOptPotentialPlacement_we0;
output  [4:0] curOptPotentialPlacement_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg IDX_pd_ap_vld;
reg idx_pd_r_ap_vld;
reg IDX_pd_modulo_ap_vld;
reg IDX_pd_bypass_ap_vld;
reg bypassOptIdx_ap_vld;
reg bypassOpt_ap_vld;
reg bypassSrcOpt_ap_vld;
reg bypassTgtOpt_ap_vld;
reg predTile1_ap_vld;
reg bypassSrcTile_ap_vld;
reg bypassTgtTile_ap_vld;
reg dependency_forward_ap_vld;
reg dependency_backward_ap_vld;
reg DFG_NodesCount_kernels_values_ce0;
reg bypassOpt_wrAddr_ap_vld;
reg predecessors_ce0;
reg predecessors_we0;
reg curOptPotentialPlacement_ce0;
reg curOptPotentialPlacement_we0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [9:0] mul_ln725_fu_360_p2;
reg   [9:0] mul_ln725_reg_504;
wire    ap_CS_fsm_state2;
reg   [5:0] DFG_NodesCount_kernels_values_load_reg_512;
wire   [9:0] add_ln722_fu_453_p2;
reg   [9:0] add_ln722_reg_535;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln677_fu_414_p2;
wire   [10:0] add_ln734_fu_482_p2;
reg   [10:0] add_ln734_reg_540;
wire    grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_start;
wire    grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_done;
wire    grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_idle;
wire    grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_ready;
wire   [12:0] grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_placement_dynamic_bypass_address0;
wire    grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_placement_dynamic_bypass_ce0;
wire    grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_placement_dynamic_bypass_we0;
wire   [7:0] grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_placement_dynamic_bypass_d0;
wire    grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_start;
wire    grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_done;
wire    grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_idle;
wire    grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_ready;
wire   [10:0] grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_placement_dynamic_occupy_address0;
wire    grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_placement_dynamic_occupy_ce0;
wire    grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_placement_dynamic_occupy_we0;
wire   [0:0] grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_placement_dynamic_occupy_d0;
wire    grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_start;
wire    grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_done;
wire    grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_idle;
wire    grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_ready;
wire   [12:0] grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_placement_dynamic_bypass_occupy_address0;
wire    grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_placement_dynamic_bypass_occupy_ce0;
wire    grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_placement_dynamic_bypass_occupy_we0;
wire   [0:0] grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_placement_dynamic_bypass_occupy_d0;
wire    grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_start;
wire    grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_done;
wire    grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_idle;
wire    grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_ready;
wire   [6:0] grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_placement_dynamic_dict_Opt2PC_keys_address0;
wire    grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_placement_dynamic_dict_Opt2PC_keys_ce0;
wire    grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_placement_dynamic_dict_Opt2PC_keys_we0;
wire   [7:0] grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_placement_dynamic_dict_Opt2PC_keys_d0;
wire    grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_start;
wire    grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_done;
wire    grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_idle;
wire    grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_ready;
wire   [6:0] grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_placement_dynamic_dict_Opt2PC_values_address0;
wire    grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_placement_dynamic_dict_Opt2PC_values_ce0;
wire    grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_placement_dynamic_dict_Opt2PC_values_we0;
wire   [7:0] grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_placement_dynamic_dict_Opt2PC_values_d0;
wire    grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_start;
wire    grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_done;
wire    grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_idle;
wire    grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_ready;
wire   [6:0] grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_placement_dynamic_dict_Opt2Tile_values_address0;
wire    grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_placement_dynamic_dict_Opt2Tile_values_ce0;
wire    grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_placement_dynamic_dict_Opt2Tile_values_we0;
wire   [4:0] grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_placement_dynamic_dict_Opt2Tile_values_d0;
wire    grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_start;
wire    grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_done;
wire    grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_idle;
wire    grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_ready;
wire   [6:0] grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_placement_done_values_address0;
wire    grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_placement_done_values_ce0;
wire    grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_placement_done_values_we0;
wire   [0:0] grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_placement_done_values_d0;
wire    grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_start;
wire    grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_done;
wire    grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_idle;
wire    grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_ready;
wire   [9:0] grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_dependency_predecessor_values_address0;
wire    grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_dependency_predecessor_values_ce0;
wire    grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_dependency_predecessor_values_we0;
wire   [7:0] grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_dependency_predecessor_values_d0;
wire    grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_start;
wire    grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_done;
wire    grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_idle;
wire    grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_ready;
wire   [10:0] grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_dependency_successor_values_address0;
wire    grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_dependency_successor_values_ce0;
wire    grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_dependency_successor_values_we0;
wire   [7:0] grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_dependency_successor_values_d0;
wire    grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_start;
wire    grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_done;
wire    grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_idle;
wire    grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_ready;
wire   [6:0] grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_placement_dynamic_dict_Opt2Tile_keys_address0;
wire    grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_placement_dynamic_dict_Opt2Tile_keys_ce0;
wire    grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_placement_dynamic_dict_Opt2Tile_keys_we0;
wire   [7:0] grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_placement_dynamic_dict_Opt2Tile_keys_d0;
reg    grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_start_reg;
reg    grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_start_reg;
reg    grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_start_reg;
reg    grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_start_reg;
reg    grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_start_reg;
reg    grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_start_reg;
reg    grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_start_reg;
reg    grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_start_reg;
reg    grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln704_fu_269_p1;
wire   [63:0] zext_ln674_fu_379_p1;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln674_fu_384_p2;
wire   [63:0] zext_ln677_fu_409_p1;
reg   [3:0] i_fu_140;
wire   [3:0] add_ln674_fu_390_p2;
reg   [4:0] i_11_fu_144;
wire   [4:0] add_ln677_fu_420_p2;
wire   [2:0] mul_ln725_fu_360_p0;
wire   [7:0] mul_ln725_fu_360_p1;
wire   [8:0] tmp_s_fu_431_p3;
wire   [6:0] tmp_7_fu_442_p3;
wire   [9:0] zext_ln722_fu_438_p1;
wire   [9:0] zext_ln722_1_fu_449_p1;
wire   [9:0] tmp_8_fu_460_p3;
wire   [7:0] tmp_9_fu_471_p3;
wire   [10:0] zext_ln734_fu_467_p1;
wire   [10:0] zext_ln734_1_fu_478_p1;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_block_state5_on_subcall_done;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire   [9:0] mul_ln725_fu_360_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_start_reg = 1'b0;
#0 grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_start_reg = 1'b0;
#0 grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_start_reg = 1'b0;
#0 grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_start_reg = 1'b0;
#0 grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_start_reg = 1'b0;
#0 grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_start_reg = 1'b0;
#0 grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_start_reg = 1'b0;
#0 grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_start_reg = 1'b0;
#0 grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_start_reg = 1'b0;
#0 grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_start_reg = 1'b0;
end

runOne_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7 grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_start),
    .ap_done(grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_done),
    .ap_idle(grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_idle),
    .ap_ready(grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_ready),
    .placement_dynamic_bypass_address0(grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_placement_dynamic_bypass_address0),
    .placement_dynamic_bypass_ce0(grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_placement_dynamic_bypass_ce0),
    .placement_dynamic_bypass_we0(grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_placement_dynamic_bypass_we0),
    .placement_dynamic_bypass_d0(grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_placement_dynamic_bypass_d0)
);

runOne_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9 grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_start),
    .ap_done(grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_done),
    .ap_idle(grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_idle),
    .ap_ready(grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_ready),
    .placement_dynamic_occupy_address0(grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_placement_dynamic_occupy_address0),
    .placement_dynamic_occupy_ce0(grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_placement_dynamic_occupy_ce0),
    .placement_dynamic_occupy_we0(grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_placement_dynamic_occupy_we0),
    .placement_dynamic_occupy_d0(grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_placement_dynamic_occupy_d0)
);

runOne_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12 grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_start),
    .ap_done(grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_done),
    .ap_idle(grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_idle),
    .ap_ready(grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_ready),
    .placement_dynamic_bypass_occupy_address0(grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_placement_dynamic_bypass_occupy_address0),
    .placement_dynamic_bypass_occupy_ce0(grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_placement_dynamic_bypass_occupy_ce0),
    .placement_dynamic_bypass_occupy_we0(grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_placement_dynamic_bypass_occupy_we0),
    .placement_dynamic_bypass_occupy_d0(grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_placement_dynamic_bypass_occupy_d0)
);

runOne_Reset_Pipeline_VITIS_LOOP_704_13 grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_start),
    .ap_done(grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_done),
    .ap_idle(grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_idle),
    .ap_ready(grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_ready),
    .DFG_NodesCount_kernels_values_load(DFG_NodesCount_kernels_values_load_reg_512),
    .mul_ln725(mul_ln725_reg_504),
    .placement_dynamic_dict_Opt2PC_keys_address0(grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_placement_dynamic_dict_Opt2PC_keys_address0),
    .placement_dynamic_dict_Opt2PC_keys_ce0(grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_placement_dynamic_dict_Opt2PC_keys_ce0),
    .placement_dynamic_dict_Opt2PC_keys_we0(grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_placement_dynamic_dict_Opt2PC_keys_we0),
    .placement_dynamic_dict_Opt2PC_keys_d0(grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_placement_dynamic_dict_Opt2PC_keys_d0)
);

runOne_Reset_Pipeline_VITIS_LOOP_707_14 grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_start),
    .ap_done(grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_done),
    .ap_idle(grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_idle),
    .ap_ready(grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_ready),
    .placement_dynamic_dict_Opt2PC_values_address0(grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_placement_dynamic_dict_Opt2PC_values_address0),
    .placement_dynamic_dict_Opt2PC_values_ce0(grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_placement_dynamic_dict_Opt2PC_values_ce0),
    .placement_dynamic_dict_Opt2PC_values_we0(grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_placement_dynamic_dict_Opt2PC_values_we0),
    .placement_dynamic_dict_Opt2PC_values_d0(grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_placement_dynamic_dict_Opt2PC_values_d0)
);

runOne_Reset_Pipeline_VITIS_LOOP_713_16 grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_start),
    .ap_done(grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_done),
    .ap_idle(grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_idle),
    .ap_ready(grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_ready),
    .placement_dynamic_dict_Opt2Tile_values_address0(grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_placement_dynamic_dict_Opt2Tile_values_address0),
    .placement_dynamic_dict_Opt2Tile_values_ce0(grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_placement_dynamic_dict_Opt2Tile_values_ce0),
    .placement_dynamic_dict_Opt2Tile_values_we0(grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_placement_dynamic_dict_Opt2Tile_values_we0),
    .placement_dynamic_dict_Opt2Tile_values_d0(grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_placement_dynamic_dict_Opt2Tile_values_d0)
);

runOne_Reset_Pipeline_VITIS_LOOP_716_17 grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_start),
    .ap_done(grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_done),
    .ap_idle(grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_idle),
    .ap_ready(grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_ready),
    .placement_done_values_address0(grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_placement_done_values_address0),
    .placement_done_values_ce0(grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_placement_done_values_ce0),
    .placement_done_values_we0(grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_placement_done_values_we0),
    .placement_done_values_d0(grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_placement_done_values_d0)
);

runOne_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20 grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_start),
    .ap_done(grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_done),
    .ap_idle(grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_idle),
    .ap_ready(grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_ready),
    .add_ln722(add_ln722_reg_535),
    .mul_ln725(mul_ln725_reg_504),
    .dependency_predecessor_values_address0(grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_dependency_predecessor_values_address0),
    .dependency_predecessor_values_ce0(grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_dependency_predecessor_values_ce0),
    .dependency_predecessor_values_we0(grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_dependency_predecessor_values_we0),
    .dependency_predecessor_values_d0(grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_dependency_predecessor_values_d0)
);

runOne_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22 grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_start),
    .ap_done(grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_done),
    .ap_idle(grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_idle),
    .ap_ready(grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_ready),
    .add_ln734(add_ln734_reg_540),
    .mul_ln725(mul_ln725_reg_504),
    .dependency_successor_values_address0(grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_dependency_successor_values_address0),
    .dependency_successor_values_ce0(grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_dependency_successor_values_ce0),
    .dependency_successor_values_we0(grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_dependency_successor_values_we0),
    .dependency_successor_values_d0(grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_dependency_successor_values_d0)
);

runOne_Reset_Pipeline_VITIS_LOOP_710_15 grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_start),
    .ap_done(grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_done),
    .ap_idle(grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_idle),
    .ap_ready(grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_ready),
    .DFG_NodesCount_kernels_values_load(DFG_NodesCount_kernels_values_load_reg_512),
    .mul_ln725(mul_ln725_reg_504),
    .placement_dynamic_dict_Opt2Tile_keys_address0(grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_placement_dynamic_dict_Opt2Tile_keys_address0),
    .placement_dynamic_dict_Opt2Tile_keys_ce0(grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_placement_dynamic_dict_Opt2Tile_keys_ce0),
    .placement_dynamic_dict_Opt2Tile_keys_we0(grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_placement_dynamic_dict_Opt2Tile_keys_we0),
    .placement_dynamic_dict_Opt2Tile_keys_d0(grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_placement_dynamic_dict_Opt2Tile_keys_d0)
);

runOne_mul_3ns_8ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_3ns_8ns_10_1_1_U24(
    .din0(mul_ln725_fu_360_p0),
    .din1(mul_ln725_fu_360_p1),
    .dout(mul_ln725_fu_360_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln677_fu_414_p2 == 1'd1))) begin
            grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_start_reg <= 1'b1;
        end else if ((grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_ready == 1'b1)) begin
            grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln677_fu_414_p2 == 1'd1))) begin
            grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_start_reg <= 1'b1;
        end else if ((grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_ready == 1'b1)) begin
            grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln677_fu_414_p2 == 1'd1))) begin
            grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_start_reg <= 1'b1;
        end else if ((grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_ready == 1'b1)) begin
            grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln677_fu_414_p2 == 1'd1))) begin
            grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_start_reg <= 1'b1;
        end else if ((grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_ready == 1'b1)) begin
            grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln677_fu_414_p2 == 1'd1))) begin
            grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_start_reg <= 1'b1;
        end else if ((grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_ready == 1'b1)) begin
            grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_start_reg <= 1'b1;
        end else if ((grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_ready == 1'b1)) begin
            grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln677_fu_414_p2 == 1'd1))) begin
            grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_start_reg <= 1'b1;
        end else if ((grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_ready == 1'b1)) begin
            grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln677_fu_414_p2 == 1'd1))) begin
            grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_start_reg <= 1'b1;
        end else if ((grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_ready == 1'b1)) begin
            grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln677_fu_414_p2 == 1'd1))) begin
            grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_start_reg <= 1'b1;
        end else if ((grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_ready == 1'b1)) begin
            grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln677_fu_414_p2 == 1'd1))) begin
            grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_start_reg <= 1'b1;
        end else if ((grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_ready == 1'b1)) begin
            grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln674_fu_384_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_11_fu_144 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln677_fu_414_p2 == 1'd0))) begin
        i_11_fu_144 <= add_ln677_fu_420_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_140 <= 4'd0;
    end else if (((icmp_ln674_fu_384_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_fu_140 <= add_ln674_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        DFG_NodesCount_kernels_values_load_reg_512 <= DFG_NodesCount_kernels_values_q0;
        mul_ln725_reg_504 <= mul_ln725_fu_360_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln677_fu_414_p2 == 1'd1))) begin
        add_ln722_reg_535[9 : 1] <= add_ln722_fu_453_p2[9 : 1];
        add_ln734_reg_540[10 : 2] <= add_ln734_fu_482_p2[10 : 2];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        DFG_NodesCount_kernels_values_ce0 = 1'b1;
    end else begin
        DFG_NodesCount_kernels_values_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        IDX_pd_ap_vld = 1'b1;
    end else begin
        IDX_pd_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        IDX_pd_bypass_ap_vld = 1'b1;
    end else begin
        IDX_pd_bypass_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        IDX_pd_modulo_ap_vld = 1'b1;
    end else begin
        IDX_pd_modulo_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bypassOptIdx_ap_vld = 1'b1;
    end else begin
        bypassOptIdx_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bypassOpt_ap_vld = 1'b1;
    end else begin
        bypassOpt_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bypassOpt_wrAddr_ap_vld = 1'b1;
    end else begin
        bypassOpt_wrAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bypassSrcOpt_ap_vld = 1'b1;
    end else begin
        bypassSrcOpt_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bypassSrcTile_ap_vld = 1'b1;
    end else begin
        bypassSrcTile_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bypassTgtOpt_ap_vld = 1'b1;
    end else begin
        bypassTgtOpt_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bypassTgtTile_ap_vld = 1'b1;
    end else begin
        bypassTgtTile_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        curOptPotentialPlacement_ce0 = 1'b1;
    end else begin
        curOptPotentialPlacement_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln677_fu_414_p2 == 1'd0))) begin
        curOptPotentialPlacement_we0 = 1'b1;
    end else begin
        curOptPotentialPlacement_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        dependency_backward_ap_vld = 1'b1;
    end else begin
        dependency_backward_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        dependency_forward_ap_vld = 1'b1;
    end else begin
        dependency_forward_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        idx_pd_r_ap_vld = 1'b1;
    end else begin
        idx_pd_r_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        predTile1_ap_vld = 1'b1;
    end else begin
        predTile1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        predecessors_ce0 = 1'b1;
    end else begin
        predecessors_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln674_fu_384_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        predecessors_we0 = 1'b1;
    end else begin
        predecessors_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln674_fu_384_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln677_fu_414_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DFG_NodesCount_kernels_values_address0 = zext_ln704_fu_269_p1;

assign IDX_pd = 8'd0;

assign IDX_pd_bypass = 8'd0;

assign IDX_pd_modulo = 7'd0;

assign add_ln674_fu_390_p2 = (i_fu_140 + 4'd1);

assign add_ln677_fu_420_p2 = (i_11_fu_144 + 5'd1);

assign add_ln722_fu_453_p2 = (zext_ln722_fu_438_p1 + zext_ln722_1_fu_449_p1);

assign add_ln734_fu_482_p2 = (zext_ln734_fu_467_p1 + zext_ln734_1_fu_478_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state5_on_subcall_done = ((grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_done == 1'b0) | (grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_done == 1'b0) | (grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_done == 1'b0) | (grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_done == 1'b0) | (grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_done == 1'b0) | (grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_done == 1'b0) | (grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_done == 1'b0) | (grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_done == 1'b0) | (grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_done == 1'b0));
end

assign bypassOpt = 8'd255;

assign bypassOptIdx = 8'd100;

assign bypassOpt_wrAddr = DFG_NodesCount_kernels_values_q0;

assign bypassSrcOpt = 8'd255;

assign bypassSrcTile = 5'd31;

assign bypassTgtOpt = 7'd127;

assign bypassTgtTile = 4'd15;

assign curOptPotentialPlacement_address0 = zext_ln677_fu_409_p1;

assign curOptPotentialPlacement_d0 = 5'd31;

assign dependency_backward = 1'd0;

assign dependency_forward = 1'd0;

assign dependency_predecessor_values_address0 = grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_dependency_predecessor_values_address0;

assign dependency_predecessor_values_ce0 = grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_dependency_predecessor_values_ce0;

assign dependency_predecessor_values_d0 = grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_dependency_predecessor_values_d0;

assign dependency_predecessor_values_we0 = grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_dependency_predecessor_values_we0;

assign dependency_successor_values_address0 = grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_dependency_successor_values_address0;

assign dependency_successor_values_ce0 = grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_dependency_successor_values_ce0;

assign dependency_successor_values_d0 = grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_dependency_successor_values_d0;

assign dependency_successor_values_we0 = grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_dependency_successor_values_we0;

assign grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_start = grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_ap_start_reg;

assign grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_start = grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_ap_start_reg;

assign grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_start = grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_ap_start_reg;

assign grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_start = grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_ap_start_reg;

assign grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_start = grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_ap_start_reg;

assign grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_start = grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_ap_start_reg;

assign grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_start = grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_ap_start_reg;

assign grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_start = grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_ap_start_reg;

assign grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_start = grp_Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_fu_235_ap_start_reg;

assign grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_start = grp_Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_fu_245_ap_start_reg;

assign icmp_ln674_fu_384_p2 = ((i_fu_140 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln677_fu_414_p2 = ((i_11_fu_144 == 5'd16) ? 1'b1 : 1'b0);

assign idx_pd_r = 4'd0;

assign mul_ln725_fu_360_p0 = mul_ln725_fu_360_p00;

assign mul_ln725_fu_360_p00 = kernel_idx;

assign mul_ln725_fu_360_p1 = 10'd100;

assign placement_done_values_address0 = grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_placement_done_values_address0;

assign placement_done_values_ce0 = grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_placement_done_values_ce0;

assign placement_done_values_d0 = grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_placement_done_values_d0;

assign placement_done_values_we0 = grp_Reset_Pipeline_VITIS_LOOP_716_17_fu_229_placement_done_values_we0;

assign placement_dynamic_bypass_address0 = grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_placement_dynamic_bypass_address0;

assign placement_dynamic_bypass_ce0 = grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_placement_dynamic_bypass_ce0;

assign placement_dynamic_bypass_d0 = grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_placement_dynamic_bypass_d0;

assign placement_dynamic_bypass_occupy_address0 = grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_placement_dynamic_bypass_occupy_address0;

assign placement_dynamic_bypass_occupy_ce0 = grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_placement_dynamic_bypass_occupy_ce0;

assign placement_dynamic_bypass_occupy_d0 = grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_placement_dynamic_bypass_occupy_d0;

assign placement_dynamic_bypass_occupy_we0 = grp_Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_fu_201_placement_dynamic_bypass_occupy_we0;

assign placement_dynamic_bypass_we0 = grp_Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7_fu_189_placement_dynamic_bypass_we0;

assign placement_dynamic_dict_Opt2PC_keys_address0 = grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_placement_dynamic_dict_Opt2PC_keys_address0;

assign placement_dynamic_dict_Opt2PC_keys_ce0 = grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_placement_dynamic_dict_Opt2PC_keys_ce0;

assign placement_dynamic_dict_Opt2PC_keys_d0 = grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_placement_dynamic_dict_Opt2PC_keys_d0;

assign placement_dynamic_dict_Opt2PC_keys_we0 = grp_Reset_Pipeline_VITIS_LOOP_704_13_fu_207_placement_dynamic_dict_Opt2PC_keys_we0;

assign placement_dynamic_dict_Opt2PC_values_address0 = grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_placement_dynamic_dict_Opt2PC_values_address0;

assign placement_dynamic_dict_Opt2PC_values_ce0 = grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_placement_dynamic_dict_Opt2PC_values_ce0;

assign placement_dynamic_dict_Opt2PC_values_d0 = grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_placement_dynamic_dict_Opt2PC_values_d0;

assign placement_dynamic_dict_Opt2PC_values_we0 = grp_Reset_Pipeline_VITIS_LOOP_707_14_fu_217_placement_dynamic_dict_Opt2PC_values_we0;

assign placement_dynamic_dict_Opt2Tile_keys_address0 = grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_placement_dynamic_dict_Opt2Tile_keys_address0;

assign placement_dynamic_dict_Opt2Tile_keys_ce0 = grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_placement_dynamic_dict_Opt2Tile_keys_ce0;

assign placement_dynamic_dict_Opt2Tile_keys_d0 = grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_placement_dynamic_dict_Opt2Tile_keys_d0;

assign placement_dynamic_dict_Opt2Tile_keys_we0 = grp_Reset_Pipeline_VITIS_LOOP_710_15_fu_255_placement_dynamic_dict_Opt2Tile_keys_we0;

assign placement_dynamic_dict_Opt2Tile_values_address0 = grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_placement_dynamic_dict_Opt2Tile_values_address0;

assign placement_dynamic_dict_Opt2Tile_values_ce0 = grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_placement_dynamic_dict_Opt2Tile_values_ce0;

assign placement_dynamic_dict_Opt2Tile_values_d0 = grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_placement_dynamic_dict_Opt2Tile_values_d0;

assign placement_dynamic_dict_Opt2Tile_values_we0 = grp_Reset_Pipeline_VITIS_LOOP_713_16_fu_223_placement_dynamic_dict_Opt2Tile_values_we0;

assign placement_dynamic_occupy_address0 = grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_placement_dynamic_occupy_address0;

assign placement_dynamic_occupy_ce0 = grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_placement_dynamic_occupy_ce0;

assign placement_dynamic_occupy_d0 = grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_placement_dynamic_occupy_d0;

assign placement_dynamic_occupy_we0 = grp_Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9_fu_195_placement_dynamic_occupy_we0;

assign predTile1 = 4'd15;

assign predecessors_address0 = zext_ln674_fu_379_p1;

assign predecessors_d0 = 8'd0;

assign tmp_7_fu_442_p3 = {{DFG_NodesCount_kernels_values_load_reg_512}, {1'd0}};

assign tmp_8_fu_460_p3 = {{DFG_NodesCount_kernels_values_load_reg_512}, {4'd0}};

assign tmp_9_fu_471_p3 = {{DFG_NodesCount_kernels_values_load_reg_512}, {2'd0}};

assign tmp_s_fu_431_p3 = {{DFG_NodesCount_kernels_values_load_reg_512}, {3'd0}};

assign zext_ln674_fu_379_p1 = i_fu_140;

assign zext_ln677_fu_409_p1 = i_11_fu_144;

assign zext_ln704_fu_269_p1 = kernel_idx;

assign zext_ln722_1_fu_449_p1 = tmp_7_fu_442_p3;

assign zext_ln722_fu_438_p1 = tmp_s_fu_431_p3;

assign zext_ln734_1_fu_478_p1 = tmp_9_fu_471_p3;

assign zext_ln734_fu_467_p1 = tmp_8_fu_460_p3;

always @ (posedge ap_clk) begin
    add_ln722_reg_535[0] <= 1'b0;
    add_ln734_reg_540[1:0] <= 2'b00;
end

endmodule //runOne_Reset
