###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Tue Oct 31 22:18:51 2017
#  Design:            top_level
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[0][18]/CK 
Endpoint:   UBTB/predict_PC_reg[0][18]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.197
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.490
  Arrival Time                  0.112
  Slack Time                   -0.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.379 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.391 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.483 | 
     | UBTB/predict_PC_reg[0][18]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.008 |   0.112 |    0.490 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.379 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.377 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.339 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.338 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.266 | 
     | clock__L3_I82/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.005 |   0.118 |   -0.261 | 
     | clock__L3_I82/Z               |   ^   | clock__L3_N82 | CLKBUF_X2 | 0.078 |   0.195 |   -0.183 | 
     | UBTB/predict_PC_reg[0][18]/CK |   ^   | clock__L3_N82 | DFFR_X1   | 0.002 |   0.197 |   -0.181 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[7][1]/CK 
Endpoint:   UBTB/predict_PC_reg[7][1]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.197
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.490
  Arrival Time                  0.116
  Slack Time                   -0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.375 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.387 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.478 | 
     | UBTB/predict_PC_reg[7][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.012 |   0.116 |    0.490 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.375 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.373 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.335 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.334 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.262 | 
     | clock__L3_I82/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.005 |   0.118 |   -0.257 | 
     | clock__L3_I82/Z              |   ^   | clock__L3_N82 | CLKBUF_X2 | 0.078 |   0.195 |   -0.179 | 
     | UBTB/predict_PC_reg[7][1]/CK |   ^   | clock__L3_N82 | DFFR_X1   | 0.002 |   0.197 |   -0.178 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[9][1]/CK 
Endpoint:   UBTB/predict_PC_reg[9][1]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.197
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.490
  Arrival Time                  0.116
  Slack Time                   -0.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.374 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.386 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.478 | 
     | UBTB/predict_PC_reg[9][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.012 |   0.116 |    0.490 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.374 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.372 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.335 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.333 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.261 | 
     | clock__L3_I82/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.005 |   0.118 |   -0.256 | 
     | clock__L3_I82/Z              |   ^   | clock__L3_N82 | CLKBUF_X2 | 0.078 |   0.195 |   -0.179 | 
     | UBTB/predict_PC_reg[9][1]/CK |   ^   | clock__L3_N82 | DFFR_X1   | 0.001 |   0.197 |   -0.177 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[8][1]/CK 
Endpoint:   UBTB/predict_PC_reg[8][1]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.197
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.490
  Arrival Time                  0.116
  Slack Time                   -0.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.374 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.386 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.478 | 
     | UBTB/predict_PC_reg[8][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.012 |   0.116 |    0.490 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.374 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.372 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.334 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.333 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.261 | 
     | clock__L3_I82/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.005 |   0.118 |   -0.256 | 
     | clock__L3_I82/Z              |   ^   | clock__L3_N82 | CLKBUF_X2 | 0.078 |   0.195 |   -0.178 | 
     | UBTB/predict_PC_reg[8][1]/CK |   ^   | clock__L3_N82 | DFFR_X1   | 0.001 |   0.197 |   -0.177 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[15][1]/CK 
Endpoint:   UBTB/predict_PC_reg[15][1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.197
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.490
  Arrival Time                  0.116
  Slack Time                   -0.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.373 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.386 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.477 | 
     | UBTB/predict_PC_reg[15][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.012 |   0.116 |    0.490 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.373 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.372 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.334 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.332 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.260 | 
     | clock__L3_I83/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.005 |   0.118 |   -0.256 | 
     | clock__L3_I83/Z               |   ^   | clock__L3_N83 | CLKBUF_X2 | 0.077 |   0.195 |   -0.178 | 
     | UBTB/predict_PC_reg[15][1]/CK |   ^   | clock__L3_N83 | DFFR_X1   | 0.002 |   0.197 |   -0.177 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[14][1]/CK 
Endpoint:   UBTB/predict_PC_reg[14][1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.196
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.489
  Arrival Time                  0.116
  Slack Time                   -0.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.373 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.385 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.477 | 
     | UBTB/predict_PC_reg[14][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.012 |   0.116 |    0.489 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.373 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.371 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.334 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.332 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.260 | 
     | clock__L3_I83/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.005 |   0.118 |   -0.255 | 
     | clock__L3_I83/Z               |   ^   | clock__L3_N83 | CLKBUF_X2 | 0.077 |   0.195 |   -0.178 | 
     | UBTB/predict_PC_reg[14][1]/CK |   ^   | clock__L3_N83 | DFFR_X1   | 0.002 |   0.196 |   -0.177 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[12][1]/CK 
Endpoint:   UBTB/predict_PC_reg[12][1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.196
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.489
  Arrival Time                  0.116
  Slack Time                   -0.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.373 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.385 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.477 | 
     | UBTB/predict_PC_reg[12][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.116 |    0.489 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.373 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.371 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.333 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.332 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.260 | 
     | clock__L3_I83/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.005 |   0.118 |   -0.255 | 
     | clock__L3_I83/Z               |   ^   | clock__L3_N83 | CLKBUF_X2 | 0.077 |   0.195 |   -0.178 | 
     | UBTB/predict_PC_reg[12][1]/CK |   ^   | clock__L3_N83 | DFFR_X1   | 0.001 |   0.196 |   -0.177 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[13][1]/CK 
Endpoint:   UBTB/predict_PC_reg[13][1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.196
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.489
  Arrival Time                  0.116
  Slack Time                   -0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.372 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.385 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.476 | 
     | UBTB/predict_PC_reg[13][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.012 |   0.116 |    0.489 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.372 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.371 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.333 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.332 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.260 | 
     | clock__L3_I83/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.005 |   0.118 |   -0.255 | 
     | clock__L3_I83/Z               |   ^   | clock__L3_N83 | CLKBUF_X2 | 0.077 |   0.195 |   -0.178 | 
     | UBTB/predict_PC_reg[13][1]/CK |   ^   | clock__L3_N83 | DFFR_X1   | 0.001 |   0.196 |   -0.177 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[4][1]/CK 
Endpoint:   UBTB/predict_PC_reg[4][1]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.195
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.488
  Arrival Time                  0.116
  Slack Time                   -0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.372 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.385 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.476 | 
     | UBTB/predict_PC_reg[4][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.012 |   0.116 |    0.488 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.372 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.370 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.333 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.331 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.259 | 
     | clock__L3_I76/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.117 |   -0.256 | 
     | clock__L3_I76/Z              |   ^   | clock__L3_N76 | CLKBUF_X2 | 0.077 |   0.193 |   -0.179 | 
     | UBTB/predict_PC_reg[4][1]/CK |   ^   | clock__L3_N76 | DFFR_X1   | 0.002 |   0.195 |   -0.177 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[1][2]/CK 
Endpoint:   UBTB/predict_PC_reg[1][2]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.196
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.489
  Arrival Time                  0.117
  Slack Time                   -0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.372 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.384 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.476 | 
     | UBTB/predict_PC_reg[1][2]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.117 |    0.489 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.372 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.370 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.332 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.331 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.259 | 
     | clock__L3_I77/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.117 |   -0.255 | 
     | clock__L3_I77/Z              |   ^   | clock__L3_N77 | CLKBUF_X2 | 0.077 |   0.193 |   -0.178 | 
     | UBTB/predict_PC_reg[1][2]/CK |   ^   | clock__L3_N77 | DFFR_X1   | 0.003 |   0.196 |   -0.176 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Removal Check with Pin UBTB/write_enable_reg[1]/CK 
Endpoint:   UBTB/write_enable_reg[1]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.187
+ Removal                       0.290
+ Phase Shift                   0.000
= Required Time                 0.476
  Arrival Time                  0.105
  Slack Time                   -0.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                             |       |            |         |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                         |   v   | rst        |         |       |   0.000 |    0.371 | 
     | UBTB/U608/A                 |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.384 | 
     | UBTB/U608/ZN                |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.475 | 
     | UBTB/write_enable_reg[1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.001 |   0.105 |    0.476 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.371 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.370 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.332 | 
     | clock__L2_I3/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.330 | 
     | clock__L2_I3/Z              |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.258 | 
     | clock__L3_I67/A             |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.009 |   0.122 |   -0.250 | 
     | clock__L3_I67/Z             |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.062 |   0.184 |   -0.187 | 
     | UBTB/write_enable_reg[1]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.187 |   -0.185 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Removal Check with Pin UBTB/pred_x_4/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_4/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.185
+ Removal                       0.203
+ Phase Shift                   0.000
= Required Time                 0.387
  Arrival Time                  0.017
  Slack Time                   -0.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.370 | 
     | UBTB/pred_x_4/U2/A            |   v   | rst               | INV_X1  | 0.001 |   0.001 |    0.371 | 
     | UBTB/pred_x_4/U2/ZN           |   ^   | UBTB/pred_x_4/n12 | INV_X1  | 0.016 |   0.017 |    0.387 | 
     | UBTB/pred_x_4/STATE_reg[0]/RN |   ^   | UBTB/pred_x_4/n12 | DFFR_X1 | 0.000 |   0.017 |    0.387 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.370 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.369 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.331 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.329 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.257 | 
     | clock__L3_I78/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.009 |   0.122 |   -0.248 | 
     | clock__L3_I78/Z               |   ^   | clock__L3_N78 | CLKBUF_X3 | 0.062 |   0.183 |   -0.187 | 
     | UBTB/pred_x_4/STATE_reg[0]/CK |   ^   | clock__L3_N78 | DFFR_X1   | 0.001 |   0.185 |   -0.186 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Removal Check with Pin UBTB/pred_x_4/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_4/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.184
+ Removal                       0.203
+ Phase Shift                   0.000
= Required Time                 0.387
  Arrival Time                  0.017
  Slack Time                   -0.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.370 | 
     | UBTB/pred_x_4/U2/A            |   v   | rst               | INV_X1  | 0.001 |   0.001 |    0.371 | 
     | UBTB/pred_x_4/U2/ZN           |   ^   | UBTB/pred_x_4/n12 | INV_X1  | 0.016 |   0.017 |    0.387 | 
     | UBTB/pred_x_4/STATE_reg[1]/RN |   ^   | UBTB/pred_x_4/n12 | DFFR_X1 | 0.000 |   0.017 |    0.387 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.370 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.368 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.331 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.329 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.257 | 
     | clock__L3_I78/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.009 |   0.122 |   -0.248 | 
     | clock__L3_I78/Z               |   ^   | clock__L3_N78 | CLKBUF_X3 | 0.062 |   0.183 |   -0.187 | 
     | UBTB/pred_x_4/STATE_reg[1]/CK |   ^   | clock__L3_N78 | DFFR_X1   | 0.001 |   0.184 |   -0.186 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[4][8]/CK 
Endpoint:   UBTB/predict_PC_reg[4][8]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.194
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.487
  Arrival Time                  0.117
  Slack Time                   -0.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.370 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.382 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.474 | 
     | UBTB/predict_PC_reg[4][8]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.117 |    0.487 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.370 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.368 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.330 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.329 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.257 | 
     | clock__L3_I76/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.117 |   -0.253 | 
     | clock__L3_I76/Z              |   ^   | clock__L3_N76 | CLKBUF_X2 | 0.077 |   0.193 |   -0.176 | 
     | UBTB/predict_PC_reg[4][8]/CK |   ^   | clock__L3_N76 | DFFR_X1   | 0.001 |   0.194 |   -0.176 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[1][31]/CK 
Endpoint:   UBTB/predict_PC_reg[1][31]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.185
+ Removal                       0.290
+ Phase Shift                   0.000
= Required Time                 0.475
  Arrival Time                  0.106
  Slack Time                   -0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.369 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.382 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.473 | 
     | UBTB/predict_PC_reg[1][31]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.002 |   0.106 |    0.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.369 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.368 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.330 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.328 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.256 | 
     | clock__L3_I72/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.009 |   0.122 |   -0.248 | 
     | clock__L3_I72/Z               |   ^   | clock__L3_N72 | CLKBUF_X3 | 0.063 |   0.185 |   -0.185 | 
     | UBTB/predict_PC_reg[1][31]/CK |   ^   | clock__L3_N72 | DFFR_X1   | 0.001 |   0.185 |   -0.184 | 
     +------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[12][24]/CK 
Endpoint:   UBTB/predict_PC_reg[12][24]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.196
+ Removal                       0.292
+ Phase Shift                   0.000
= Required Time                 0.488
  Arrival Time                  0.118
  Slack Time                   -0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                                |       |            |         |       |  Time   |   Time   | 
     |--------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst        |         |       |   0.000 |    0.369 | 
     | UBTB/U611/A                    |   v   | rst        | INV_X2  | 0.019 |   0.019 |    0.388 | 
     | UBTB/U611/ZN                   |   ^   | UBTB/n2289 | INV_X2  | 0.099 |   0.118 |    0.487 | 
     | UBTB/predict_PC_reg[12][24]/RN |   ^   | UBTB/n2289 | DFFR_X1 | 0.001 |   0.118 |    0.488 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.369 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.367 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.330 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.328 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.256 | 
     | clock__L3_I65/A                |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.008 |   0.121 |   -0.248 | 
     | clock__L3_I65/Z                |   ^   | clock__L3_N65 | CLKBUF_X2 | 0.073 |   0.194 |   -0.175 | 
     | UBTB/predict_PC_reg[12][24]/CK |   ^   | clock__L3_N65 | DFFR_X1   | 0.002 |   0.196 |   -0.173 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Removal Check with Pin UBTB/write_enable_reg[12]/CK 
Endpoint:   UBTB/write_enable_reg[12]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.184
+ Removal                       0.289
+ Phase Shift                   0.000
= Required Time                 0.473
  Arrival Time                  0.105
  Slack Time                   -0.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.368 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.380 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.472 | 
     | UBTB/write_enable_reg[12]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.001 |   0.105 |    0.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.368 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.366 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.329 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.327 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.255 | 
     | clock__L3_I66/A              |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.009 |   0.122 |   -0.246 | 
     | clock__L3_I66/Z              |   ^   | clock__L3_N66 | CLKBUF_X3 | 0.062 |   0.183 |   -0.185 | 
     | UBTB/write_enable_reg[12]/CK |   ^   | clock__L3_N66 | DFFR_X1   | 0.000 |   0.184 |   -0.184 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[1][28]/CK 
Endpoint:   UBTB/predict_PC_reg[1][28]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.185
+ Removal                       0.290
+ Phase Shift                   0.000
= Required Time                 0.475
  Arrival Time                  0.109
  Slack Time                   -0.366
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.366 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.378 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.470 | 
     | UBTB/predict_PC_reg[1][28]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.006 |   0.109 |    0.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.366 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.364 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.326 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.325 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.253 | 
     | clock__L3_I75/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.007 |   0.120 |   -0.246 | 
     | clock__L3_I75/Z               |   ^   | clock__L3_N75 | CLKBUF_X3 | 0.064 |   0.184 |   -0.182 | 
     | UBTB/predict_PC_reg[1][28]/CK |   ^   | clock__L3_N75 | DFFR_X1   | 0.001 |   0.185 |   -0.181 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[9][22]/CK 
Endpoint:   UBTB/predict_PC_reg[9][22]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.197
+ Removal                       0.290
+ Phase Shift                   0.000
= Required Time                 0.487
  Arrival Time                  0.123
  Slack Time                   -0.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.364 | 
     | UBTB/U592/A                   |   v   | rst        | INV_X2  | 0.018 |   0.018 |    0.382 | 
     | UBTB/U592/ZN                  |   ^   | UBTB/n2296 | INV_X2  | 0.102 |   0.120 |    0.484 | 
     | UBTB/predict_PC_reg[9][22]/RN |   ^   | UBTB/n2296 | DFFR_X1 | 0.003 |   0.123 |    0.487 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.364 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.362 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.324 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.323 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.251 | 
     | clock__L3_I82/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.005 |   0.118 |   -0.246 | 
     | clock__L3_I82/Z               |   ^   | clock__L3_N82 | CLKBUF_X2 | 0.078 |   0.195 |   -0.168 | 
     | UBTB/predict_PC_reg[9][22]/CK |   ^   | clock__L3_N82 | DFFR_X1   | 0.002 |   0.197 |   -0.167 | 
     +------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[6][7]/CK 
Endpoint:   UBTB/predict_PC_reg[6][7]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.195
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.488
  Arrival Time                  0.124
  Slack Time                   -0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.363 | 
     | UBTB/U611/A                  |   v   | rst        | INV_X2  | 0.019 |   0.019 |    0.382 | 
     | UBTB/U611/ZN                 |   ^   | UBTB/n2289 | INV_X2  | 0.099 |   0.118 |    0.481 | 
     | UBTB/predict_PC_reg[6][7]/RN |   ^   | UBTB/n2289 | DFFR_X1 | 0.007 |   0.124 |    0.488 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.363 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.362 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.324 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.323 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.251 | 
     | clock__L3_I76/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.117 |   -0.247 | 
     | clock__L3_I76/Z              |   ^   | clock__L3_N76 | CLKBUF_X2 | 0.077 |   0.193 |   -0.170 | 
     | UBTB/predict_PC_reg[6][7]/CK |   ^   | clock__L3_N76 | DFFR_X1   | 0.002 |   0.195 |   -0.168 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[8][7]/CK 
Endpoint:   UBTB/predict_PC_reg[8][7]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.196
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.488
  Arrival Time                  0.125
  Slack Time                   -0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.363 | 
     | UBTB/U611/A                  |   v   | rst        | INV_X2  | 0.019 |   0.019 |    0.382 | 
     | UBTB/U611/ZN                 |   ^   | UBTB/n2289 | INV_X2  | 0.099 |   0.118 |    0.481 | 
     | UBTB/predict_PC_reg[8][7]/RN |   ^   | UBTB/n2289 | DFFR_X1 | 0.007 |   0.125 |    0.488 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.363 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.362 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.324 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.322 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.250 | 
     | clock__L3_I77/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.117 |   -0.247 | 
     | clock__L3_I77/Z              |   ^   | clock__L3_N77 | CLKBUF_X2 | 0.077 |   0.193 |   -0.170 | 
     | UBTB/predict_PC_reg[8][7]/CK |   ^   | clock__L3_N77 | DFFR_X1   | 0.003 |   0.196 |   -0.167 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Removal Check with Pin UBTB/pred_x_5/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_5/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.184
+ Removal                       0.203
+ Phase Shift                   0.000
= Required Time                 0.387
  Arrival Time                  0.024
  Slack Time                   -0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.363 | 
     | UBTB/pred_x_5/U2/A            |   v   | rst               | INV_X1  | 0.003 |   0.003 |    0.366 | 
     | UBTB/pred_x_5/U2/ZN           |   ^   | UBTB/pred_x_5/n12 | INV_X1  | 0.021 |   0.024 |    0.387 | 
     | UBTB/pred_x_5/STATE_reg[1]/RN |   ^   | UBTB/pred_x_5/n12 | DFFR_X1 | 0.000 |   0.024 |    0.387 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.363 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.361 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.324 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.322 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.250 | 
     | clock__L3_I78/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.009 |   0.122 |   -0.241 | 
     | clock__L3_I78/Z               |   ^   | clock__L3_N78 | CLKBUF_X3 | 0.062 |   0.183 |   -0.180 | 
     | UBTB/pred_x_5/STATE_reg[1]/CK |   ^   | clock__L3_N78 | DFFR_X1   | 0.001 |   0.184 |   -0.179 | 
     +------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Removal Check with Pin UBTB/pred_x_5/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_5/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.184
+ Removal                       0.203
+ Phase Shift                   0.000
= Required Time                 0.387
  Arrival Time                  0.024
  Slack Time                   -0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.363 | 
     | UBTB/pred_x_5/U2/A            |   v   | rst               | INV_X1  | 0.003 |   0.003 |    0.366 | 
     | UBTB/pred_x_5/U2/ZN           |   ^   | UBTB/pred_x_5/n12 | INV_X1  | 0.021 |   0.024 |    0.387 | 
     | UBTB/pred_x_5/STATE_reg[0]/RN |   ^   | UBTB/pred_x_5/n12 | DFFR_X1 | 0.000 |   0.024 |    0.387 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.363 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.361 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.324 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.322 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.250 | 
     | clock__L3_I78/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.009 |   0.122 |   -0.241 | 
     | clock__L3_I78/Z               |   ^   | clock__L3_N78 | CLKBUF_X3 | 0.062 |   0.183 |   -0.179 | 
     | UBTB/pred_x_5/STATE_reg[0]/CK |   ^   | clock__L3_N78 | DFFR_X1   | 0.001 |   0.184 |   -0.179 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[9][21]/CK 
Endpoint:   UBTB/predict_PC_reg[9][21]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.197
+ Removal                       0.290
+ Phase Shift                   0.000
= Required Time                 0.487
  Arrival Time                  0.124
  Slack Time                   -0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.363 | 
     | UBTB/U592/A                   |   v   | rst        | INV_X2  | 0.018 |   0.018 |    0.381 | 
     | UBTB/U592/ZN                  |   ^   | UBTB/n2296 | INV_X2  | 0.102 |   0.120 |    0.483 | 
     | UBTB/predict_PC_reg[9][21]/RN |   ^   | UBTB/n2296 | DFFR_X1 | 0.003 |   0.124 |    0.487 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.363 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.361 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.324 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.322 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.250 | 
     | clock__L3_I82/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.005 |   0.118 |   -0.245 | 
     | clock__L3_I82/Z               |   ^   | clock__L3_N82 | CLKBUF_X2 | 0.078 |   0.195 |   -0.168 | 
     | UBTB/predict_PC_reg[9][21]/CK |   ^   | clock__L3_N82 | DFFR_X1   | 0.001 |   0.197 |   -0.166 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[11][1]/CK 
Endpoint:   UBTB/predict_PC_reg[11][1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.188
+ Removal                       0.291
+ Phase Shift                   0.000
= Required Time                 0.479
  Arrival Time                  0.116
  Slack Time                   -0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.363 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.375 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.467 | 
     | UBTB/predict_PC_reg[11][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.012 |   0.116 |    0.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.363 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.361 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.323 | 
     | clock__L2_I1/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.322 | 
     | clock__L2_I1/Z                |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.246 | 
     | clock__L3_I33/A               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.121 |   -0.242 | 
     | clock__L3_I33/Z               |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.065 |   0.186 |   -0.177 | 
     | UBTB/predict_PC_reg[11][1]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.002 |   0.188 |   -0.174 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[10][1]/CK 
Endpoint:   UBTB/predict_PC_reg[10][1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.188
+ Removal                       0.291
+ Phase Shift                   0.000
= Required Time                 0.479
  Arrival Time                  0.116
  Slack Time                   -0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.363 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.375 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.467 | 
     | UBTB/predict_PC_reg[10][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.012 |   0.116 |    0.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.363 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.361 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.323 | 
     | clock__L2_I1/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.322 | 
     | clock__L2_I1/Z                |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.245 | 
     | clock__L3_I33/A               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.121 |   -0.242 | 
     | clock__L3_I33/Z               |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.065 |   0.186 |   -0.177 | 
     | UBTB/predict_PC_reg[10][1]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.002 |   0.188 |   -0.174 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[8][2]/CK 
Endpoint:   UBTB/predict_PC_reg[8][2]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.196
+ Removal                       0.286
+ Phase Shift                   0.000
= Required Time                 0.482
  Arrival Time                  0.119
  Slack Time                   -0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.363 | 
     | UBTB/U679/A                  |   v   | rst        | INV_X2  | 0.022 |   0.022 |    0.384 | 
     | UBTB/U679/ZN                 |   ^   | UBTB/n2300 | INV_X2  | 0.094 |   0.116 |    0.479 | 
     | UBTB/predict_PC_reg[8][2]/RN |   ^   | UBTB/n2300 | DFFR_X1 | 0.003 |   0.119 |    0.482 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.363 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.361 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.323 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.322 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.250 | 
     | clock__L3_I77/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.117 |   -0.246 | 
     | clock__L3_I77/Z              |   ^   | clock__L3_N77 | CLKBUF_X2 | 0.077 |   0.193 |   -0.169 | 
     | UBTB/predict_PC_reg[8][2]/CK |   ^   | clock__L3_N77 | DFFR_X1   | 0.003 |   0.196 |   -0.167 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[6][8]/CK 
Endpoint:   UBTB/predict_PC_reg[6][8]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.196
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.488
  Arrival Time                  0.126
  Slack Time                   -0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.362 | 
     | UBTB/U611/A                  |   v   | rst        | INV_X2  | 0.019 |   0.019 |    0.381 | 
     | UBTB/U611/ZN                 |   ^   | UBTB/n2289 | INV_X2  | 0.099 |   0.118 |    0.480 | 
     | UBTB/predict_PC_reg[6][8]/RN |   ^   | UBTB/n2289 | DFFR_X1 | 0.008 |   0.126 |    0.488 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.362 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.361 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.323 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.321 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.249 | 
     | clock__L3_I81/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.117 |   -0.245 | 
     | clock__L3_I81/Z              |   ^   | clock__L3_N81 | CLKBUF_X2 | 0.076 |   0.193 |   -0.169 | 
     | UBTB/predict_PC_reg[6][8]/CK |   ^   | clock__L3_N81 | DFFR_X1   | 0.002 |   0.196 |   -0.167 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[13][16]/CK 
Endpoint:   UBTB/predict_PC_reg[13][16]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.195
+ Removal                       0.289
+ Phase Shift                   0.000
= Required Time                 0.485
  Arrival Time                  0.123
  Slack Time                   -0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                                |       |            |         |       |  Time   |   Time   | 
     |--------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst        |         |       |   0.000 |    0.362 | 
     | UBTB/U592/A                    |   v   | rst        | INV_X2  | 0.018 |   0.018 |    0.380 | 
     | UBTB/U592/ZN                   |   ^   | UBTB/n2296 | INV_X2  | 0.102 |   0.120 |    0.482 | 
     | UBTB/predict_PC_reg[13][16]/RN |   ^   | UBTB/n2296 | DFFR_X1 | 0.002 |   0.123 |    0.485 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.362 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.360 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.323 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.321 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.249 | 
     | clock__L3_I65/A                |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.008 |   0.121 |   -0.241 | 
     | clock__L3_I65/Z                |   ^   | clock__L3_N65 | CLKBUF_X2 | 0.073 |   0.194 |   -0.168 | 
     | UBTB/predict_PC_reg[13][16]/CK |   ^   | clock__L3_N65 | DFFR_X1   | 0.001 |   0.195 |   -0.167 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[2][7]/CK 
Endpoint:   UBTB/predict_PC_reg[2][7]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.194
+ Removal                       0.293
+ Phase Shift                   0.000
= Required Time                 0.487
  Arrival Time                  0.125
  Slack Time                   -0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.362 | 
     | UBTB/U611/A                  |   v   | rst        | INV_X2  | 0.019 |   0.019 |    0.381 | 
     | UBTB/U611/ZN                 |   ^   | UBTB/n2289 | INV_X2  | 0.099 |   0.118 |    0.480 | 
     | UBTB/predict_PC_reg[2][7]/RN |   ^   | UBTB/n2289 | DFFR_X1 | 0.007 |   0.125 |    0.487 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.362 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.360 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.322 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.321 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.249 | 
     | clock__L3_I77/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.117 |   -0.245 | 
     | clock__L3_I77/Z              |   ^   | clock__L3_N77 | CLKBUF_X2 | 0.077 |   0.193 |   -0.169 | 
     | UBTB/predict_PC_reg[2][7]/CK |   ^   | clock__L3_N77 | DFFR_X1   | 0.001 |   0.194 |   -0.168 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[15][16]/CK 
Endpoint:   UBTB/predict_PC_reg[15][16]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.196
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.481
  Arrival Time                  0.120
  Slack Time                   -0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                                |       |            |         |       |  Time   |   Time   | 
     |--------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst        |         |       |   0.000 |    0.362 | 
     | UBTB/U679/A                    |   v   | rst        | INV_X2  | 0.022 |   0.022 |    0.383 | 
     | UBTB/U679/ZN                   |   ^   | UBTB/n2300 | INV_X2  | 0.094 |   0.116 |    0.478 | 
     | UBTB/predict_PC_reg[15][16]/RN |   ^   | UBTB/n2300 | DFFR_X1 | 0.004 |   0.120 |    0.481 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.362 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.360 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.322 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.321 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.249 | 
     | clock__L3_I65/A                |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.008 |   0.121 |   -0.241 | 
     | clock__L3_I65/Z                |   ^   | clock__L3_N65 | CLKBUF_X2 | 0.073 |   0.194 |   -0.168 | 
     | UBTB/predict_PC_reg[15][16]/CK |   ^   | clock__L3_N65 | DFFR_X1   | 0.002 |   0.196 |   -0.166 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[6][1]/CK 
Endpoint:   UBTB/predict_PC_reg[6][1]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.185
+ Removal                       0.291
+ Phase Shift                   0.000
= Required Time                 0.476
  Arrival Time                  0.115
  Slack Time                   -0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.361 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.374 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.465 | 
     | UBTB/predict_PC_reg[6][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.011 |   0.115 |    0.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.361 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.360 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.322 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.320 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.248 | 
     | clock__L3_I74/A              |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.007 |   0.120 |   -0.241 | 
     | clock__L3_I74/Z              |   ^   | clock__L3_N74 | CLKBUF_X3 | 0.064 |   0.184 |   -0.177 | 
     | UBTB/predict_PC_reg[6][1]/CK |   ^   | clock__L3_N74 | DFFR_X1   | 0.002 |   0.185 |   -0.176 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[9][17]/CK 
Endpoint:   UBTB/predict_PC_reg[9][17]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.195
+ Removal                       0.289
+ Phase Shift                   0.000
= Required Time                 0.484
  Arrival Time                  0.123
  Slack Time                   -0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.361 | 
     | UBTB/U592/A                   |   v   | rst        | INV_X2  | 0.018 |   0.018 |    0.380 | 
     | UBTB/U592/ZN                  |   ^   | UBTB/n2296 | INV_X2  | 0.102 |   0.120 |    0.482 | 
     | UBTB/predict_PC_reg[9][17]/RN |   ^   | UBTB/n2296 | DFFR_X1 | 0.003 |   0.123 |    0.484 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.361 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.360 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.322 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.320 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.248 | 
     | clock__L3_I65/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.008 |   0.121 |   -0.240 | 
     | clock__L3_I65/Z               |   ^   | clock__L3_N65 | CLKBUF_X2 | 0.073 |   0.194 |   -0.167 | 
     | UBTB/predict_PC_reg[9][17]/CK |   ^   | clock__L3_N65 | DFFR_X1   | 0.001 |   0.195 |   -0.166 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[9][16]/CK 
Endpoint:   UBTB/predict_PC_reg[9][16]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.195
+ Removal                       0.289
+ Phase Shift                   0.000
= Required Time                 0.484
  Arrival Time                  0.123
  Slack Time                   -0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.361 | 
     | UBTB/U592/A                   |   v   | rst        | INV_X2  | 0.018 |   0.018 |    0.379 | 
     | UBTB/U592/ZN                  |   ^   | UBTB/n2296 | INV_X2  | 0.102 |   0.120 |    0.481 | 
     | UBTB/predict_PC_reg[9][16]/RN |   ^   | UBTB/n2296 | DFFR_X1 | 0.003 |   0.123 |    0.484 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.361 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.359 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.322 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.320 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.248 | 
     | clock__L3_I65/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.008 |   0.121 |   -0.240 | 
     | clock__L3_I65/Z               |   ^   | clock__L3_N65 | CLKBUF_X2 | 0.073 |   0.194 |   -0.167 | 
     | UBTB/predict_PC_reg[9][16]/CK |   ^   | clock__L3_N65 | DFFR_X1   | 0.001 |   0.195 |   -0.166 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[9][19]/CK 
Endpoint:   UBTB/predict_PC_reg[9][19]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.195
+ Removal                       0.289
+ Phase Shift                   0.000
= Required Time                 0.484
  Arrival Time                  0.123
  Slack Time                   -0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.361 | 
     | UBTB/U592/A                   |   v   | rst        | INV_X2  | 0.018 |   0.018 |    0.379 | 
     | UBTB/U592/ZN                  |   ^   | UBTB/n2296 | INV_X2  | 0.102 |   0.120 |    0.481 | 
     | UBTB/predict_PC_reg[9][19]/RN |   ^   | UBTB/n2296 | DFFR_X1 | 0.003 |   0.123 |    0.484 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.361 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.359 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.321 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.320 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.248 | 
     | clock__L3_I65/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.008 |   0.121 |   -0.240 | 
     | clock__L3_I65/Z               |   ^   | clock__L3_N65 | CLKBUF_X2 | 0.073 |   0.194 |   -0.167 | 
     | UBTB/predict_PC_reg[9][19]/CK |   ^   | clock__L3_N65 | DFFR_X1   | 0.001 |   0.195 |   -0.166 | 
     +------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[5][1]/CK 
Endpoint:   UBTB/predict_PC_reg[5][1]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.185
+ Removal                       0.291
+ Phase Shift                   0.000
= Required Time                 0.476
  Arrival Time                  0.115
  Slack Time                   -0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.361 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.373 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.465 | 
     | UBTB/predict_PC_reg[5][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.012 |   0.115 |    0.476 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.361 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.359 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.321 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.320 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.248 | 
     | clock__L3_I74/A              |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.007 |   0.120 |   -0.241 | 
     | clock__L3_I74/Z              |   ^   | clock__L3_N74 | CLKBUF_X3 | 0.064 |   0.184 |   -0.177 | 
     | UBTB/predict_PC_reg[5][1]/CK |   ^   | clock__L3_N74 | DFFR_X1   | 0.002 |   0.185 |   -0.175 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[2][2]/CK 
Endpoint:   UBTB/predict_PC_reg[2][2]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.194
+ Removal                       0.286
+ Phase Shift                   0.000
= Required Time                 0.480
  Arrival Time                  0.119
  Slack Time                   -0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.361 | 
     | UBTB/U679/A                  |   v   | rst        | INV_X2  | 0.022 |   0.022 |    0.382 | 
     | UBTB/U679/ZN                 |   ^   | UBTB/n2300 | INV_X2  | 0.094 |   0.116 |    0.476 | 
     | UBTB/predict_PC_reg[2][2]/RN |   ^   | UBTB/n2300 | DFFR_X1 | 0.003 |   0.119 |    0.480 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.361 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.359 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.321 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.320 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.248 | 
     | clock__L3_I77/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.117 |   -0.244 | 
     | clock__L3_I77/Z              |   ^   | clock__L3_N77 | CLKBUF_X2 | 0.077 |   0.193 |   -0.167 | 
     | UBTB/predict_PC_reg[2][2]/CK |   ^   | clock__L3_N77 | DFFR_X1   | 0.000 |   0.194 |   -0.167 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[5][21]/CK 
Endpoint:   UBTB/predict_PC_reg[5][21]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.195
+ Removal                       0.290
+ Phase Shift                   0.000
= Required Time                 0.485
  Arrival Time                  0.124
  Slack Time                   -0.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.360 | 
     | UBTB/U592/A                   |   v   | rst        | INV_X2  | 0.018 |   0.018 |    0.379 | 
     | UBTB/U592/ZN                  |   ^   | UBTB/n2296 | INV_X2  | 0.102 |   0.120 |    0.481 | 
     | UBTB/predict_PC_reg[5][21]/RN |   ^   | UBTB/n2296 | DFFR_X1 | 0.004 |   0.124 |    0.485 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.361 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.359 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.321 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.320 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.248 | 
     | clock__L3_I76/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.117 |   -0.244 | 
     | clock__L3_I76/Z               |   ^   | clock__L3_N76 | CLKBUF_X2 | 0.077 |   0.193 |   -0.167 | 
     | UBTB/predict_PC_reg[5][21]/CK |   ^   | clock__L3_N76 | DFFR_X1   | 0.002 |   0.195 |   -0.166 | 
     +------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[6][2]/CK 
Endpoint:   UBTB/predict_PC_reg[6][2]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.194
+ Removal                       0.286
+ Phase Shift                   0.000
= Required Time                 0.480
  Arrival Time                  0.119
  Slack Time                   -0.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.360 | 
     | UBTB/U679/A                  |   v   | rst        | INV_X2  | 0.022 |   0.022 |    0.382 | 
     | UBTB/U679/ZN                 |   ^   | UBTB/n2300 | INV_X2  | 0.094 |   0.116 |    0.476 | 
     | UBTB/predict_PC_reg[6][2]/RN |   ^   | UBTB/n2300 | DFFR_X1 | 0.003 |   0.119 |    0.480 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.360 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.359 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.321 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.319 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.247 | 
     | clock__L3_I76/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.117 |   -0.244 | 
     | clock__L3_I76/Z              |   ^   | clock__L3_N76 | CLKBUF_X2 | 0.077 |   0.193 |   -0.167 | 
     | UBTB/predict_PC_reg[6][2]/CK |   ^   | clock__L3_N76 | DFFR_X1   | 0.001 |   0.194 |   -0.167 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[15][17]/CK 
Endpoint:   UBTB/predict_PC_reg[15][17]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.196
+ Removal                       0.286
+ Phase Shift                   0.000
= Required Time                 0.482
  Arrival Time                  0.121
  Slack Time                   -0.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                                |       |            |         |       |  Time   |   Time   | 
     |--------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst        |         |       |   0.000 |    0.360 | 
     | UBTB/U679/A                    |   v   | rst        | INV_X2  | 0.022 |   0.022 |    0.382 | 
     | UBTB/U679/ZN                   |   ^   | UBTB/n2300 | INV_X2  | 0.094 |   0.116 |    0.476 | 
     | UBTB/predict_PC_reg[15][17]/RN |   ^   | UBTB/n2300 | DFFR_X1 | 0.005 |   0.121 |    0.482 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.360 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.359 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.321 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.319 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.247 | 
     | clock__L3_I65/A                |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.008 |   0.121 |   -0.239 | 
     | clock__L3_I65/Z                |   ^   | clock__L3_N65 | CLKBUF_X2 | 0.073 |   0.194 |   -0.166 | 
     | UBTB/predict_PC_reg[15][17]/CK |   ^   | clock__L3_N65 | DFFR_X1   | 0.002 |   0.196 |   -0.164 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[10][17]/CK 
Endpoint:   UBTB/predict_PC_reg[10][17]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.195
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.480
  Arrival Time                  0.120
  Slack Time                   -0.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                                |       |            |         |       |  Time   |   Time   | 
     |--------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst        |         |       |   0.000 |    0.360 | 
     | UBTB/U679/A                    |   v   | rst        | INV_X2  | 0.022 |   0.022 |    0.382 | 
     | UBTB/U679/ZN                   |   ^   | UBTB/n2300 | INV_X2  | 0.094 |   0.116 |    0.476 | 
     | UBTB/predict_PC_reg[10][17]/RN |   ^   | UBTB/n2300 | DFFR_X1 | 0.005 |   0.120 |    0.480 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.360 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.358 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.321 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.319 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.247 | 
     | clock__L3_I65/A                |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.008 |   0.121 |   -0.239 | 
     | clock__L3_I65/Z                |   ^   | clock__L3_N65 | CLKBUF_X2 | 0.073 |   0.194 |   -0.166 | 
     | UBTB/predict_PC_reg[10][17]/CK |   ^   | clock__L3_N65 | DFFR_X1   | 0.001 |   0.195 |   -0.165 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[8][17]/CK 
Endpoint:   UBTB/predict_PC_reg[8][17]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.195
+ Removal                       0.286
+ Phase Shift                   0.000
= Required Time                 0.481
  Arrival Time                  0.121
  Slack Time                   -0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.359 | 
     | UBTB/U679/A                   |   v   | rst        | INV_X2  | 0.022 |   0.022 |    0.381 | 
     | UBTB/U679/ZN                  |   ^   | UBTB/n2300 | INV_X2  | 0.094 |   0.116 |    0.475 | 
     | UBTB/predict_PC_reg[8][17]/RN |   ^   | UBTB/n2300 | DFFR_X1 | 0.005 |   0.121 |    0.481 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.359 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.358 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.320 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.319 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.247 | 
     | clock__L3_I65/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.008 |   0.121 |   -0.239 | 
     | clock__L3_I65/Z               |   ^   | clock__L3_N65 | CLKBUF_X2 | 0.073 |   0.194 |   -0.165 | 
     | UBTB/predict_PC_reg[8][17]/CK |   ^   | clock__L3_N65 | DFFR_X1   | 0.001 |   0.195 |   -0.164 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[5][0]/CK 
Endpoint:   UBTB/predict_PC_reg[5][0]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.194
+ Removal                       0.290
+ Phase Shift                   0.000
= Required Time                 0.484
  Arrival Time                  0.124
  Slack Time                   -0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.359 | 
     | UBTB/U592/A                  |   v   | rst        | INV_X2  | 0.018 |   0.018 |    0.378 | 
     | UBTB/U592/ZN                 |   ^   | UBTB/n2296 | INV_X2  | 0.102 |   0.120 |    0.480 | 
     | UBTB/predict_PC_reg[5][0]/RN |   ^   | UBTB/n2296 | DFFR_X1 | 0.004 |   0.124 |    0.484 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.359 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.358 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.320 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.318 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.247 | 
     | clock__L3_I76/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.117 |   -0.243 | 
     | clock__L3_I76/Z              |   ^   | clock__L3_N76 | CLKBUF_X2 | 0.077 |   0.193 |   -0.166 | 
     | UBTB/predict_PC_reg[5][0]/CK |   ^   | clock__L3_N76 | DFFR_X1   | 0.001 |   0.194 |   -0.166 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Removal Check with Pin UBTB/pred_x_2/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_2/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.187
+ Removal                       0.204
+ Phase Shift                   0.000
= Required Time                 0.391
  Arrival Time                  0.031
  Slack Time                   -0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.359 | 
     | UBTB/pred_x_2/U2/A            |   v   | rst               | INV_X1  | 0.007 |   0.007 |    0.366 | 
     | UBTB/pred_x_2/U2/ZN           |   ^   | UBTB/pred_x_2/n12 | INV_X1  | 0.024 |   0.031 |    0.391 | 
     | UBTB/pred_x_2/STATE_reg[1]/RN |   ^   | UBTB/pred_x_2/n12 | DFFR_X1 | 0.000 |   0.031 |    0.391 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.359 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.358 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.320 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.318 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.246 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.009 |   0.122 |   -0.238 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.062 |   0.184 |   -0.175 | 
     | UBTB/pred_x_2/STATE_reg[1]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.003 |   0.187 |   -0.173 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[14][17]/CK 
Endpoint:   UBTB/predict_PC_reg[14][17]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.196
+ Removal                       0.286
+ Phase Shift                   0.000
= Required Time                 0.482
  Arrival Time                  0.122
  Slack Time                   -0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                                |       |            |         |       |  Time   |   Time   | 
     |--------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst        |         |       |   0.000 |    0.359 | 
     | UBTB/U679/A                    |   v   | rst        | INV_X2  | 0.022 |   0.022 |    0.381 | 
     | UBTB/U679/ZN                   |   ^   | UBTB/n2300 | INV_X2  | 0.094 |   0.116 |    0.475 | 
     | UBTB/predict_PC_reg[14][17]/RN |   ^   | UBTB/n2300 | DFFR_X1 | 0.006 |   0.122 |    0.482 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.359 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.358 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.320 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.318 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.246 | 
     | clock__L3_I65/A                |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.008 |   0.121 |   -0.239 | 
     | clock__L3_I65/Z                |   ^   | clock__L3_N65 | CLKBUF_X2 | 0.073 |   0.194 |   -0.165 | 
     | UBTB/predict_PC_reg[14][17]/CK |   ^   | clock__L3_N65 | DFFR_X1   | 0.002 |   0.196 |   -0.163 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Removal Check with Pin UBTB/pred_x_2/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_2/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.187
+ Removal                       0.204
+ Phase Shift                   0.000
= Required Time                 0.390
  Arrival Time                  0.031
  Slack Time                   -0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.359 | 
     | UBTB/pred_x_2/U2/A            |   v   | rst               | INV_X1  | 0.007 |   0.007 |    0.366 | 
     | UBTB/pred_x_2/U2/ZN           |   ^   | UBTB/pred_x_2/n12 | INV_X1  | 0.024 |   0.031 |    0.390 | 
     | UBTB/pred_x_2/STATE_reg[0]/RN |   ^   | UBTB/pred_x_2/n12 | DFFR_X1 | 0.000 |   0.031 |    0.390 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.359 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.358 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.320 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.318 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.246 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.009 |   0.122 |   -0.238 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.062 |   0.184 |   -0.175 | 
     | UBTB/pred_x_2/STATE_reg[0]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.187 |   -0.173 | 
     +------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Removal Check with Pin UBTB/last_PC_reg[2]/CK 
Endpoint:   UBTB/last_PC_reg[2]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.186
+ Removal                       0.290
+ Phase Shift                   0.000
= Required Time                 0.476
  Arrival Time                  0.118
  Slack Time                   -0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                        |       |            |         |       |  Time   |   Time   | 
     |------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                    |   v   | rst        |         |       |   0.000 |    0.359 | 
     | UBTB/U608/A            |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.371 | 
     | UBTB/U608/ZN           |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.463 | 
     | UBTB/last_PC_reg[2]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.014 |   0.118 |    0.476 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                        |       |               |           |       |  Time   |   Time   | 
     |------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                  |   ^   | clock         |           |       |   0.000 |   -0.359 | 
     | clock__L1_I0/A         |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.357 | 
     | clock__L1_I0/Z         |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.320 | 
     | clock__L2_I1/A         |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.318 | 
     | clock__L2_I1/Z         |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.242 | 
     | clock__L3_I23/A        |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.121 |   -0.238 | 
     | clock__L3_I23/Z        |   ^   | clock__L3_N23 | CLKBUF_X3 | 0.064 |   0.185 |   -0.174 | 
     | UBTB/last_PC_reg[2]/CK |   ^   | clock__L3_N23 | DFFR_X1   | 0.001 |   0.186 |   -0.173 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[9][6]/CK 
Endpoint:   UBTB/predict_PC_reg[9][6]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.196
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.497
  Arrival Time                  0.139
  Slack Time                   -0.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.358 | 
     | UBTB/U683/A                  |   v   | rst        | INV_X2  | 0.027 |   0.027 |    0.385 | 
     | UBTB/U683/ZN                 |   ^   | UBTB/n2305 | INV_X2  | 0.108 |   0.135 |    0.493 | 
     | UBTB/predict_PC_reg[9][6]/RN |   ^   | UBTB/n2305 | DFFR_X1 | 0.004 |   0.139 |    0.497 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.358 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.357 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.319 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.317 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.245 | 
     | clock__L3_I81/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.117 |   -0.241 | 
     | clock__L3_I81/Z              |   ^   | clock__L3_N81 | CLKBUF_X2 | 0.076 |   0.193 |   -0.165 | 
     | UBTB/predict_PC_reg[9][6]/CK |   ^   | clock__L3_N81 | DFFR_X1   | 0.002 |   0.196 |   -0.163 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[15][0]/CK 
Endpoint:   UBTB/predict_PC_reg[15][0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.185
+ Removal                       0.290
+ Phase Shift                   0.000
= Required Time                 0.476
  Arrival Time                  0.118
  Slack Time                   -0.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.358 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.370 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.462 | 
     | UBTB/predict_PC_reg[15][0]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.014 |   0.118 |    0.476 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.358 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.356 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.319 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.317 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.245 | 
     | clock__L3_I70/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.009 |   0.122 |   -0.237 | 
     | clock__L3_I70/Z               |   ^   | clock__L3_N70 | CLKBUF_X3 | 0.063 |   0.185 |   -0.173 | 
     | UBTB/predict_PC_reg[15][0]/CK |   ^   | clock__L3_N70 | DFFR_X1   | 0.001 |   0.185 |   -0.173 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[1][0]/CK 
Endpoint:   UBTB/predict_PC_reg[1][0]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.185
+ Removal                       0.290
+ Phase Shift                   0.000
= Required Time                 0.475
  Arrival Time                  0.117
  Slack Time                   -0.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.358 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.012 |   0.012 |    0.370 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.092 |   0.104 |    0.462 | 
     | UBTB/predict_PC_reg[1][0]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.117 |    0.475 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.358 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.356 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.319 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.317 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.072 |   0.113 |   -0.245 | 
     | clock__L3_I71/A              |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.009 |   0.122 |   -0.236 | 
     | clock__L3_I71/Z              |   ^   | clock__L3_N71 | CLKBUF_X3 | 0.063 |   0.184 |   -0.174 | 
     | UBTB/predict_PC_reg[1][0]/CK |   ^   | clock__L3_N71 | DFFR_X1   | 0.001 |   0.185 |   -0.173 | 
     +-----------------------------------------------------------------------------------------------+ 

