<html><body><samp><pre>
<!@TC:1721918265>

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: HAMAS

Implementation : Hanshaking_Test

# Written on Thu Jul 25 10:38:00 2024

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\designer\top\synthesis.fdc"
                         "C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_Logic_Analyzer\synthesis\Hanshaking_Test\instr_sources\syn_dics.sdc"




##### SUMMARY ############################################################

Found 1 issues in 1 out of 3 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                            Ending                                                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                              System                                                              |     10.000           |     No paths         |     No paths         |     No paths                         
System                                                              clk                                                                 |     10.000           |     No paths         |     10.000           |     No paths                         
System                                                              ident_coreinst.comm_block_INST.dr2_tck                              |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                                              jtag_interface_x|identify_clk_int_inferred_clock                    |     10.000           |     No paths         |     No paths         |     No paths                         
System                                                              jtag_interface_x|b10_8Kz_rKlrtX                                     |     10.000           |     No paths         |     No paths         |     No paths                         
System                                                              jtag_interface_x|b9_nv_oQwfYF                                       |     10.000           |     No paths         |     No paths         |     No paths                         
clk                                                                 System                                                              |     10.000           |     No paths         |     No paths         |     No paths                         
clk                                                                 clk                                                                 |     10.000           |     10.000           |     5.000            |     5.000                            
clk                                                                 clockDivider|N_1_inferred_clock                                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
clk                                                                 jtag_interface_x|identify_clk_int_inferred_clock                    |     Diff grp         |     No paths         |     No paths         |     Diff grp                         
ident_coreinst.comm_block_INST.dr2_tck                              System                                                              |     1000.000         |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.dr2_tck                              ident_coreinst.comm_block_INST.dr2_tck                              |     1000.000         |     No paths         |     No paths         |     No paths                         
ident_coreinst.comm_block_INST.dr2_tck                              jtag_interface_x|b10_8Kz_rKlrtX                                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
clockDivider|N_1_inferred_clock                                     System                                                              |     10.000           |     No paths         |     No paths         |     No paths                         
clockDivider|N_1_inferred_clock                                     clk                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
clockDivider|N_1_inferred_clock                                     clockDivider|N_1_inferred_clock                                     |     10.000           |     No paths         |     No paths         |     No paths                         
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
jtag_interface_x|identify_clk_int_inferred_clock                    System                                                              |     10.000           |     No paths         |     No paths         |     No paths                         
jtag_interface_x|identify_clk_int_inferred_clock                    clk                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
jtag_interface_x|identify_clk_int_inferred_clock                    jtag_interface_x|identify_clk_int_inferred_clock                    |     10.000           |     No paths         |     No paths         |     No paths                         
jtag_interface_x|identify_clk_int_inferred_clock                    jtag_interface_x|b9_nv_oQwfYF                                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
jtag_interface_x|b10_8Kz_rKlrtX                                     System                                                              |     10.000           |     No paths         |     No paths         |     No paths                         
jtag_interface_x|b10_8Kz_rKlrtX                                     clk                                                                 |     Diff grp         |     No paths         |     Diff grp         |     No paths                         
jtag_interface_x|b10_8Kz_rKlrtX                                     jtag_interface_x|identify_clk_int_inferred_clock                    |     Diff grp         |     No paths         |     No paths         |     No paths                         
jtag_interface_x|b10_8Kz_rKlrtX                                     jtag_interface_x|b9_nv_oQwfYF                                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
jtag_interface_x|b9_nv_oQwfYF                                       clk                                                                 |     Diff grp         |     No paths         |     Diff grp         |     No paths                         
jtag_interface_x|b9_nv_oQwfYF                                       jtag_interface_x|identify_clk_int_inferred_clock                    |     Diff grp         |     No paths         |     No paths         |     No paths                         
jtag_interface_x|b9_nv_oQwfYF                                       jtag_interface_x|b9_nv_oQwfYF                                       |     10.000           |     No paths         |     No paths         |     No paths                         
===================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK156></a>Unconstrained Start/End Points</a>
******************************

p:atck
p:atdi
p:atdo
p:atms
p:atrstb
p:inSwitch[0]
p:inSwitch[1]
p:outBit1
p:outBit2
p:outBit3
p:outBit4
p:rstn
p:valid


<a name=InapplicableconstraintsCCK157></a>Inapplicable constraints</a>
************************

(none)


<a name=ApplicableConstraintsWithIssuesCCK158></a>Applicable constraints with issues</a>
**********************************

create_clock -name ident_coreinst.comm_block_INST.dr2_tck n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -waveform {0 500.0}
	@W:Z241:"c:/users/user/onedrive/desktop/microship_ece552/git_microchip/led_blinker_logic_analyzer/synthesis/hanshaking_test/instr_sources/syn_dics.fdc":2:0:2:0|Source for clock ident_coreinst.comm_block_INST.dr2_tck should be moved to net ident_coreinst.comm_block_INST.jtagi.b7_oSD_3vW connected to driving cell pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O

<a name=ConstraintsWithMatchingWildcardExpressionsCCK159></a>Constraints with matching wildcard expressions</a>
**********************************************

(none)


<a name=LibraryReportCCK160></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
