Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jun 26 18:43:44 2020
| Host         : DESKTOP-N84G71E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mc_top_wrapper_control_sets_placed.rpt
| Design       : mc_top_wrapper
| Device       : xc7s50
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   286 |
|    Minimum number of control sets                        |   286 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   702 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   286 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |    48 |
| >= 6 to < 8        |    33 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |   140 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             814 |          282 |
| No           | No                    | Yes                    |             279 |           83 |
| No           | Yes                   | No                     |             511 |          214 |
| Yes          | No                    | No                     |            2667 |         1113 |
| Yes          | No                    | Yes                    |             283 |          117 |
| Yes          | Yes                   | No                     |            1440 |          404 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                 Clock Signal                                                                 |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                            | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                          |                1 |              1 |         1.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/reset                                                                                                                            |                1 |              2 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_2                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_1                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                                     |                4 |              4 |         1.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                                    |                3 |              4 |         1.33 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                                      |                3 |              4 |         1.33 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                        | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                                                 | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/SR[0]                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                            | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                2 |              4 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/axi_wr_done_reg_0[0]                                                                                                                                                                             | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                            | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/address[8]                                                                                                                             | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0                                                                                                                                |                3 |              4 |         1.33 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                          | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                4 |              4 |         1.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1__0_n_0                                                                                                                                                 | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                 | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                              |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                       |                2 |              4 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_axi_bready[1][0]                                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                    | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                       |                2 |              4 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                          | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                             | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                       | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                     |                2 |              4 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                       |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_axi_rready[2][0]                                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_axi_bready[2][0]                                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                             | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                       |                2 |              4 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                       |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_0                                                                                                                  | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                       |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                           | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                             | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                      | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                                             | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                2 |              5 |         2.50 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/wr_cmd_counter_2                                                                                                                                                                                             | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                2 |              5 |         2.50 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/st_mr_bvalid[0]                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp[5]_i_1_n_0                                                                                                                     | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                2 |              6 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                        | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                2 |              6 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_2_n_0                                                                                                                       | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                      |                1 |              6 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp20                                                                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                1 |              6 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp[5]_i_1_n_0                                                                                                                      | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                2 |              6 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_2_n_0                                                                                                                      | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                     |                1 |              6 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp20                                                                                                                                                        | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                1 |              6 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                 | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[5]_i_1_n_0                                                                                                                           | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                2 |              6 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/st_mr_bvalid[2]                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              6 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                2 |              6 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/st_mr_bvalid[1]                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[5]_i_1_n_0                                                                                                                           | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              6 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                1 |              6 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/st_mr_bvalid[3]                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                          | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                2 |              6 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | mc_top_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                 | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                2 |              6 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp[5]_i_1_n_0                                                                                                                    | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                2 |              6 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp20                                                                                                                                                       | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                1 |              6 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                2 |              6 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_2_n_0                                                                                                                     | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                    |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                   | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              7 |         7.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address[7]_i_1_n_0                                                                                                                     | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0                                                                                                                                |                6 |              8 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/we_lru                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                   | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                 | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                3 |              8 |         2.67 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                  | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                3 |              8 |         2.67 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                3 |              8 |         2.67 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                3 |              8 |         2.67 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/last_count_1                                                                                                                                                                                     | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/SR[0]                                                                                                                                                                           |                3 |              9 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                                                    | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/SR[0]                                                                                                                                                                           |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/address[4]                                                                                                                             | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0                                                                                                                                |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                     | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                4 |             10 |         2.50 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                      | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                4 |             10 |         2.50 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                       | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                     |                4 |             10 |         2.50 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                          | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                7 |             13 |         1.86 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                        | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                6 |             14 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                           | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |               10 |             17 |         1.70 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                            | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                7 |             17 |         2.43 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                8 |             18 |         2.25 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                          | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                6 |             18 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/cached_tag                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0                                                                                                          |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/SR[0]                                                                                                                                                                           |                8 |             20 |         2.50 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             26 |         4.33 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             27 |         2.70 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             28 |         3.11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                      | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |               12 |             30 |         2.50 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/axi_bridge_u/read_axi_full_u/ram_wr_en                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             30 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/tag[17]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             30 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                      | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |               12 |             30 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/E[0]                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[2]_2[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[2]_4[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_7[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/E[0]                                                                                                                                                               | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0                                                                                                                                |               15 |             32 |         2.13 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]_4[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[31]_i_1_n_0                                                                                                                     | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0                                                                                                                                |               22 |             32 |         1.45 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                                    | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |                7 |             32 |         4.57 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                                | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |               10 |             32 |         3.20 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                                 | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |                7 |             32 |         4.57 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |               10 |             32 |         3.20 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                           | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                      |                9 |             32 |         3.56 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                       | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                6 |             32 |         5.33 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                        | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |               11 |             32 |         2.91 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                          | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                     |                9 |             32 |         3.56 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_4[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[3]_4[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[1]_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]_3[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_3[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[3]_3[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[2]_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_5[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                    |                5 |             32 |         6.40 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_11[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[3]_2[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[1]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_2[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_13[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_10[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]_2[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[3]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[2]_5[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[3]_5[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_8[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_9[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[2]_3[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[2]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_6[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_12[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[3]_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/data_reg[31]_i_2_n_0_BUFG |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |               22 |             33 |         1.50 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |               19 |             33 |         1.74 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |               23 |             33 |         1.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               12 |             34 |         2.83 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             39 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             39 |         4.33 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             39 |         3.25 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             39 |         4.88 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             39 |         3.25 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             39 |         3.90 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_2                                                                                                               |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                                      | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                8 |             44 |         5.50 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                                 | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/SR[0]                                                                                                                                                                           |               15 |             44 |         2.93 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                                 | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/SR[0]                                                                                                                                                                           |                9 |             44 |         4.89 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_4                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_3                                                                                                               |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                               |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_1                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_3                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_2                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_2                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_4                                                                                                               |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_1                                                                                                               |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_wr_ch                                                                                                   | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_1                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_3                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_2                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |               16 |             45 |         2.81 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                8 |             48 |         6.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                9 |             48 |         5.33 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]_0                                                                                                     | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0                                                                                                                                |               28 |             52 |         1.86 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |               18 |             54 |         3.00 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/FSM_sequential_curr_state_reg[2]_0[0]                                                                                                  | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0                                                                                                                                |               20 |             63 |         3.15 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             63 |         2.25 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1__0_n_0                                                                                                                                                 | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |               17 |             64 |         3.76 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                 | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |               14 |             64 |         4.57 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/jtag_master/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                    |               21 |             68 |         3.24 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0                                                                                     |                                                                                                                                                                                                                                         |               44 |             70 |         1.59 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/index[7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               29 |             70 |         2.41 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |               40 |             91 |         2.28 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0                                                                                                                                |               42 |            150 |         3.57 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]_0                                                                                                     |                                                                                                                                                                                                                                         |              141 |            439 |         3.11 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              233 |            725 |         3.11 |
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


