--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Framework.twx Framework.ncd -o Framework.twr Framework.pcf
-ucf OExp01.ucf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.08 2012-12-17)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5096 paths analyzed, 494 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.307ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/CR (SLICE_X58Y47.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/sw_temp_2 (FF)
  Destination:          XLXI_2/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.263ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (1.156 - 1.165)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/sw_temp_2 to XLXI_2/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y57.BQ      Tcko                  0.259   XLXI_2/sw_temp<3>
                                                       XLXI_2/sw_temp_2
    SLICE_X95Y54.A1      net (fanout=1)        0.532   XLXI_2/sw_temp<2>
    SLICE_X95Y54.COUT    Topcya                0.302   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X95Y55.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X95Y55.BMUX    Tcinb                 0.156   XLXI_2/sw_temp_8_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X82Y53.B2      net (fanout=42)       0.845   XLXI_2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X82Y53.B       Tilo                  0.043   XLXI_2/_n0243_inv1_cepot_cepot
                                                       XLXI_2/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X58Y47.CE      net (fanout=6)        0.948   XLXI_2/_n0243_inv1_cepot_cepot
    SLICE_X58Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       XLXI_2/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.263ns (0.938ns logic, 2.325ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/sw_temp_1 (FF)
  Destination:          XLXI_2/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.250ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (1.156 - 1.165)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/sw_temp_1 to XLXI_2/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.DQ      Tcko                  0.259   XLXI_2/sw_temp<1>
                                                       XLXI_2/sw_temp_1
    SLICE_X95Y54.A3      net (fanout=1)        0.519   XLXI_2/sw_temp<1>
    SLICE_X95Y54.COUT    Topcya                0.302   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X95Y55.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X95Y55.BMUX    Tcinb                 0.156   XLXI_2/sw_temp_8_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X82Y53.B2      net (fanout=42)       0.845   XLXI_2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X82Y53.B       Tilo                  0.043   XLXI_2/_n0243_inv1_cepot_cepot
                                                       XLXI_2/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X58Y47.CE      net (fanout=6)        0.948   XLXI_2/_n0243_inv1_cepot_cepot
    SLICE_X58Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       XLXI_2/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (0.938ns logic, 2.312ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/sw_temp_6 (FF)
  Destination:          XLXI_2/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.248ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (1.156 - 1.166)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/sw_temp_6 to XLXI_2/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y55.BQ      Tcko                  0.223   XLXI_2/sw_temp<7>
                                                       XLXI_2/sw_temp_6
    SLICE_X95Y54.C1      net (fanout=1)        0.617   XLXI_2/sw_temp<6>
    SLICE_X95Y54.COUT    Topcyc                0.238   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<2>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X95Y55.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X95Y55.BMUX    Tcinb                 0.156   XLXI_2/sw_temp_8_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X82Y53.B2      net (fanout=42)       0.845   XLXI_2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X82Y53.B       Tilo                  0.043   XLXI_2/_n0243_inv1_cepot_cepot
                                                       XLXI_2/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X58Y47.CE      net (fanout=6)        0.948   XLXI_2/_n0243_inv1_cepot_cepot
    SLICE_X58Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       XLXI_2/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.248ns (0.838ns logic, 2.410ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/CR (SLICE_X58Y47.C1), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/counter1_7 (FF)
  Destination:          XLXI_2/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.106ns (0.547 - 0.653)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/counter1_7 to XLXI_2/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y40.DQ      Tcko                  0.223   XLXI_2/counter1<7>
                                                       XLXI_2/counter1_7
    SLICE_X96Y42.A1      net (fanout=3)        0.475   XLXI_2/counter1<7>
    SLICE_X96Y42.COUT    Topcya                0.302   XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
                                                       XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_lut<0>
                                                       XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
    SLICE_X96Y43.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
    SLICE_X96Y43.AMUX    Tcina                 0.227   XLXI_2/counter1<12>
                                                       XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<4>_inv1_cy
    SLICE_X58Y47.C1      net (fanout=70)       1.729   XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<4>
    SLICE_X58Y47.CLK     Tas                  -0.023   CR_OBUF
                                                       XLXI_2/CR_dpot1
                                                       XLXI_2/CR
    -------------------------------------------------  ---------------------------
    Total                                      2.933ns (0.729ns logic, 2.204ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/counter1_12 (FF)
  Destination:          XLXI_2/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.919ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (0.547 - 0.654)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/counter1_12 to XLXI_2/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y43.DQ      Tcko                  0.223   XLXI_2/counter1<12>
                                                       XLXI_2/counter1_12
    SLICE_X96Y42.B1      net (fanout=3)        0.453   XLXI_2/counter1<12>
    SLICE_X96Y42.COUT    Topcyb                0.310   XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
                                                       XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_lut<1>
                                                       XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
    SLICE_X96Y43.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
    SLICE_X96Y43.AMUX    Tcina                 0.227   XLXI_2/counter1<12>
                                                       XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<4>_inv1_cy
    SLICE_X58Y47.C1      net (fanout=70)       1.729   XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<4>
    SLICE_X58Y47.CLK     Tas                  -0.023   CR_OBUF
                                                       XLXI_2/CR_dpot1
                                                       XLXI_2/CR
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (0.737ns logic, 2.182ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/counter1_15 (FF)
  Destination:          XLXI_2/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (0.547 - 0.654)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/counter1_15 to XLXI_2/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y42.DQ      Tcko                  0.223   XLXI_2/counter1<15>
                                                       XLXI_2/counter1_15
    SLICE_X96Y42.B2      net (fanout=2)        0.448   XLXI_2/counter1<15>
    SLICE_X96Y42.COUT    Topcyb                0.310   XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
                                                       XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_lut<1>
                                                       XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
    SLICE_X96Y43.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
    SLICE_X96Y43.AMUX    Tcina                 0.227   XLXI_2/counter1<12>
                                                       XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<4>_inv1_cy
    SLICE_X58Y47.C1      net (fanout=70)       1.729   XLXI_2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<4>
    SLICE_X58Y47.CLK     Tas                  -0.023   CR_OBUF
                                                       XLXI_2/CR_dpot1
                                                       XLXI_2/CR
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.737ns logic, 2.177ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/SW_OK_15 (SLICE_X70Y50.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/sw_temp_2 (FF)
  Destination:          XLXI_2/SW_OK_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.927ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.554 - 0.653)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/sw_temp_2 to XLXI_2/SW_OK_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y57.BQ      Tcko                  0.259   XLXI_2/sw_temp<3>
                                                       XLXI_2/sw_temp_2
    SLICE_X95Y54.A1      net (fanout=1)        0.532   XLXI_2/sw_temp<2>
    SLICE_X95Y54.COUT    Topcya                0.302   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X95Y55.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X95Y55.BMUX    Tcinb                 0.156   XLXI_2/sw_temp_8_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X82Y53.B2      net (fanout=42)       0.845   XLXI_2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X82Y53.B       Tilo                  0.043   XLXI_2/_n0243_inv1_cepot_cepot
                                                       XLXI_2/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X70Y50.CE      net (fanout=6)        0.612   XLXI_2/_n0243_inv1_cepot_cepot
    SLICE_X70Y50.CLK     Tceck                 0.178   SW_OK<15>
                                                       XLXI_2/SW_OK_15
    -------------------------------------------------  ---------------------------
    Total                                      2.927ns (0.938ns logic, 1.989ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/sw_temp_1 (FF)
  Destination:          XLXI_2/SW_OK_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.554 - 0.653)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/sw_temp_1 to XLXI_2/SW_OK_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.DQ      Tcko                  0.259   XLXI_2/sw_temp<1>
                                                       XLXI_2/sw_temp_1
    SLICE_X95Y54.A3      net (fanout=1)        0.519   XLXI_2/sw_temp<1>
    SLICE_X95Y54.COUT    Topcya                0.302   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X95Y55.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X95Y55.BMUX    Tcinb                 0.156   XLXI_2/sw_temp_8_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X82Y53.B2      net (fanout=42)       0.845   XLXI_2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X82Y53.B       Tilo                  0.043   XLXI_2/_n0243_inv1_cepot_cepot
                                                       XLXI_2/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X70Y50.CE      net (fanout=6)        0.612   XLXI_2/_n0243_inv1_cepot_cepot
    SLICE_X70Y50.CLK     Tceck                 0.178   SW_OK<15>
                                                       XLXI_2/SW_OK_15
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.938ns logic, 1.976ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/sw_temp_6 (FF)
  Destination:          XLXI_2/SW_OK_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 3)
  Clock Path Skew:      -0.100ns (0.554 - 0.654)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/sw_temp_6 to XLXI_2/SW_OK_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y55.BQ      Tcko                  0.223   XLXI_2/sw_temp<7>
                                                       XLXI_2/sw_temp_6
    SLICE_X95Y54.C1      net (fanout=1)        0.617   XLXI_2/sw_temp<6>
    SLICE_X95Y54.COUT    Topcyc                0.238   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<2>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X95Y55.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X95Y55.BMUX    Tcinb                 0.156   XLXI_2/sw_temp_8_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X82Y53.B2      net (fanout=42)       0.845   XLXI_2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X82Y53.B       Tilo                  0.043   XLXI_2/_n0243_inv1_cepot_cepot
                                                       XLXI_2/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X70Y50.CE      net (fanout=6)        0.612   XLXI_2/_n0243_inv1_cepot_cepot
    SLICE_X70Y50.CLK     Tceck                 0.178   SW_OK<15>
                                                       XLXI_2/SW_OK_15
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (0.838ns logic, 2.074ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/state_FSM_FFd1 (SLICE_X38Y65.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/Go_0 (FF)
  Destination:          XLXI_6/P7SEG/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.073 - 0.060)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/Go_0 to XLXI_6/P7SEG/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.AQ      Tcko                  0.100   XLXI_6/P7SEG/Go<1>
                                                       XLXI_6/P7SEG/Go_0
    SLICE_X38Y65.A6      net (fanout=5)        0.117   XLXI_6/P7SEG/Go<0>
    SLICE_X38Y65.CLK     Tah         (-Th)     0.059   XLXI_6/P7SEG/state_FSM_FFd1
                                                       XLXI_6/P7SEG/state_FSM_FFd1-In1
                                                       XLXI_6/P7SEG/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.041ns logic, 0.117ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/EN (SLICE_X38Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/Go_1 (FF)
  Destination:          XLXI_6/P7SEG/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.074 - 0.060)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/Go_1 to XLXI_6/P7SEG/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.BQ      Tcko                  0.100   XLXI_6/P7SEG/Go<1>
                                                       XLXI_6/P7SEG/Go_1
    SLICE_X38Y64.A6      net (fanout=4)        0.122   XLXI_6/P7SEG/Go<1>
    SLICE_X38Y64.CLK     Tah         (-Th)     0.059   SEGEN_OBUF
                                                       XLXI_6/P7SEG/state[1]_Go[1]_Select_16_o1
                                                       XLXI_6/P7SEG/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.041ns logic, 0.122ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/sh_clk_1 (SLICE_X39Y65.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/state_FSM_FFd1 (FF)
  Destination:          XLXI_6/P7SEG/sh_clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/state_FSM_FFd1 to XLXI_6/P7SEG/sh_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.AQ      Tcko                  0.118   XLXI_6/P7SEG/state_FSM_FFd1
                                                       XLXI_6/P7SEG/state_FSM_FFd1
    SLICE_X39Y65.A5      net (fanout=5)        0.094   XLXI_6/P7SEG/state_FSM_FFd1
    SLICE_X39Y65.CLK     Tah         (-Th)     0.032   XLXI_6/P7SEG/sh_clk_1
                                                       XLXI_6/P7SEG/state[1]_GND_13_o_Select_19_o1
                                                       XLXI_6/P7SEG/sh_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.086ns logic, 0.094ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.307|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5096 paths, 0 nets, and 645 connections

Design statistics:
   Minimum period:   3.307ns{1}   (Maximum frequency: 302.389MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 04 14:49:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 771 MB



