#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf4a1d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf599e0 .scope module, "tb" "tb" 3 102;
 .timescale -12 -12;
L_0xf4cf50 .functor NOT 1, L_0xfab280, C4<0>, C4<0>, C4<0>;
L_0xfaa780 .functor XOR 1, L_0xfaaf40, L_0xfaafe0, C4<0>, C4<0>;
L_0xfab170 .functor XOR 1, L_0xfaa780, L_0xfab0d0, C4<0>, C4<0>;
v0xf983d0_0 .net *"_ivl_10", 0 0, L_0xfab0d0;  1 drivers
v0xf984d0_0 .net *"_ivl_12", 0 0, L_0xfab170;  1 drivers
v0xf985b0_0 .net *"_ivl_2", 0 0, L_0xfaaea0;  1 drivers
v0xf98670_0 .net *"_ivl_4", 0 0, L_0xfaaf40;  1 drivers
v0xf98750_0 .net *"_ivl_6", 0 0, L_0xfaafe0;  1 drivers
v0xf98880_0 .net *"_ivl_8", 0 0, L_0xfaa780;  1 drivers
v0xf98960_0 .net "areset", 0 0, v0xf95940_0;  1 drivers
v0xf98a00_0 .var "clk", 0 0;
v0xf98aa0_0 .net "in", 0 0, v0xf95840_0;  1 drivers
v0xf98b40_0 .net "out_dut", 0 0, L_0xfaad20;  1 drivers
v0xf98be0_0 .net "out_ref", 0 0, L_0xfa9270;  1 drivers
v0xf98c80_0 .var/2u "stats1", 159 0;
v0xf98d20_0 .var/2u "strobe", 0 0;
v0xf98de0_0 .net "tb_match", 0 0, L_0xfab280;  1 drivers
v0xf98e80_0 .net "tb_mismatch", 0 0, L_0xf4cf50;  1 drivers
v0xf98f20_0 .net "wavedrom_enable", 0 0, v0xf95ad0_0;  1 drivers
v0xf98fc0_0 .net "wavedrom_title", 511 0, v0xf95b70_0;  1 drivers
L_0xfaaea0 .concat [ 1 0 0 0], L_0xfa9270;
L_0xfaaf40 .concat [ 1 0 0 0], L_0xfa9270;
L_0xfaafe0 .concat [ 1 0 0 0], L_0xfaad20;
L_0xfab0d0 .concat [ 1 0 0 0], L_0xfa9270;
L_0xfab280 .cmp/eeq 1, L_0xfaaea0, L_0xfab170;
S_0xf59b70 .scope module, "good1" "reference_module" 3 143, 3 4 0, S_0xf599e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
P_0xf71970 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xf719b0 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
v0xf4cb40_0 .net *"_ivl_0", 31 0, L_0xf990e0;  1 drivers
L_0x7f2eb75d5018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf4ce30_0 .net *"_ivl_3", 30 0, L_0x7f2eb75d5018;  1 drivers
L_0x7f2eb75d5060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xf4d020_0 .net/2u *"_ivl_4", 31 0, L_0x7f2eb75d5060;  1 drivers
v0xf48120_0 .net "areset", 0 0, v0xf95940_0;  alias, 1 drivers
v0xf483c0_0 .net "clk", 0 0, v0xf98a00_0;  1 drivers
v0xf48680_0 .net "in", 0 0, v0xf95840_0;  alias, 1 drivers
v0xf48e80_0 .var "next", 0 0;
v0xf94750_0 .net "out", 0 0, L_0xfa9270;  alias, 1 drivers
v0xf94810_0 .var "state", 0 0;
E_0xf57cf0 .event posedge, v0xf48120_0, v0xf483c0_0;
E_0xf575e0 .event anyedge, v0xf94810_0, v0xf48680_0;
L_0xf990e0 .concat [ 1 31 0 0], v0xf94810_0, L_0x7f2eb75d5018;
L_0xfa9270 .cmp/eq 32, L_0xf990e0, L_0x7f2eb75d5060;
S_0xf949e0 .scope module, "stim1" "stimulus_gen" 3 138, 3 32 0, S_0xf599e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0xf956a0_0 .net "areset", 0 0, v0xf95940_0;  alias, 1 drivers
v0xf95770_0 .net "clk", 0 0, v0xf98a00_0;  alias, 1 drivers
v0xf95840_0 .var "in", 0 0;
v0xf95940_0 .var "reset", 0 0;
v0xf959e0_0 .net "tb_match", 0 0, L_0xfab280;  alias, 1 drivers
v0xf95ad0_0 .var "wavedrom_enable", 0 0;
v0xf95b70_0 .var "wavedrom_title", 511 0;
E_0xf409f0/0 .event negedge, v0xf483c0_0;
E_0xf409f0/1 .event posedge, v0xf483c0_0;
E_0xf409f0 .event/or E_0xf409f0/0, E_0xf409f0/1;
S_0xf94c80 .scope task, "reset_test" "reset_test" 3 42, 3 42 0, S_0xf949e0;
 .timescale -12 -12;
v0xf94ee0_0 .var/2u "arfail", 0 0;
v0xf94fc0_0 .var "async", 0 0;
v0xf95080_0 .var/2u "datafail", 0 0;
v0xf95120_0 .var/2u "srfail", 0 0;
E_0xf76bb0 .event posedge, v0xf483c0_0;
E_0xf76ed0 .event negedge, v0xf483c0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xf76bb0;
    %wait E_0xf76bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf95940_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf76bb0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xf76ed0;
    %load/vec4 v0xf959e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf95080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf95940_0, 0;
    %wait E_0xf76bb0;
    %load/vec4 v0xf959e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf94ee0_0, 0, 1;
    %wait E_0xf76bb0;
    %load/vec4 v0xf959e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf95120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf95940_0, 0;
    %load/vec4 v0xf95120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 56 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xf94ee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xf94fc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xf95080_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xf94fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 58 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xf951e0 .scope task, "wavedrom_start" "wavedrom_start" 3 69, 3 69 0, S_0xf949e0;
 .timescale -12 -12;
v0xf953e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf954c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 72, 3 72 0, S_0xf949e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf95d30 .scope module, "top_module1" "top_module" 3 149, 4 1 0, S_0xf599e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
L_0xf482f0 .functor AND 1, L_0xfa9400, L_0xfa9550, C4<1>, C4<1>;
L_0xf485b0 .functor AND 1, L_0xfa9750, v0xf95840_0, C4<1>, C4<1>;
L_0xf48d30 .functor AND 1, L_0xfa98e0, L_0xfa9a30, C4<1>, C4<1>;
L_0xf62d90 .functor AND 1, L_0xfa9c30, v0xf95840_0, C4<1>, C4<1>;
L_0xf72ff0 .functor AND 1, L_0xfa9e00, L_0xfa9f20, C4<1>, C4<1>;
L_0x7f2eb75d50a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xf95fd0_0 .net/2u *"_ivl_0", 1 0, L_0x7f2eb75d50a8;  1 drivers
L_0x7f2eb75d5138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xf960b0_0 .net/2u *"_ivl_10", 1 0, L_0x7f2eb75d5138;  1 drivers
L_0x7f2eb75d5180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xf96190_0 .net/2u *"_ivl_12", 1 0, L_0x7f2eb75d5180;  1 drivers
v0xf96280_0 .net *"_ivl_14", 0 0, L_0xfa9750;  1 drivers
v0xf96340_0 .net *"_ivl_17", 0 0, L_0xf485b0;  1 drivers
L_0x7f2eb75d51c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xf96450_0 .net/2u *"_ivl_18", 1 0, L_0x7f2eb75d51c8;  1 drivers
L_0x7f2eb75d50f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xf96530_0 .net/2u *"_ivl_2", 1 0, L_0x7f2eb75d50f0;  1 drivers
L_0x7f2eb75d5210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xf96610_0 .net/2u *"_ivl_20", 1 0, L_0x7f2eb75d5210;  1 drivers
v0xf966f0_0 .net *"_ivl_22", 0 0, L_0xfa98e0;  1 drivers
v0xf96840_0 .net *"_ivl_25", 0 0, L_0xfa9a30;  1 drivers
v0xf96900_0 .net *"_ivl_27", 0 0, L_0xf48d30;  1 drivers
L_0x7f2eb75d5258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xf969c0_0 .net/2u *"_ivl_28", 1 0, L_0x7f2eb75d5258;  1 drivers
L_0x7f2eb75d52a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xf96aa0_0 .net/2u *"_ivl_30", 1 0, L_0x7f2eb75d52a0;  1 drivers
v0xf96b80_0 .net *"_ivl_32", 0 0, L_0xfa9c30;  1 drivers
v0xf96c40_0 .net *"_ivl_35", 0 0, L_0xf62d90;  1 drivers
L_0x7f2eb75d52e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xf96d00_0 .net/2u *"_ivl_36", 1 0, L_0x7f2eb75d52e8;  1 drivers
L_0x7f2eb75d5330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xf96de0_0 .net/2u *"_ivl_38", 1 0, L_0x7f2eb75d5330;  1 drivers
v0xf96ec0_0 .net *"_ivl_4", 0 0, L_0xfa9400;  1 drivers
v0xf96f80_0 .net *"_ivl_40", 0 0, L_0xfa9e00;  1 drivers
v0xf97040_0 .net *"_ivl_43", 0 0, L_0xfa9f20;  1 drivers
v0xf97100_0 .net *"_ivl_45", 0 0, L_0xf72ff0;  1 drivers
L_0x7f2eb75d5378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xf971c0_0 .net/2u *"_ivl_46", 1 0, L_0x7f2eb75d5378;  1 drivers
L_0x7f2eb75d53c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xf972a0_0 .net/2u *"_ivl_48", 1 0, L_0x7f2eb75d53c0;  1 drivers
v0xf97380_0 .net *"_ivl_50", 1 0, L_0xfaa1f0;  1 drivers
v0xf97460_0 .net *"_ivl_52", 1 0, L_0xfaa3b0;  1 drivers
v0xf97540_0 .net *"_ivl_54", 1 0, L_0xfaa550;  1 drivers
v0xf97620_0 .net *"_ivl_56", 1 0, L_0xfaa6e0;  1 drivers
v0xf97700_0 .net *"_ivl_58", 1 0, L_0xfaa8e0;  1 drivers
v0xf977e0_0 .net *"_ivl_60", 1 0, L_0xfaaa70;  1 drivers
v0xf978c0_0 .net *"_ivl_7", 0 0, L_0xfa9550;  1 drivers
v0xf97980_0 .net *"_ivl_9", 0 0, L_0xf482f0;  1 drivers
v0xf97a40_0 .net "areset", 0 0, v0xf95940_0;  alias, 1 drivers
v0xf97ae0_0 .net "clk", 0 0, v0xf98a00_0;  alias, 1 drivers
v0xf97de0_0 .net "in", 0 0, v0xf95840_0;  alias, 1 drivers
v0xf97ed0_0 .net "next_state", 0 0, L_0xfaac30;  1 drivers
v0xf97f90_0 .net "out", 0 0, L_0xfaad20;  alias, 1 drivers
v0xf98050_0 .var "state", 1 0;
L_0xfa9400 .cmp/eq 2, v0xf98050_0, L_0x7f2eb75d50f0;
L_0xfa9550 .reduce/nor v0xf95840_0;
L_0xfa9750 .cmp/eq 2, v0xf98050_0, L_0x7f2eb75d5180;
L_0xfa98e0 .cmp/eq 2, v0xf98050_0, L_0x7f2eb75d5210;
L_0xfa9a30 .reduce/nor v0xf95840_0;
L_0xfa9c30 .cmp/eq 2, v0xf98050_0, L_0x7f2eb75d52a0;
L_0xfa9e00 .cmp/eq 2, v0xf98050_0, L_0x7f2eb75d5330;
L_0xfa9f20 .reduce/nor v0xf95840_0;
L_0xfaa1f0 .functor MUXZ 2, L_0x7f2eb75d53c0, L_0x7f2eb75d5378, L_0xf72ff0, C4<>;
L_0xfaa3b0 .functor MUXZ 2, L_0xfaa1f0, L_0x7f2eb75d52e8, L_0xf62d90, C4<>;
L_0xfaa550 .functor MUXZ 2, L_0xfaa3b0, L_0x7f2eb75d5258, L_0xf48d30, C4<>;
L_0xfaa6e0 .functor MUXZ 2, L_0xfaa550, L_0x7f2eb75d51c8, L_0xf485b0, C4<>;
L_0xfaa8e0 .functor MUXZ 2, L_0xfaa6e0, L_0x7f2eb75d5138, L_0xf482f0, C4<>;
L_0xfaaa70 .functor MUXZ 2, L_0xfaa8e0, L_0x7f2eb75d50a8, v0xf95940_0, C4<>;
L_0xfaac30 .part L_0xfaaa70, 0, 1;
L_0xfaad20 .part v0xf98050_0, 1, 1;
S_0xf981b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 157, 3 157 0, S_0xf599e0;
 .timescale -12 -12;
E_0xf57b00 .event anyedge, v0xf98d20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf98d20_0;
    %nor/r;
    %assign/vec4 v0xf98d20_0, 0;
    %wait E_0xf57b00;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf949e0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf95940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf95840_0, 0;
    %wait E_0xf76bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf95940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf95840_0, 0;
    %wait E_0xf76bb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf95840_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf94fc0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xf94c80;
    %join;
    %wait E_0xf76bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf95840_0, 0;
    %wait E_0xf76bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf95840_0, 0;
    %wait E_0xf76bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf95840_0, 0;
    %wait E_0xf76bb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf95840_0, 0;
    %wait E_0xf76bb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf95840_0, 0;
    %wait E_0xf76ed0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf954c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf409f0;
    %vpi_func 3 93 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xf95840_0, 0;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xf95940_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 97 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xf59b70;
T_5 ;
Ewait_0 .event/or E_0xf575e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xf94810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0xf48680_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %pad/s 1;
    %store/vec4 v0xf48e80_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0xf48680_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v0xf48e80_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xf59b70;
T_6 ;
    %wait E_0xf57cf0;
    %load/vec4 v0xf48120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf94810_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xf48e80_0;
    %assign/vec4 v0xf94810_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xf95d30;
T_7 ;
    %wait E_0xf76bb0;
    %load/vec4 v0xf97a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xf98050_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xf97ed0_0;
    %pad/u 2;
    %assign/vec4 v0xf98050_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xf599e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf98a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf98d20_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xf599e0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xf98a00_0;
    %inv;
    %store/vec4 v0xf98a00_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xf599e0;
T_10 ;
    %vpi_call/w 3 130 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 131 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf95770_0, v0xf98e80_0, v0xf98a00_0, v0xf98aa0_0, v0xf98960_0, v0xf98be0_0, v0xf98b40_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xf599e0;
T_11 ;
    %load/vec4 v0xf98c80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xf98c80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf98c80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_11.1 ;
    %load/vec4 v0xf98c80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf98c80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 169 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 170 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf98c80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf98c80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 171 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xf599e0;
T_12 ;
    %wait E_0xf409f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf98c80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf98c80_0, 4, 32;
    %load/vec4 v0xf98de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xf98c80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf98c80_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf98c80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf98c80_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xf98be0_0;
    %load/vec4 v0xf98be0_0;
    %load/vec4 v0xf98b40_0;
    %xor;
    %load/vec4 v0xf98be0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xf98c80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 186 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf98c80_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xf98c80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf98c80_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm1/fsm1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/fsm1/iter0/response1/top_module.sv";
