#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 20 09:55:19 2023
# Process ID: 8048
# Current directory: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21300 C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_4\lab_4.xpr
# Log file: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/vivado.log
# Journal file: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.xpr
open_bd_design {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mem/CPU_mem.bd}
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name CPU_mips_wrapper_v1_0_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.tmp/CPU_mips_wrapper_v1_0_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/CPU_mips1/component.xml
update_compile_order -fileset sources_1
current_project lab_4
current_project CPU_mips_wrapper_v1_0_project
launch_simulation
subproj_sim
set_property library xil_defaultlib [get_files *.vhd]    
launch_simulation
set_property library xil_defaultlib [get_files *.vhd]
launch_simulation
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project lab_4
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project CPU_mips_wrapper_v1_0_project
current_project lab_4
upgrade_ip -vlnv xilinx.com:user:CPU_mips_wrapper:1.0 [get_ips  CPU_mem_CPU_mips_wrapper_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CPU_mem_CPU_mips_wrapper_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target Simulation [get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mem/CPU_mem.bd]
export_ip_user_files -of_objects [get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mem/CPU_mem.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mem/CPU_mem.bd] -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.ip_user_files -ipstatic_source_dir C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source CPU_mem_wrapper.tcl
current_project CPU_mips_wrapper_v1_0_project
close_sim
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project lab_4
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project CPU_mips_wrapper_v1_0_project
current_project lab_4
upgrade_ip -vlnv xilinx.com:user:CPU_mips_wrapper:1.0 [get_ips  CPU_mem_CPU_mips_wrapper_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CPU_mem_CPU_mips_wrapper_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target Simulation [get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mem/CPU_mem.bd]
export_ip_user_files -of_objects [get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mem/CPU_mem.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mem/CPU_mem.bd] -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.ip_user_files -ipstatic_source_dir C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source CPU_mem_wrapper.tcl
open_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/simwaves/CPU_mem_tb_rslt.wcfg}
source CPU_mem_tb.tcl -notrace
source CPU_mem_tb.tcl -notrace
source CPU_mem_tb.tcl -notrace
source CPU_mem_tb.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb.tcl -notrace
source CPU_mem_tb.tcl -notrace
source CPU_mem_tb.tcl -notrace
source CPU_mem_tb.tcl -notrace
source CPU_mem_tb.tcl -notrace
source CPU_mem_tb.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
open_bd_design {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mem/CPU_mem.bd}
close_bd_design [get_bd_designs CPU_mem]
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source Ex_program.tcl -notrace
source Ex_program.tcl -notrace
save_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/simwaves/CPU_mem_tb_rslt.wcfg}
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
close_sim
open_bd_design {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mem/CPU_mem.bd}
current_project CPU_mips_wrapper_v1_0_project
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project lab_4
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project CPU_mips_wrapper_v1_0_project
current_project lab_4
upgrade_ip -vlnv xilinx.com:user:CPU_mips_wrapper:1.0 [get_ips  CPU_mem_CPU_mips_wrapper_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CPU_mem_CPU_mips_wrapper_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target Simulation [get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mem/CPU_mem.bd]
export_ip_user_files -of_objects [get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mem/CPU_mem.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.srcs/sources_1/bd/CPU_mem/CPU_mem.bd] -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.ip_user_files -ipstatic_source_dir C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source CPU_mem_wrapper.tcl
open_wave_config {C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/simwaves/CPU_mem_tb_rslt.wcfg}
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
source CPU_mem_tb_2.tcl -notrace
current_project CPU_mips_wrapper_v1_0_project
close_project
close_sim
