
---------- Begin Simulation Statistics ----------
simSeconds                                   0.015627                       # Number of seconds simulated (Second)
simTicks                                  15626831500                       # Number of ticks simulated (Tick)
finalTick                                 15626831500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    176.61                       # Real time elapsed on the host (Second)
hostTickRate                                 88481485                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     712520                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       83059022                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   283107                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     470292                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         31253664                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       117187079                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      756                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      104140262                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  96887                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             34128746                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          49623378                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  60                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            31058592                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.353026                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.432272                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7302044     23.51%     23.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1180722      3.80%     27.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3109745     10.01%     37.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3270233     10.53%     47.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4973977     16.01%     63.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4199226     13.52%     77.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   4009156     12.91%     90.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   2125535      6.84%     97.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    887954      2.86%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              31058592                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1377732     93.14%     93.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     93.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     93.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     93.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     93.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     93.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     93.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     93.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     93.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     93.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     93.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      3      0.00%     93.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     93.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  80817      5.46%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                   1049      0.07%     98.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    38      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   89      0.01%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  11136      0.75%     99.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  7467      0.50%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               546      0.04%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              327      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       810754      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      79044543     75.90%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1300      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         40769      0.04%     76.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1482245      1.42%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1276      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         8168      0.01%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      2967611      2.85%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           44      0.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        18272      0.02%     81.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       752751      0.72%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2965      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      1473808      1.42%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      2947573      2.83%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       736883      0.71%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7811702      7.50%     94.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3049662      2.93%     97.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2973921      2.86%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        16015      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      104140262                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.332098                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1479204                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014204                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                214060546                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               137872032                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        89254484                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  26854658                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 13449697                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         13379990                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    91340071                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     13468641                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         103164884                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      10661771                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    975375                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           13723778                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        8463580                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3062007                       # Number of stores executed (Count)
system.cpu.numRate                           3.300889                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2392                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          195072                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      83059022                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.625073                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.625073                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.599812                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.599812                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  133837669                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  77146146                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    19323063                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   11144065                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    62724720                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   54875581                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  34099891                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      684                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       10820998                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4205722                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           25                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores           35                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                10861239                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           9171203                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            437362                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              5643167                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 5639145                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999287                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  799313                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           12663                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               5733                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             6930                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1513                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        34116762                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             696                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            436838                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     26605326                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.121895                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.851235                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4593203     17.26%     17.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         6558996     24.65%     41.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2849287     10.71%     52.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3628407     13.64%     66.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1835434      6.90%     73.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          914316      3.44%     76.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          674243      2.53%     79.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          454063      1.71%     80.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5097377     19.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     26605326                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               83059022                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    10627212                       # Number of memory references committed (Count)
system.cpu.commit.loads                       8079024                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           8                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    7139673                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   13359227                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    72660404                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                749175                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       754632      0.91%      0.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     61262370     73.76%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1284      0.00%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        38087      0.05%     74.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1479653      1.78%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1216      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7354      0.01%     76.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      2961575      3.57%     80.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           42      0.00%     80.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        15556      0.02%     80.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       750547      0.90%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1317      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      1473765      1.77%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      2947529      3.55%     86.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       736883      0.89%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      5112583      6.16%     93.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2534198      3.05%     96.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2966441      3.57%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13990      0.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     83059022                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5097377                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       11635271                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          11635271                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      11635271                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         11635271                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        80302                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           80302                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        80302                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          80302                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4767205993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4767205993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4767205993                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4767205993                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     11715573                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      11715573                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     11715573                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     11715573                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006854                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006854                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006854                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006854                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 59365.968382                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 59365.968382                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 59365.968382                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 59365.968382                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        38569                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          474                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          996                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            7                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      38.723896                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    67.714286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        14821                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             14821                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        47135                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         47135                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        47135                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        47135                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        33167                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        33167                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        33167                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        33167                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1951186993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1951186993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1951186993                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1951186993                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002831                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002831                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002831                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002831                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 58829.167335                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 58829.167335                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 58829.167335                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 58829.167335                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  32911                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      9098345                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9098345                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        69020                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         69020                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3924115000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3924115000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      9167365                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      9167365                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007529                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007529                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 56854.752246                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 56854.752246                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        47124                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        47124                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        21896                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        21896                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1119988000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1119988000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002388                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002388                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 51150.347095                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51150.347095                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2536926                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2536926                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        11282                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        11282                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    843090993                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    843090993                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2548208                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2548208                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.004427                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.004427                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 74728.859511                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 74728.859511                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        11271                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        11271                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    831198993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    831198993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004423                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004423                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 73746.694437                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 73746.694437                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           255.731824                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11668438                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              33167                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             351.808665                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   255.731824                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998952                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998952                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          133                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           23464313                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          23464313                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  6828878                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5991698                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  16770440                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1025300                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 442276                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              5274533                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1378                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              124167224                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  6433                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            6951780                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       78332593                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    10861239                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            6444191                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      23656312                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  887258                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  881                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5923                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   6790426                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                121213                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           31058592                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.116167                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.562629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11070401     35.64%     35.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1624418      5.23%     40.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   172522      0.56%     41.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   891770      2.87%     44.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1656960      5.33%     49.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1518981      4.89%     54.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   947740      3.05%     57.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2117996      6.82%     64.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 11057804     35.60%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             31058592                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.347519                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.506349                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        6785092                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6785092                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6785092                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6785092                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         5334                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            5334                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         5334                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           5334                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    273685498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    273685498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    273685498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    273685498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6790426                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6790426                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6790426                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6790426                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000786                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000786                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000786                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000786                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 51309.617173                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 51309.617173                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 51309.617173                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 51309.617173                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs         1297                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           18                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      72.055556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         4185                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              4185                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          893                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           893                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          893                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          893                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         4441                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         4441                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         4441                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         4441                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    220485999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    220485999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    220485999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    220485999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000654                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000654                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000654                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000654                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 49647.826841                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 49647.826841                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 49647.826841                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 49647.826841                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   4185                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6785092                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6785092                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         5334                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          5334                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    273685498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    273685498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6790426                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6790426                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000786                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000786                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 51309.617173                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 51309.617173                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          893                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          893                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         4441                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         4441                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    220485999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    220485999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000654                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000654                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 49647.826841                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 49647.826841                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.788659                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              6789533                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               4441                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1528.829768                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.788659                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999174                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999174                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           13585293                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          13585293                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    442276                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4890827                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    35795                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              117187835                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2185                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 10820998                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4205722                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   714                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     11252                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    20079                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5171                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         199056                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       241755                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               440811                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                102761485                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               102634474                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  82745804                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 153030347                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.283918                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.540715                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1490490                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2741968                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  353                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5171                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1657532                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   25                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    799                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            8079023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.824945                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            11.634352                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                8026759     99.35%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2567      0.03%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                12818      0.16%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  633      0.01%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  189      0.00%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  213      0.00%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  365      0.00%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  246      0.00%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  435      0.01%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  369      0.00%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                852      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1091      0.01%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1997      0.02%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3349      0.04%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              11897      0.15%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1342      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1309      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3812      0.05%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                756      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1666      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4660      0.06%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                585      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 46      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 26      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 41      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 45      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 51      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 42      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 66      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              769      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              849                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              8079023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                10659522                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3062030                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2728                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       722                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 6791357                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1229                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 442276                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7312408                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5261321                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          13606                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  17030645                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                998336                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              121970112                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 15230                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 434379                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  17996                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 144625                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              55                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           177273521                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   310912633                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                174008156                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  19379808                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             116440947                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 60832459                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     728                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 700                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3752126                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        138676544                       # The number of ROB reads (Count)
system.cpu.rob.writes                       238806866                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   83059022                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    65                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   2057                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  11610                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     13667                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  2057                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 11610                       # number of overall hits (Count)
system.l2.overallHits::total                    13667                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2381                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                21557                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   23938                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2381                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               21557                       # number of overall misses (Count)
system.l2.overallMisses::total                  23938                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       191769500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1777570500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1969340000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      191769500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1777570500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1969340000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               4438                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              33167                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 37605                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              4438                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             33167                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                37605                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.536503                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.649953                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.636564                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.536503                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.649953                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.636564                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80541.579168                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 82459.085216                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    82268.359930                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 80541.579168                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 82459.085216                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   82268.359930                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 8439                       # number of writebacks (Count)
system.l2.writebacks::total                      8439                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             2381                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            21557                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               23938                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2381                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           21557                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              23938                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    167959500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1562000500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1729960000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    167959500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1562000500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1729960000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.536503                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.649953                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.636564                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.536503                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.649953                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.636564                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70541.579168                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72459.085216                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 72268.359930                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70541.579168                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72459.085216                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 72268.359930                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                          22472                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           32                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             32                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst            2057                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               2057                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2381                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2381                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    191769500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    191769500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         4438                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           4438                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.536503                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.536503                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80541.579168                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80541.579168                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2381                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2381                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    167959500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    167959500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.536503                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.536503                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70541.579168                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70541.579168                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1167                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1167                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            10105                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               10105                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    801851000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      801851000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          11272                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             11272                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.896469                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.896469                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79351.904998                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79351.904998                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        10105                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           10105                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    700801000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    700801000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.896469                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.896469                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69351.904998                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69351.904998                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          10443                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             10443                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        11452                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           11452                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    975719500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    975719500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        21895                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         21895                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.523042                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.523042                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85200.794621                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85200.794621                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        11452                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        11452                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    861199500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    861199500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.523042                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.523042                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75200.794621                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75200.794621                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         4182                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             4182                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         4182                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         4182                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        14821                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            14821                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        14821                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        14821                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2040.004812                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        74658                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      24520                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.044780                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      20.293253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       124.617285                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      1895.094274                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.009909                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.060848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.925339                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.996096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    6                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   55                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  523                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1445                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   19                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     622040                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    622040                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      8439.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2381.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     21501.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001874298500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          476                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          476                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               59525                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               7958                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       23938                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       8439                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     23938                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     8439                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     56                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.42                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 23938                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 8439                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   20010                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    2957                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     739                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     167                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    398                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    472                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    480                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          476                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      50.153361                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.646011                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    110.875671                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127           435     91.39%     91.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           33      6.93%     98.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            5      1.05%     99.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            2      0.42%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.21%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           476                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          476                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.678571                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.662181                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.742430                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               77     16.18%     16.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      0.21%     16.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              396     83.19%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      0.42%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           476                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    3584                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1532032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               540096                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              98038556.31258327                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              34562092.76973390                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   15626388500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     482638.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       152384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1376064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       538560                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 9751432.976032281294                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 88057774.219937026501                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 34463800.291185066104                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2381                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        21557                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         8439                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     69951750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    675422000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 366735297250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29379.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31331.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  43457198.39                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       152384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1379648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1532032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       152384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       152384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       540096                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       540096                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         2381                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        21557                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           23938                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         8439                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           8439                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        9751433                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       88287123                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          98038556                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      9751433                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       9751433                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     34562093                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         34562093                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     34562093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       9751433                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      88287123                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        132600649                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                23882                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                8415                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1507                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1510                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          565                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          573                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          616                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          510                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          452                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               297586250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             119410000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          745373750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12460.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31210.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               15766                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               7186                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            66.02                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.40                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         9344                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   221.171233                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   146.178881                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   241.767026                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3763     40.27%     40.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2825     30.23%     70.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1061     11.35%     81.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          800      8.56%     90.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          180      1.93%     92.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          107      1.15%     93.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           75      0.80%     94.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           52      0.56%     94.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          481      5.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         9344                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1528448                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             538560                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               97.809207                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               34.463800                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               71.07                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        35343000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        18781455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       84230580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      20253600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1232967840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   3291511170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3228904800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    7911992445                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   506.308169                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8360316500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    521560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6744955000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        31380300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        16679025                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       86286900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      23672700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1232967840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3287403180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3232364160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    7910754105                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   506.228925                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8369129000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    521560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6736142500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13833                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          8439                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             13133                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              10105                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             10105                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13833                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        69448                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        69448                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   69448                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      2072128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      2072128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2072128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              23938                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    23938    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                23938                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            85094000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          128211750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          45510                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        21573                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              26336                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        23260                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         4185                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            32123                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             11272                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            11272                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           4441                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         21895                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        13064                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        99245                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 112309                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       551872                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3071232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3623104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           22475                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    540288                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             60080                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.015762                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.124689                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   59134     98.43%     98.43% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     945      1.57%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               60080                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15626831500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           56358000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           6667488                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          49750999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         74704                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        37096                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             933                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          932                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
