
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117114                       # Number of seconds simulated
sim_ticks                                117114442144                       # Number of ticks simulated
final_tick                               1168460422136                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 104451                       # Simulator instruction rate (inst/s)
host_op_rate                                   135224                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3826621                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908608                       # Number of bytes of host memory used
host_seconds                                 30605.18                       # Real time elapsed on the host
sim_insts                                  3196753530                       # Number of instructions simulated
sim_ops                                    4138558623                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       624000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2007680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1535232                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4172288                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1160704                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1160704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4875                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15685                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11994                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32596                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9068                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9068                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5328122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17142890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13108819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35625734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14208                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15301                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9910853                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9910853                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9910853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5328122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17142890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13108819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45536587                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140593569                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23673957                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19394286                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2008457                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9685927                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9361668                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2422661                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92495                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105086102                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127061435                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23673957                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11784329                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27527906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6006566                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3487620                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12294769                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1570077                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140082447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.109710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.534283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112554541     80.35%     80.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2220398      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3775545      2.70%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2195390      1.57%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1719866      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1511999      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          927748      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2328399      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12848561      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140082447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168386                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.903750                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104424910                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4658705                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26947167                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71048                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3980609                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3881723                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          212                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153139773                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1197                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3980609                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104950898                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         599245                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3161257                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26475167                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       915264                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152103540                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93219                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       528397                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214770810                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    707625228                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    707625228                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42780435                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34224                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17137                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2662866                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14117436                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7224245                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70123                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1644688                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147110947                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34225                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138133390                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        88280                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21862930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48425992                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140082447                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986086                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.547073                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83713461     59.76%     59.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21638527     15.45%     75.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11650281      8.32%     83.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8656667      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8435638      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3120202      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2371649      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317332      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       178690      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140082447                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         122927     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164191     37.42%     65.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151676     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116587837     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1869563      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12459672      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7199231      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138133390                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.982501                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             438794                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    416876295                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169008336                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135180821                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138572184                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       281963                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2941629                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       117222                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3980609                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401395                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147145172                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       765590                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14117436                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7224245                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17137                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43416                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1157343                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2222926                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135978624                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12146502                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2154760                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19345531                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19244504                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7199029                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.967175                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135180880                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135180821                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79917939                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221387036                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.961501                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360987                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23881260                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2025384                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136101838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.905676                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714265                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86248867     63.37%     63.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24025293     17.65%     81.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9398225      6.91%     87.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4942835      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4206727      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2026910      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       948400      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474602      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829979      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136101838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829979                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280417271                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298273177                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23567                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 511122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.405936                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.405936                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.711270                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.711270                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611494148                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188747131                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142991192                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140593569                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23405218                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18966796                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2026916                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9474201                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8989252                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2502903                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89963                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    102060880                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128815278                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23405218                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11492155                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28145864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6584026                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2911407                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11910606                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1636556                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137629898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.142943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.556781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       109484034     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2639421      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2019251      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4958890      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1123568      0.82%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1600013      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1210671      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          762285      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13831765     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137629898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166474                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.916225                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       100867426                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4469074                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27712782                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       110780                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4469834                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4039918                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41918                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155414552                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        79012                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4469834                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       101722598                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1255415                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1776120                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26959480                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1446449                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153806892                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        17265                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        267992                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       602245                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       145863                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    216053306                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    716387574                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    716387574                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170564646                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45488644                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37827                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21304                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4974443                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14855670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7246221                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122771                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1610475                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151105994                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140344503                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       188361                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27616700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59818850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4768                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137629898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.019724                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565953                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     78869145     57.31%     57.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24678249     17.93%     75.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11536838      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8460972      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7531475      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2990835      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2955465      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       458555      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       148364      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137629898                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         562804     68.56%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        115522     14.07%     82.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142525     17.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117790592     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2109860      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16522      0.01%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13251188      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7176341      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140344503                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.998228                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             820851                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005849                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    419328116                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178760922                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136817756                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141165354                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       345411                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3630119                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1035                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          416                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       225597                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4469834                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         790925                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91369                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151143806                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50880                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14855670                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7246221                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21290                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         79853                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          416                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1100264                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1158678                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2258942                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137820467                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12733888                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2524036                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19908572                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19575007                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7174684                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.980276                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136997330                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136817756                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82061306                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227362062                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.973144                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360928                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99923829                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122716118                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28429037                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2030103                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133160064                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921568                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693989                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     82824473     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23549206     17.68%     79.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10379012      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5440348      4.09%     91.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4334805      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1558741      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1322251      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       988411      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2762817      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133160064                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99923829                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122716118                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18246175                       # Number of memory references committed
system.switch_cpus1.commit.loads             11225551                       # Number of loads committed
system.switch_cpus1.commit.membars              16522                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17632100                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110571546                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2498340                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2762817                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           281542402                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          306760375                       # The number of ROB writes
system.switch_cpus1.timesIdled                  68035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2963671                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99923829                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122716118                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99923829                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.407007                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.407007                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710728                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710728                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       621450134                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190560172                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145377758                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33044                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140593569                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20863914                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18285314                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1625965                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10376117                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10076475                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1451702                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        50962                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110050094                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115976529                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20863914                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11528177                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23594333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5315220                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1778715                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12543443                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1026168                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139102903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.948199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.317281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115508570     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1187040      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2172878      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1822736      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3340082      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3615000      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          787430      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          617036      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10052131      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139102903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.148399                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.824906                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109198856                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2809137                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23396378                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23616                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3674914                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2237417                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4850                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     130880447                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1302                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3674914                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109636549                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1303477                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       729743                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22971023                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       787195                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     129959837                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         83122                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       473613                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    172563595                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    589642329                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    589642329                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    139226443                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33337142                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18526                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9268                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2497872                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21668727                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4195229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        75920                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       932095                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         128436202                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18526                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        120661673                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        97130                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21284661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     45738814                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139102903                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.867427                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.478290                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88885497     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20447995     14.70%     78.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10264982      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6740570      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7021652      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3635582      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1626147      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       403220      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        77258      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139102903                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         301865     59.91%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        126643     25.13%     85.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        75358     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     95229723     78.92%     78.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1009217      0.84%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9258      0.01%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20248643     16.78%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4164832      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     120661673                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.858230                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             503866                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004176                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381027245                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    149739681                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    117931928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     121165539                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       224910                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3924983                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          292                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       129309                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3674914                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         850786                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        47900                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    128454728                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        45606                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21668727                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4195229                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9268                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         31501                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          171                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          292                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       787508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       966317                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1753825                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    119363009                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19935195                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1298664                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            24099870                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18389071                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4164675                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.848993                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             118038139                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            117931928                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68126655                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        161687643                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.838815                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421347                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93566411                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    106267114                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22188476                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18516                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1630389                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135427989                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.784676                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660767                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     95965674     70.86%     70.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15310479     11.31%     82.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11072746      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2472114      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2815215      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       997312      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4183672      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       840867      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1769910      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135427989                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93566411                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     106267114                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21809661                       # Number of memory references committed
system.switch_cpus2.commit.loads             17743741                       # Number of loads committed
system.switch_cpus2.commit.membars               9258                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16643375                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         92758582                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1434593                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1769910                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262113669                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          260586196                       # The number of ROB writes
system.switch_cpus2.timesIdled                  37152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1490666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93566411                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            106267114                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93566411                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.502607                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.502607                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.665510                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.665510                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       552267394                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      154906515                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      137310099                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18516                       # number of misc regfile writes
system.l2.replacements                          32597                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           915017                       # Total number of references to valid blocks.
system.l2.sampled_refs                          65365                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.998577                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           971.961813                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.556218                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2132.671230                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.908645                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5560.316988                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.847154                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5334.294835                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4125.482937                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6285.088245                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8325.871936                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.029662                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000353                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.065084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000302                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.169687                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000331                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.162790                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.125900                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.191806                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.254085                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28106                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        57415                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        34248                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  119769                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            38403                       # number of Writeback hits
system.l2.Writeback_hits::total                 38403                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28106                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        57415                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        34248                       # number of demand (read+write) hits
system.l2.demand_hits::total                   119769                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28106                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        57415                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        34248                       # number of overall hits
system.l2.overall_hits::total                  119769                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4875                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15685                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        11994                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32596                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4875                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15685                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        11994                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32596                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4875                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15685                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        11994                       # number of overall misses
system.l2.overall_misses::total                 32596                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2519537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1011598350                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2185317                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3039839243                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2452603                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2357184564                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6415779614                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2519537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1011598350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2185317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3039839243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2452603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2357184564                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6415779614                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2519537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1011598350                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2185317                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3039839243                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2452603                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2357184564                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6415779614                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32981                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        73100                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        46242                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              152365                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        38403                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             38403                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32981                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        73100                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        46242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               152365                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32981                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        73100                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        46242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              152365                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.147812                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.214569                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.259375                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.213934                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.147812                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.214569                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.259375                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.213934                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.147812                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.214569                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.259375                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.213934                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 167969.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207507.353846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 168101.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 193805.498438                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 175185.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 196530.312156                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 196827.206222                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 167969.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207507.353846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 168101.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 193805.498438                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 175185.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 196530.312156                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 196827.206222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 167969.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207507.353846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 168101.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 193805.498438                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 175185.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 196530.312156                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 196827.206222                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9068                       # number of writebacks
system.l2.writebacks::total                      9068                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4875                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15685                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        11994                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32596                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        11994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32596                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        11994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32596                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1646842                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    727669947                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1427322                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2125984501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1637467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1658342663                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4516708742                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1646842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    727669947                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1427322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2125984501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1637467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1658342663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4516708742                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1646842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    727669947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1427322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2125984501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1637467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1658342663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4516708742                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.147812                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.214569                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.259375                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.213934                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.147812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.214569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.259375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.213934                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.147812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.214569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.259375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213934                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 109789.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149265.630154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       109794                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 135542.524769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 116961.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 138264.354094                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 138566.349920                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 109789.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 149265.630154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst       109794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 135542.524769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 116961.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 138264.354094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 138566.349920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 109789.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 149265.630154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst       109794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 135542.524769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 116961.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 138264.354094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 138566.349920                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997294                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012302406                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195883.744035                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997294                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12294754                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12294754                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12294754                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12294754                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12294754                       # number of overall hits
system.cpu0.icache.overall_hits::total       12294754                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2801537                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2801537                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2801537                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2801537                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2801537                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2801537                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12294769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12294769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12294769                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12294769                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12294769                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12294769                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 186769.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 186769.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 186769.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 186769.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 186769.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 186769.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2644237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2644237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2644237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2644237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2644237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2644237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 176282.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 176282.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 176282.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 176282.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 176282.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 176282.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32981                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162340222                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33237                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.322352                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.416128                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.583872                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903969                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096031                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9059619                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9059619                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16132468                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16132468                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16132468                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16132468                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84327                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84327                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84327                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84327                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84327                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84327                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8063030132                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8063030132                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8063030132                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8063030132                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8063030132                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8063030132                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9143946                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9143946                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16216795                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16216795                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16216795                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16216795                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009222                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009222                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005200                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005200                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005200                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005200                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95616.233614                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95616.233614                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95616.233614                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95616.233614                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95616.233614                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95616.233614                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7864                       # number of writebacks
system.cpu0.dcache.writebacks::total             7864                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51346                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51346                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51346                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51346                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51346                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51346                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32981                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32981                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32981                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32981                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32981                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32981                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2890468633                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2890468633                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2890468633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2890468633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2890468633                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2890468633                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87640.418210                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87640.418210                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87640.418210                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87640.418210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87640.418210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87640.418210                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996626                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010625027                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037550.457661                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996626                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11910591                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11910591                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11910591                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11910591                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11910591                       # number of overall hits
system.cpu1.icache.overall_hits::total       11910591                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2672218                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2672218                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2672218                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2672218                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2672218                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2672218                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11910606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11910606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11910606                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11910606                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11910606                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11910606                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 178147.866667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 178147.866667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 178147.866667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 178147.866667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 178147.866667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 178147.866667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2293217                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2293217                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2293217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2293217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2293217                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2293217                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 176401.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 176401.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 176401.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 176401.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 176401.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 176401.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73100                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               179373958                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 73356                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2445.252713                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.436418                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.563582                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900142                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099858                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9585874                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9585874                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6987580                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6987580                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20999                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20999                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16522                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16522                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16573454                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16573454                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16573454                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16573454                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       176549                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       176549                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       176549                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176549                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       176549                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176549                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19034224342                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19034224342                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19034224342                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19034224342                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19034224342                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19034224342                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9762423                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9762423                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6987580                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6987580                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16522                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16522                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16750003                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16750003                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16750003                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16750003                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018085                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018085                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010540                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010540                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010540                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010540                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107812.699828                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107812.699828                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107812.699828                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107812.699828                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107812.699828                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107812.699828                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20350                       # number of writebacks
system.cpu1.dcache.writebacks::total            20350                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       103449                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       103449                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       103449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       103449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       103449                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       103449                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73100                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73100                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73100                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6935812283                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6935812283                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6935812283                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6935812283                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6935812283                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6935812283                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004364                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004364                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004364                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004364                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94881.152982                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94881.152982                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94881.152982                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94881.152982                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94881.152982                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94881.152982                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.748929                       # Cycle average of tags in use
system.cpu2.icache.total_refs               917132011                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1695253.255083                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.748929                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866585                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12543429                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12543429                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12543429                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12543429                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12543429                       # number of overall hits
system.cpu2.icache.overall_hits::total       12543429                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2727777                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2727777                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2727777                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2727777                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2727777                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2727777                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12543443                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12543443                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12543443                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12543443                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12543443                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12543443                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 194841.214286                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 194841.214286                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 194841.214286                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 194841.214286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 194841.214286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 194841.214286                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2581177                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2581177                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2581177                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2581177                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2581177                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2581177                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 184369.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 184369.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 184369.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 184369.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 184369.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 184369.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 46242                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               225775453                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46498                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4855.594929                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.390246                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.609754                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.841368                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.158632                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18043619                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18043619                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4047387                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4047387                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9267                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9267                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9258                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     22091006                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22091006                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     22091006                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22091006                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       169694                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       169694                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       169694                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        169694                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       169694                       # number of overall misses
system.cpu2.dcache.overall_misses::total       169694                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19657240016                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19657240016                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19657240016                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19657240016                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19657240016                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19657240016                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18213313                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18213313                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4047387                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4047387                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     22260700                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22260700                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     22260700                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22260700                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009317                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009317                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007623                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007623                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007623                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007623                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115839.334425                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115839.334425                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115839.334425                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115839.334425                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115839.334425                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115839.334425                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10189                       # number of writebacks
system.cpu2.dcache.writebacks::total            10189                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       123452                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       123452                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       123452                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       123452                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       123452                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       123452                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        46242                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46242                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        46242                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        46242                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        46242                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        46242                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4696325976                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4696325976                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4696325976                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4696325976                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4696325976                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4696325976                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002077                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002077                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 101559.750357                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101559.750357                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 101559.750357                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101559.750357                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 101559.750357                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101559.750357                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
