#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\APPs\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\va_math.vpi";
S_0000024843c38070 .scope module, "t" "t" 2 59;
 .timescale 0 0;
v0000024843c80a80_0 .var "clock", 0 0;
v0000024843c82240_0 .var "reset", 0 0;
S_0000024843c0ee80 .scope module, "cpu" "main" 2 62, 2 15 0, S_0000024843c38070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
L_0000024843c27d30 .functor NOT 1, L_0000024843c81ca0, C4<0>, C4<0>, C4<0>;
v0000024843c7ca60_0 .net "ALUOp", 1 0, v0000024843c280c0_0;  1 drivers
v0000024843c7d0a0_0 .net "ALUSrc", 0 0, v0000024843c282a0_0;  1 drivers
v0000024843c7e220_0 .net "Add1C", 31 0, L_0000024843c80b20;  1 drivers
v0000024843c7c740_0 .net "Add2B", 31 0, L_0000024843c813e0;  1 drivers
v0000024843c7d140_0 .net "Add2C", 31 0, L_0000024843c81520;  1 drivers
v0000024843c7d1e0_0 .net "AluA", 31 0, v0000024843c7c600_0;  1 drivers
v0000024843c7c920_0 .net "AluB", 31 0, v0000024843c7aeb0_0;  1 drivers
v0000024843c7d280_0 .net "AluC", 31 0, v0000024843c29ba0_0;  1 drivers
v0000024843c7d460_0 .net "AluCtrl", 2 0, v0000024843c28200_0;  1 drivers
v0000024843c7d820_0 .net "AluZ", 0 0, L_0000024843c81ca0;  1 drivers
v0000024843c7dbe0_0 .net "And2Out", 0 0, L_0000024843c27390;  1 drivers
v0000024843c7c4c0_0 .net "Branch", 0 0, v0000024843c28520_0;  1 drivers
v0000024843c7d320_0 .net "Branch2", 0 0, v0000024843c7ac30_0;  1 drivers
v0000024843c7d6e0_0 .net "Clock", 0 0, v0000024843c80a80_0;  1 drivers
v0000024843c7d8c0_0 .net "Data", 31 0, v0000024843c7cba0_0;  1 drivers
v0000024843c7da00_0 .net "Inst", 31 0, L_0000024843c27400;  1 drivers
v0000024843c7dc80_0 .net "Jump", 0 0, v0000024843c7b590_0;  1 drivers
v0000024843c7ddc0_0 .net "MemRd", 0 0, v0000024843c7bef0_0;  1 drivers
v0000024843c7c7e0_0 .net "MemWr", 0 0, v0000024843c7acd0_0;  1 drivers
v0000024843c7de60_0 .net "MemtoReg", 0 0, v0000024843c7c170_0;  1 drivers
v0000024843c7df00_0 .net "MuxCtrl", 0 0, L_0000024843c27be0;  1 drivers
v0000024843c7e2c0_0 .net "MuxNewCtrl", 0 0, L_0000024843c27940;  1 drivers
v0000024843c7e360_0 .net "MuxOut", 31 0, v0000024843c7b4f0_0;  1 drivers
v0000024843c80580_0 .net "PcAddr", 31 0, v0000024843c7a550_0;  1 drivers
v0000024843c80c60_0 .net "PcI", 31 0, v0000024843c7bdb0_0;  1 drivers
o0000024843c39878 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c80f80_0 .net "RdO", 31 0, o0000024843c39878;  0 drivers
v0000024843c80ee0_0 .net "Rdo", 0 0, L_0000024843c804e0;  1 drivers
v0000024843c822e0_0 .net "RegDst", 0 0, v0000024843c29c40_0;  1 drivers
v0000024843c821a0_0 .net "RegWr", 0 0, v0000024843c7bb30_0;  1 drivers
v0000024843c82060_0 .net "Reset", 0 0, v0000024843c82240_0;  1 drivers
v0000024843c80760_0 .net "ShlOut", 27 0, L_0000024843c81e80;  1 drivers
v0000024843c81980_0 .net "Sig32", 31 0, L_0000024843c80d00;  1 drivers
v0000024843c80800_0 .net "TransAddr", 31 0, L_0000024843c80620;  1 drivers
v0000024843c810c0_0 .net "WRi", 4 0, L_0000024843c81a20;  1 drivers
v0000024843c81160_0 .net "WdI", 31 0, v0000024843c7a910_0;  1 drivers
v0000024843c81d40_0 .net *"_ivl_1", 3 0, L_0000024843c80e40;  1 drivers
v0000024843c81200_0 .net *"_ivl_11", 4 0, L_0000024843c82380;  1 drivers
L_0000024843fe3028 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024843c82100_0 .net *"_ivl_15", 26 0, L_0000024843fe3028;  1 drivers
v0000024843c808a0_0 .net *"_ivl_18", 4 0, L_0000024843c815c0;  1 drivers
L_0000024843fe3070 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024843c81660_0 .net *"_ivl_22", 26 0, L_0000024843fe3070;  1 drivers
v0000024843c812a0_0 .net *"_ivl_27", 25 0, L_0000024843c81020;  1 drivers
L_0000024843fe3100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024843c81480_0 .net *"_ivl_31", 5 0, L_0000024843fe3100;  1 drivers
L_0000024843c80e40 .part L_0000024843c80b20, 28, 4;
L_0000024843c80620 .concat [ 28 4 0 0], L_0000024843c81e80, L_0000024843c80e40;
L_0000024843c81700 .part L_0000024843c27400, 26, 6;
L_0000024843c80940 .part L_0000024843c27400, 0, 6;
L_0000024843c80da0 .part L_0000024843c27400, 26, 6;
L_0000024843c82380 .part L_0000024843c27400, 16, 5;
L_0000024843c817a0 .concat [ 5 27 0 0], L_0000024843c82380, L_0000024843fe3028;
L_0000024843c815c0 .part L_0000024843c27400, 11, 5;
L_0000024843c81c00 .concat [ 5 27 0 0], L_0000024843c815c0, L_0000024843fe3070;
L_0000024843c81a20 .part v0000024843c7a5f0_0, 0, 5;
L_0000024843c81020 .part L_0000024843c27400, 0, 26;
L_0000024843c81340 .concat [ 26 6 0 0], L_0000024843c81020, L_0000024843fe3100;
L_0000024843c81e80 .part L_0000024843c809e0, 0, 28;
L_0000024843c81840 .part L_0000024843c27400, 0, 16;
L_0000024843c81ca0 .part v0000024843c29880_0, 0, 1;
L_0000024843c81fc0 .part v0000024843c29ba0_0, 0, 5;
L_0000024843c804e0 .part v0000024843c7b090_0, 0, 1;
L_0000024843c806c0 .part L_0000024843c27400, 21, 5;
L_0000024843c824f0 .part L_0000024843c27400, 16, 5;
S_0000024843c0f010 .scope module, "Add1" "ADD" 2 48, 3 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
L_0000024843fe31d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024843c29560_0 .net "a", 31 0, L_0000024843fe31d8;  1 drivers
v0000024843c29060_0 .net "b", 31 0, v0000024843c7a550_0;  alias, 1 drivers
v0000024843c287a0_0 .net "sum", 31 0, L_0000024843c80b20;  alias, 1 drivers
L_0000024843c80b20 .arith/sum 32, L_0000024843fe31d8, v0000024843c7a550_0;
S_0000024843bf8450 .scope module, "Add2" "ADD" 2 49, 3 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000024843c29740_0 .net "a", 31 0, L_0000024843c80b20;  alias, 1 drivers
v0000024843c297e0_0 .net "b", 31 0, L_0000024843c813e0;  alias, 1 drivers
v0000024843c29d80_0 .net "sum", 31 0, L_0000024843c81520;  alias, 1 drivers
L_0000024843c81520 .arith/sum 32, L_0000024843c80b20, L_0000024843c813e0;
S_0000024843bf85e0 .scope module, "Alu" "ALU" 2 51, 4 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 2 "zero";
P_0000024843c2d960 .param/l "width" 0 4 6, +C4<00000000000000000000000000100000>;
v0000024843c29420_0 .net "a", 31 0, v0000024843c7c600_0;  alias, 1 drivers
v0000024843c28e80_0 .net "b", 31 0, v0000024843c7aeb0_0;  alias, 1 drivers
v0000024843c29e20_0 .net "ctrl", 2 0, v0000024843c28200_0;  alias, 1 drivers
v0000024843c29ba0_0 .var "out", 31 0;
v0000024843c29880_0 .var "zero", 1 0;
E_0000024843c2d620 .event anyedge, v0000024843c29e20_0, v0000024843c28e80_0, v0000024843c29420_0;
S_0000024843bf6400 .scope module, "Alucu" "ALUCU" 2 31, 5 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "inst";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "ctrl";
    .port_info 3 /INPUT 6 "opcode";
v0000024843c28c00_0 .net "aluop", 1 0, v0000024843c280c0_0;  alias, 1 drivers
v0000024843c28200_0 .var "ctrl", 2 0;
v0000024843c28de0_0 .net "inst", 5 0, L_0000024843c80940;  1 drivers
v0000024843c28020_0 .net "opcode", 5 0, L_0000024843c80da0;  1 drivers
E_0000024843c2dba0 .event anyedge, v0000024843c28c00_0, v0000024843c28de0_0;
S_0000024843bf6590 .scope module, "And" "AND" 2 42, 6 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "br";
    .port_info 1 /INPUT 1 "aluz";
    .port_info 2 /OUTPUT 1 "mc";
L_0000024843c27be0 .functor AND 1, v0000024843c28520_0, L_0000024843c81ca0, C4<1>, C4<1>;
v0000024843c299c0_0 .net "aluz", 0 0, L_0000024843c81ca0;  alias, 1 drivers
v0000024843c29b00_0 .net "br", 0 0, v0000024843c28520_0;  alias, 1 drivers
v0000024843c28160_0 .net "mc", 0 0, L_0000024843c27be0;  alias, 1 drivers
S_0000024843bf56c0 .scope module, "And2" "AND" 2 43, 6 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "br";
    .port_info 1 /INPUT 1 "aluz";
    .port_info 2 /OUTPUT 1 "mc";
L_0000024843c27390 .functor AND 1, v0000024843c7ac30_0, L_0000024843c27d30, C4<1>, C4<1>;
v0000024843c28f20_0 .net "aluz", 0 0, L_0000024843c27d30;  1 drivers
v0000024843c28700_0 .net "br", 0 0, v0000024843c7ac30_0;  alias, 1 drivers
v0000024843c28fc0_0 .net "mc", 0 0, L_0000024843c27390;  alias, 1 drivers
S_0000024843bf5850 .scope module, "Cu" "CU" 2 30, 7 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op_code";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "regw";
    .port_info 3 /OUTPUT 1 "alusrc";
    .port_info 4 /OUTPUT 1 "memr";
    .port_info 5 /OUTPUT 1 "memw";
    .port_info 6 /OUTPUT 1 "memtoreg";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 2 "aluop";
    .port_info 10 /OUTPUT 1 "branch2";
P_0000024843bf2ee0 .param/l "R_type" 0 7 6, C4<000000>;
P_0000024843bf2f18 .param/l "addiu" 0 7 11, C4<001001>;
P_0000024843bf2f50 .param/l "andi" 0 7 12, C4<001100>;
P_0000024843bf2f88 .param/l "beq" 0 7 9, C4<000100>;
P_0000024843bf2fc0 .param/l "bne" 0 7 15, C4<000101>;
P_0000024843bf2ff8 .param/l "j" 0 7 10, C4<000010>;
P_0000024843bf3030 .param/l "lw" 0 7 7, C4<100011>;
P_0000024843bf3068 .param/l "ori" 0 7 13, C4<001101>;
P_0000024843bf30a0 .param/l "slti" 0 7 14, C4<001010>;
P_0000024843bf30d8 .param/l "sw" 0 7 8, C4<101011>;
v0000024843c29c40_0 .var "RegDst", 0 0;
v0000024843c280c0_0 .var "aluop", 1 0;
v0000024843c282a0_0 .var "alusrc", 0 0;
v0000024843c28520_0 .var "branch", 0 0;
v0000024843c7ac30_0 .var "branch2", 0 0;
v0000024843c7b590_0 .var "jump", 0 0;
v0000024843c7bef0_0 .var "memr", 0 0;
v0000024843c7c170_0 .var "memtoreg", 0 0;
v0000024843c7acd0_0 .var "memw", 0 0;
v0000024843c7ae10_0 .net "op_code", 5 0, L_0000024843c81700;  1 drivers
v0000024843c7bb30_0 .var "regw", 0 0;
E_0000024843c2d660 .event anyedge, v0000024843c7ae10_0;
S_0000024843bf3120 .scope module, "Dm" "DM" 2 54, 8 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "R";
    .port_info 1 /INPUT 1 "W";
    .port_info 2 /INPUT 5 "Addr";
    .port_info 3 /INPUT 32 "W_data";
    .port_info 4 /OUTPUT 32 "R_data";
    .port_info 5 /INPUT 1 "clk";
P_0000024843b89cb0 .param/l "addr_width" 0 8 8, +C4<00000000000000000000000000000101>;
P_0000024843b89ce8 .param/l "data_width" 0 8 9, +C4<00000000000000000000000000100000>;
v0000024843c7ad70_0 .net "Addr", 4 0, L_0000024843c81fc0;  1 drivers
v0000024843c7b770_0 .net "R", 0 0, v0000024843c7bef0_0;  alias, 1 drivers
v0000024843c7b090_0 .var "R_data", 31 0;
v0000024843c7bbd0_0 .net "W", 0 0, v0000024843c7acd0_0;  alias, 1 drivers
v0000024843c7b630_0 .net "W_data", 31 0, v0000024843c7cba0_0;  alias, 1 drivers
v0000024843c7a730_0 .net "clk", 0 0, v0000024843c80a80_0;  alias, 1 drivers
v0000024843c7a7d0 .array "mem", 0 31, 31 0;
v0000024843c7a870_0 .var "showreg", 31 0;
E_0000024843c2e3e0 .event posedge, v0000024843c7a730_0;
S_0000024843becb40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 13, 8 13 0, S_0000024843bf3120;
 .timescale 0 0;
v0000024843c7a9b0_0 .var/i "i", 31 0;
S_0000024843beccd0 .scope module, "Im" "IM" 2 53, 9 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0000024843c27400 .functor BUFZ 32, L_0000024843c818e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024843fe3220 .functor BUFT 1, C4<00000000001000100000000000100000>, C4<0>, C4<0>, C4<0>;
v0000024843c7b6d0 .array "Rom", 0 31;
v0000024843c7b6d0_0 .net v0000024843c7b6d0 0, 31 0, L_0000024843fe3220; 1 drivers
L_0000024843fe3268 .functor BUFT 1, C4<00000000011000100000000000100010>, C4<0>, C4<0>, C4<0>;
v0000024843c7b6d0_1 .net v0000024843c7b6d0 1, 31 0, L_0000024843fe3268; 1 drivers
L_0000024843fe32b0 .functor BUFT 1, C4<00000000000000010001000000100100>, C4<0>, C4<0>, C4<0>;
v0000024843c7b6d0_2 .net v0000024843c7b6d0 2, 31 0, L_0000024843fe32b0; 1 drivers
L_0000024843fe32f8 .functor BUFT 1, C4<00000000000000010001000000100101>, C4<0>, C4<0>, C4<0>;
v0000024843c7b6d0_3 .net v0000024843c7b6d0 3, 31 0, L_0000024843fe32f8; 1 drivers
L_0000024843fe3340 .functor BUFT 1, C4<00000000010000110000000000101010>, C4<0>, C4<0>, C4<0>;
v0000024843c7b6d0_4 .net v0000024843c7b6d0 4, 31 0, L_0000024843fe3340; 1 drivers
L_0000024843fe3388 .functor BUFT 1, C4<10001100011000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000024843c7b6d0_5 .net v0000024843c7b6d0 5, 31 0, L_0000024843fe3388; 1 drivers
L_0000024843fe33d0 .functor BUFT 1, C4<10101100011000010000000000010000>, C4<0>, C4<0>, C4<0>;
v0000024843c7b6d0_6 .net v0000024843c7b6d0 6, 31 0, L_0000024843fe33d0; 1 drivers
L_0000024843fe3418 .functor BUFT 1, C4<00010100001000101111111111111110>, C4<0>, C4<0>, C4<0>;
v0000024843c7b6d0_7 .net v0000024843c7b6d0 7, 31 0, L_0000024843fe3418; 1 drivers
L_0000024843fe3460 .functor BUFT 1, C4<00001000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024843c7b6d0_8 .net v0000024843c7b6d0 8, 31 0, L_0000024843fe3460; 1 drivers
o0000024843c392d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_9 .net v0000024843c7b6d0 9, 31 0, o0000024843c392d8; 0 drivers
o0000024843c39308 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_10 .net v0000024843c7b6d0 10, 31 0, o0000024843c39308; 0 drivers
o0000024843c39338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_11 .net v0000024843c7b6d0 11, 31 0, o0000024843c39338; 0 drivers
o0000024843c39368 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_12 .net v0000024843c7b6d0 12, 31 0, o0000024843c39368; 0 drivers
o0000024843c39398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_13 .net v0000024843c7b6d0 13, 31 0, o0000024843c39398; 0 drivers
o0000024843c393c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_14 .net v0000024843c7b6d0 14, 31 0, o0000024843c393c8; 0 drivers
o0000024843c393f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_15 .net v0000024843c7b6d0 15, 31 0, o0000024843c393f8; 0 drivers
o0000024843c39428 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_16 .net v0000024843c7b6d0 16, 31 0, o0000024843c39428; 0 drivers
o0000024843c39458 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_17 .net v0000024843c7b6d0 17, 31 0, o0000024843c39458; 0 drivers
o0000024843c39488 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_18 .net v0000024843c7b6d0 18, 31 0, o0000024843c39488; 0 drivers
o0000024843c394b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_19 .net v0000024843c7b6d0 19, 31 0, o0000024843c394b8; 0 drivers
o0000024843c394e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_20 .net v0000024843c7b6d0 20, 31 0, o0000024843c394e8; 0 drivers
o0000024843c39518 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_21 .net v0000024843c7b6d0 21, 31 0, o0000024843c39518; 0 drivers
o0000024843c39548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_22 .net v0000024843c7b6d0 22, 31 0, o0000024843c39548; 0 drivers
o0000024843c39578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_23 .net v0000024843c7b6d0 23, 31 0, o0000024843c39578; 0 drivers
o0000024843c395a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_24 .net v0000024843c7b6d0 24, 31 0, o0000024843c395a8; 0 drivers
o0000024843c395d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_25 .net v0000024843c7b6d0 25, 31 0, o0000024843c395d8; 0 drivers
o0000024843c39608 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_26 .net v0000024843c7b6d0 26, 31 0, o0000024843c39608; 0 drivers
o0000024843c39638 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_27 .net v0000024843c7b6d0 27, 31 0, o0000024843c39638; 0 drivers
o0000024843c39668 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_28 .net v0000024843c7b6d0 28, 31 0, o0000024843c39668; 0 drivers
o0000024843c39698 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_29 .net v0000024843c7b6d0 29, 31 0, o0000024843c39698; 0 drivers
o0000024843c396c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_30 .net v0000024843c7b6d0 30, 31 0, o0000024843c396c8; 0 drivers
o0000024843c396f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024843c7b6d0_31 .net v0000024843c7b6d0 31, 31 0, o0000024843c396f8; 0 drivers
v0000024843c7ba90_0 .net *"_ivl_27", 31 0, L_0000024843c818e0;  1 drivers
v0000024843c7b810_0 .net *"_ivl_30", 4 0, L_0000024843c81b60;  1 drivers
v0000024843c7b8b0_0 .net *"_ivl_31", 6 0, L_0000024843c81f20;  1 drivers
L_0000024843fe34a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024843c7b950_0 .net *"_ivl_34", 1 0, L_0000024843fe34a8;  1 drivers
v0000024843c7b1d0_0 .net "addr", 31 0, v0000024843c7a550_0;  alias, 1 drivers
v0000024843c7b450_0 .net "instr", 31 0, L_0000024843c27400;  alias, 1 drivers
L_0000024843c818e0 .array/port v0000024843c7b6d0, L_0000024843c81f20;
L_0000024843c81b60 .part v0000024843c7a550_0, 2, 5;
L_0000024843c81f20 .concat [ 5 2 0 0], L_0000024843c81b60, L_0000024843fe34a8;
S_0000024843be7f60 .scope module, "MT3" "MUXTWO" 2 35, 10 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_0000024843c2e360 .param/l "width" 0 10 5, +C4<00000000000000000000000000100000>;
v0000024843c7b9f0_0 .net "I0", 31 0, v0000024843c29ba0_0;  alias, 1 drivers
v0000024843c7bf90_0 .net "I1", 31 0, o0000024843c39878;  alias, 0 drivers
v0000024843c7bc70_0 .net "ctrl", 0 0, v0000024843c7c170_0;  alias, 1 drivers
v0000024843c7a910_0 .var "out", 31 0;
E_0000024843c2d920 .event anyedge, v0000024843c7c170_0, v0000024843c7bf90_0, v0000024843c29ba0_0;
S_0000024843be80f0 .scope module, "MT4" "MUXTWO" 2 36, 10 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_0000024843c2db60 .param/l "width" 0 10 5, +C4<00000000000000000000000000100000>;
v0000024843c7b270_0 .net "I0", 31 0, L_0000024843c80b20;  alias, 1 drivers
v0000024843c7ab90_0 .net "I1", 31 0, L_0000024843c81520;  alias, 1 drivers
v0000024843c7bd10_0 .net "ctrl", 0 0, L_0000024843c27940;  alias, 1 drivers
v0000024843c7b4f0_0 .var "out", 31 0;
E_0000024843c2dca0 .event anyedge, v0000024843c7bd10_0, v0000024843c29d80_0, v0000024843c287a0_0;
S_0000024843bd86c0 .scope module, "MT5" "MUXTWO" 2 37, 10 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_0000024843c2e2a0 .param/l "width" 0 10 5, +C4<00000000000000000000000000100000>;
v0000024843c7b310_0 .net "I0", 31 0, v0000024843c7b4f0_0;  alias, 1 drivers
v0000024843c7c0d0_0 .net "I1", 31 0, L_0000024843c80620;  alias, 1 drivers
v0000024843c7b130_0 .net "ctrl", 0 0, v0000024843c7b590_0;  alias, 1 drivers
v0000024843c7bdb0_0 .var "out", 31 0;
E_0000024843c2d9a0 .event anyedge, v0000024843c7b590_0, v0000024843c7c0d0_0, v0000024843c7b4f0_0;
S_0000024843bd8850 .scope module, "Mt1" "MUXTWO" 2 33, 10 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_0000024843c2dfe0 .param/l "width" 0 10 5, +C4<00000000000000000000000000100000>;
v0000024843c7a4b0_0 .net "I0", 31 0, L_0000024843c817a0;  1 drivers
v0000024843c7aaf0_0 .net "I1", 31 0, L_0000024843c81c00;  1 drivers
v0000024843c7be50_0 .net "ctrl", 0 0, v0000024843c29c40_0;  alias, 1 drivers
v0000024843c7a5f0_0 .var "out", 31 0;
E_0000024843c2d9e0 .event anyedge, v0000024843c29c40_0, v0000024843c7aaf0_0, v0000024843c7a4b0_0;
S_0000024843bd5430 .scope module, "Mt2" "MUXTWO" 2 34, 10 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_0000024843c2e160 .param/l "width" 0 10 5, +C4<00000000000000000000000000100000>;
v0000024843c7b3b0_0 .net "I0", 31 0, v0000024843c7cba0_0;  alias, 1 drivers
v0000024843c7c030_0 .net "I1", 31 0, L_0000024843c80d00;  alias, 1 drivers
v0000024843c7c350_0 .net "ctrl", 0 0, v0000024843c282a0_0;  alias, 1 drivers
v0000024843c7aeb0_0 .var "out", 31 0;
E_0000024843c2db20 .event anyedge, v0000024843c282a0_0, v0000024843c7c030_0, v0000024843c7b630_0;
S_0000024843fe2380 .scope module, "Or" "OR" 2 44, 11 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "oa";
    .port_info 1 /INPUT 1 "ob";
    .port_info 2 /OUTPUT 1 "oc";
L_0000024843c27940 .functor OR 1, L_0000024843c27390, L_0000024843c27be0, C4<0>, C4<0>;
v0000024843c7aa50_0 .net "oa", 0 0, L_0000024843c27390;  alias, 1 drivers
v0000024843c7c210_0 .net "ob", 0 0, L_0000024843c27be0;  alias, 1 drivers
v0000024843c7c2b0_0 .net "oc", 0 0, L_0000024843c27940;  alias, 1 drivers
S_0000024843fe21f0 .scope module, "Pc" "PC" 2 29, 12 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "Address_in";
    .port_info 3 /OUTPUT 32 "Pc_reg";
v0000024843c7af50_0 .net "Address_in", 31 0, v0000024843c7bdb0_0;  alias, 1 drivers
v0000024843c7aff0_0 .net "Clock", 0 0, v0000024843c80a80_0;  alias, 1 drivers
v0000024843c7a550_0 .var "Pc_reg", 31 0;
v0000024843c7a690_0 .net "Reset", 0 0, v0000024843c82240_0;  alias, 1 drivers
E_0000024843c2e020 .event posedge, v0000024843c7a690_0, v0000024843c7a730_0;
S_0000024843fe2510 .scope module, "Rf" "RF" 2 55, 13 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "wd";
    .port_info 1 /INPUT 5 "rr1";
    .port_info 2 /INPUT 5 "rr2";
    .port_info 3 /INPUT 5 "wr";
    .port_info 4 /OUTPUT 32 "rd1";
    .port_info 5 /OUTPUT 32 "rd2";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "regwr";
v0000024843c7c560_0 .array/port v0000024843c7c560, 0;
L_0000024843c275c0 .functor BUFZ 32, v0000024843c7c560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024843c7c560_1 .array/port v0000024843c7c560, 1;
L_0000024843c277f0 .functor BUFZ 32, v0000024843c7c560_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024843c7c560_2 .array/port v0000024843c7c560, 2;
L_0000024843c27160 .functor BUFZ 32, v0000024843c7c560_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024843c7c560_3 .array/port v0000024843c7c560, 3;
L_0000024843c279b0 .functor BUFZ 32, v0000024843c7c560_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024843c7c880_0 .var "RD1", 31 0;
v0000024843c7d5a0_0 .var "RD2", 31 0;
v0000024843c7c560 .array "RFReg", 0 31, 31 0;
v0000024843c7daa0_0 .net "clk", 0 0, v0000024843c80a80_0;  alias, 1 drivers
v0000024843c7d640_0 .var "i", 4 0;
v0000024843c7c600_0 .var "rd1", 31 0;
v0000024843c7cba0_0 .var "rd2", 31 0;
v0000024843c7cc40_0 .net "regwr", 0 0, v0000024843c7bb30_0;  alias, 1 drivers
v0000024843c7cce0_0 .net "rr1", 4 0, L_0000024843c806c0;  1 drivers
v0000024843c7e0e0_0 .net "rr2", 4 0, L_0000024843c824f0;  1 drivers
v0000024843c7cd80_0 .net "show0", 31 0, L_0000024843c275c0;  1 drivers
v0000024843c7c9c0_0 .net "show1", 31 0, L_0000024843c277f0;  1 drivers
v0000024843c7dfa0_0 .net "show2", 31 0, L_0000024843c27160;  1 drivers
v0000024843c7ce20_0 .net "show3", 31 0, L_0000024843c279b0;  1 drivers
v0000024843c7db40_0 .net "wd", 31 0, v0000024843c7a910_0;  alias, 1 drivers
v0000024843c7d000_0 .net "wr", 4 0, L_0000024843c81a20;  alias, 1 drivers
E_0000024843c2d460/0 .event anyedge, v0000024843c7e0e0_0, v0000024843c7cce0_0;
E_0000024843c2d460/1 .event posedge, v0000024843c7a730_0;
E_0000024843c2d460 .event/or E_0000024843c2d460/0, E_0000024843c2d460/1;
S_0000024843fe26a0 .scope module, "SHl22" "SHL2" 2 40, 14 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src";
    .port_info 1 /OUTPUT 32 "dst";
P_0000024843c2e0a0 .param/l "s2" 0 14 4, C4<00>;
v0000024843c7d960_0 .net *"_ivl_1", 29 0, L_0000024843c81ac0;  1 drivers
L_0000024843fe3148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024843c7dd20_0 .net/2u *"_ivl_2", 1 0, L_0000024843fe3148;  1 drivers
v0000024843c7cb00_0 .net "dst", 31 0, L_0000024843c813e0;  alias, 1 drivers
v0000024843c7d500_0 .net "src", 31 0, L_0000024843c80d00;  alias, 1 drivers
L_0000024843c81ac0 .part L_0000024843c80d00, 0, 30;
L_0000024843c813e0 .concat [ 2 30 0 0], L_0000024843fe3148, L_0000024843c81ac0;
S_0000024843fe2830 .scope module, "Shl21" "SHL2" 2 39, 14 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src";
    .port_info 1 /OUTPUT 32 "dst";
P_0000024843c2dce0 .param/l "s2" 0 14 4, C4<00>;
v0000024843c7e040_0 .net *"_ivl_1", 29 0, L_0000024843c81de0;  1 drivers
L_0000024843fe30b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024843c7c6a0_0 .net/2u *"_ivl_2", 1 0, L_0000024843fe30b8;  1 drivers
v0000024843c7d3c0_0 .net "dst", 31 0, L_0000024843c809e0;  1 drivers
v0000024843c7e180_0 .net "src", 31 0, L_0000024843c81340;  1 drivers
L_0000024843c81de0 .part L_0000024843c81340, 0, 30;
L_0000024843c809e0 .concat [ 2 30 0 0], L_0000024843fe30b8, L_0000024843c81de0;
S_0000024843fe29c0 .scope module, "Sig1632" "SIG16_32" 2 46, 15 1 0, S_0000024843c0ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0000024843fe3190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024843c7cec0_0 .net/2u *"_ivl_0", 15 0, L_0000024843fe3190;  1 drivers
v0000024843c7d780_0 .net "in", 15 0, L_0000024843c81840;  1 drivers
v0000024843c7cf60_0 .net "out", 31 0, L_0000024843c80d00;  alias, 1 drivers
L_0000024843c80d00 .concat [ 16 16 0 0], L_0000024843c81840, L_0000024843fe3190;
    .scope S_0000024843fe21f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024843c7a550_0, 0;
    %end;
    .thread T_0;
    .scope S_0000024843fe21f0;
T_1 ;
    %wait E_0000024843c2e020;
    %load/vec4 v0000024843c7a690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024843c7a550_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024843c7af50_0;
    %assign/vec4 v0000024843c7a550_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024843bf5850;
T_2 ;
    %wait E_0000024843c2d660;
    %load/vec4 v0000024843c7ae10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 1540, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024843c7ac30_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000024843c280c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c28520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7c170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7acd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c282a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bb30_0, 0;
    %assign/vec4 v0000024843c29c40_0, 0;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 928, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024843c7ac30_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000024843c280c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c28520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7c170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7acd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c282a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bb30_0, 0;
    %assign/vec4 v0000024843c29c40_0, 0;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 1376, 1056, 11;
    %split/vec4 1;
    %assign/vec4 v0000024843c7ac30_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000024843c280c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c28520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7c170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7acd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c282a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bb30_0, 0;
    %assign/vec4 v0000024843c29c40_0, 0;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 1074, 1056, 11;
    %split/vec4 1;
    %assign/vec4 v0000024843c7ac30_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000024843c280c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c28520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7c170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7acd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c282a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bb30_0, 0;
    %assign/vec4 v0000024843c29c40_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 1326, 1318, 11;
    %split/vec4 1;
    %assign/vec4 v0000024843c7ac30_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000024843c280c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c28520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7c170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7acd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c282a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bb30_0, 0;
    %assign/vec4 v0000024843c29c40_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 768, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024843c7ac30_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000024843c280c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c28520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7c170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7acd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c282a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bb30_0, 0;
    %assign/vec4 v0000024843c29c40_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 774, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024843c7ac30_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000024843c280c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c28520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7c170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7acd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c282a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bb30_0, 0;
    %assign/vec4 v0000024843c29c40_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 774, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024843c7ac30_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000024843c280c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c28520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7c170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7acd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c282a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bb30_0, 0;
    %assign/vec4 v0000024843c29c40_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 774, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024843c7ac30_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000024843c280c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c28520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7c170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7acd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c282a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bb30_0, 0;
    %assign/vec4 v0000024843c29c40_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 1075, 1056, 11;
    %split/vec4 1;
    %assign/vec4 v0000024843c7ac30_0, 0;
    %split/vec4 2;
    %assign/vec4 v0000024843c280c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c28520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7c170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7acd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c282a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024843c7bb30_0, 0;
    %assign/vec4 v0000024843c29c40_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000024843bf6400;
T_3 ;
    %wait E_0000024843c2dba0;
    %load/vec4 v0000024843c28c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0000024843c28de0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0000024843c28020_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000024843c28200_0, 0;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024843bd8850;
T_4 ;
    %wait E_0000024843c2d9e0;
    %load/vec4 v0000024843c7be50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000024843c7a4b0_0;
    %store/vec4 v0000024843c7a5f0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024843c7aaf0_0;
    %store/vec4 v0000024843c7a5f0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024843bd5430;
T_5 ;
    %wait E_0000024843c2db20;
    %load/vec4 v0000024843c7c350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000024843c7b3b0_0;
    %store/vec4 v0000024843c7aeb0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024843c7c030_0;
    %store/vec4 v0000024843c7aeb0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024843be7f60;
T_6 ;
    %wait E_0000024843c2d920;
    %load/vec4 v0000024843c7bc70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000024843c7b9f0_0;
    %store/vec4 v0000024843c7a910_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000024843c7bf90_0;
    %store/vec4 v0000024843c7a910_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024843be80f0;
T_7 ;
    %wait E_0000024843c2dca0;
    %load/vec4 v0000024843c7bd10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000024843c7b270_0;
    %store/vec4 v0000024843c7b4f0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000024843c7ab90_0;
    %store/vec4 v0000024843c7b4f0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000024843bd86c0;
T_8 ;
    %wait E_0000024843c2d9a0;
    %load/vec4 v0000024843c7b130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000024843c7b310_0;
    %store/vec4 v0000024843c7bdb0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024843c7c0d0_0;
    %store/vec4 v0000024843c7bdb0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000024843bf85e0;
T_9 ;
    %wait E_0000024843c2d620;
    %load/vec4 v0000024843c29e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %load/vec4 v0000024843c29420_0;
    %inv;
    %store/vec4 v0000024843c29ba0_0, 0, 32;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0000024843c29420_0;
    %load/vec4 v0000024843c28e80_0;
    %and;
    %store/vec4 v0000024843c29ba0_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0000024843c29420_0;
    %load/vec4 v0000024843c28e80_0;
    %or;
    %store/vec4 v0000024843c29ba0_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0000024843c29420_0;
    %load/vec4 v0000024843c28e80_0;
    %xor;
    %store/vec4 v0000024843c29ba0_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0000024843c29420_0;
    %load/vec4 v0000024843c28e80_0;
    %or;
    %inv;
    %store/vec4 v0000024843c29ba0_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0000024843c29420_0;
    %load/vec4 v0000024843c28e80_0;
    %add;
    %store/vec4 v0000024843c29ba0_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0000024843c29420_0;
    %load/vec4 v0000024843c28e80_0;
    %sub;
    %store/vec4 v0000024843c29ba0_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0000024843c29420_0;
    %load/vec4 v0000024843c28e80_0;
    %cmp/u;
    %jmp/0xz  T_9.9, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024843c29ba0_0, 0, 32;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024843c29ba0_0, 0, 32;
T_9.10 ;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %load/vec4 v0000024843c29ba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.11, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024843c29880_0, 0, 2;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024843c29880_0, 0, 2;
T_9.12 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000024843bf3120;
T_10 ;
    %fork t_1, S_0000024843becb40;
    %jmp t_0;
    .scope S_0000024843becb40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024843c7a9b0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000024843c7a9b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000024843c7a9b0_0;
    %store/vec4a v0000024843c7a7d0, 4, 0;
    %load/vec4 v0000024843c7a9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024843c7a9b0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .scope S_0000024843bf3120;
t_0 %join;
    %pushi/vec4 39030, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024843c7a7d0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024843c7a7d0, 4;
    %store/vec4 v0000024843c7a870_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0000024843bf3120;
T_11 ;
    %wait E_0000024843c2e3e0;
    %load/vec4 v0000024843c7b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000024843c7ad70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024843c7a7d0, 4;
    %store/vec4 v0000024843c7b090_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000024843c7bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000024843c7b630_0;
    %load/vec4 v0000024843c7ad70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024843c7a7d0, 0, 4;
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000024843fe2510;
T_12 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024843c7d640_0, 0, 5;
T_12.0 ;
    %load/vec4 v0000024843c7d640_0;
    %cmpi/u 16, 0, 5;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024843c7d640_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000024843c7c560, 4, 0;
    %load/vec4 v0000024843c7d640_0;
    %addi 1, 0, 5;
    %store/vec4 v0000024843c7d640_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 291, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024843c7c560, 4, 0;
    %end;
    .thread T_12;
    .scope S_0000024843fe2510;
T_13 ;
    %wait E_0000024843c2d460;
    %load/vec4 v0000024843c7cce0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024843c7c560, 4;
    %store/vec4 v0000024843c7c880_0, 0, 32;
    %load/vec4 v0000024843c7e0e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024843c7c560, 4;
    %store/vec4 v0000024843c7d5a0_0, 0, 32;
    %load/vec4 v0000024843c7c880_0;
    %store/vec4 v0000024843c7c600_0, 0, 32;
    %load/vec4 v0000024843c7d5a0_0;
    %store/vec4 v0000024843c7cba0_0, 0, 32;
    %jmp T_13;
    .thread T_13;
    .scope S_0000024843fe2510;
T_14 ;
    %wait E_0000024843c2e3e0;
    %load/vec4 v0000024843c7cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000024843c7db40_0;
    %load/vec4 v0000024843c7d000_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000024843c7c560, 4, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000024843c38070;
T_15 ;
    %vpi_call 2 65 "$dumpfile", "main_test.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024843c38070 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024843c80a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024843c82240_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024843c80a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024843c82240_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024843c82240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024843c80a80_0, 0, 1;
T_15.0 ;
    %delay 5, 0;
    %load/vec4 v0000024843c80a80_0;
    %inv;
    %store/vec4 v0000024843c80a80_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "main.v";
    "./ADD.v";
    "./ALU.v";
    "./ALUCU.v";
    "./AND.v";
    "./CU.v";
    "./DM.v";
    "./IM.v";
    "./MUXTWO.v";
    "./OR.v";
    "./PC.v";
    "./RF.v";
    "./SHL2.v";
    "./SIG16_32.v";
