<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_mem_walk_seq.svh</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Memory_Walking-Ones_Test_Sequences"></a><a name="Topic235"></a><div class="CTopic TSection LSystemVerilog first">
 <div class="CTitle">Memory Walking-Ones Test Sequences</div>
 <div class="CBody"><p>This section defines sequences for applying a &quot;walking-ones&quot; algorithm on one or more memories.</p></div>
</div>

<a name="uvm_mem_single_walk_seq"></a><a name="Topic236"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_mem_single_walk_seq</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype236"><a class="CPEntry Parent TClass" href="../index.html#File18:uvm_reg_sequence.svh:uvm_reg_sequence" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,469);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(uvm_sequence #(uvm_reg_item))</span></div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_mem_single_walk_seq</div></div></div>
 <div class="CBody"><p>Runs the walking-ones algorithm on the memory given by the <a href="../index.html#File18:uvm_mem_walk_seq.svh:uvm_mem_single_walk_seq.mem" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,238);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >mem</a> property, which must be assigned prior to starting this sequence.</p><p>If bit-type resource named &quot;NO_REG_TESTS&quot;, &quot;NO_MEM_TESTS&quot;, or &quot;NO_MEM_WALK_TEST&quot; in the &quot;REG::&quot; namespace matches the full name of the memory, the memory is not tested.</p><pre class="CText">uvm_resource_db#(bit)::set({&quot;REG::&quot;,regmodel.blk.mem0.get_full_name()},<br />                           &quot;NO_MEM_TESTS&quot;, 1, this);</pre><p>The walking ones algorithm is performed for each map in which the memory is defined.</p><pre class="CText">for (k = 0 thru memsize-1)<br />  write addr=k data=~k<br />  if (k &gt; 0) {<br />    read addr=k-1, expect data=~(k-1)<br />    write addr=k-1 data=k-1<br />  if (k == last addr)<br />    read addr=k, expect data=~k</pre></div>
</div>

<a name="uvm_mem_single_walk_seq.Variables"></a><a name="Topic237"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="uvm_mem_single_walk_seq.mem"></a><a name="Topic238"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">mem</div>
 <div id="NDPrototype238" class="NDPrototype"><div class="PSection PPlainSection"><a href="../index.html#File18:uvm_mem.svh:uvm_mem" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,851);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_mem</a> mem</div></div>
 <div class="CBody"><p>The memory to test; must be assigned prior to starting sequence.</p></div>
</div>

<a name="uvm_mem_single_walk_seq.Functions"></a><a name="Topic239"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Functions</div>
</div>

<a name="uvm_mem_single_walk_seq.new"></a><a name="Topic240"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">new</div>
 <div id="NDPrototype240" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">function</span> new(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">string</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">name</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHString">&quot;uvm_mem_walk_seq&quot;</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Creates a new instance of the class with the given name.</p></div>
</div>

<a name="uvm_mem_walk_seq"></a><a name="Topic241"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_mem_walk_seq</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype241"><a class="CPEntry Parent TClass" href="../index.html#File18:uvm_reg_sequence.svh:uvm_reg_sequence" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,469);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(uvm_sequence #(uvm_reg_item))</span></div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_mem_walk_seq</div></div></div>
 <div class="CBody"><p>Verifies the all memories in a block by executing the <a href="../index.html#File18:uvm_mem_walk_seq.svh:uvm_mem_single_walk_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,236);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_mem_single_walk_seq</a> sequence on every memory within it.</p><p>If bit-type resource named &quot;NO_REG_TESTS&quot;, &quot;NO_MEM_TESTS&quot;, or &quot;NO_MEM_WALK_TEST&quot; in the &quot;REG::&quot; namespace matches the full name of the block, the block is not tested.</p><pre class="CText">uvm_resource_db#(bit)::set({&quot;REG::&quot;,regmodel.blk.get_full_name(),&quot;.*&quot;},<br />                           &quot;NO_MEM_TESTS&quot;, 1, this);</pre></div>
</div>

<a name="uvm_mem_walk_seq.Variables"></a><a name="Topic242"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="uvm_mem_walk_seq.model"></a><a name="Topic243"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">model</div>
 <div class="CBody"><p>The block to be tested. Declared in the base class.</p><pre class="CText">uvm_reg_block model;</pre></div>
</div>

<a name="uvm_mem_walk_seq.mem_seq"></a><a name="Topic244"></a><div class="CTopic TVariable LSystemVerilog last">
 <div class="CTitle">mem_seq</div>
 <div id="NDPrototype244" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">protected</span> <a href="../index.html#File18:uvm_mem_walk_seq.svh:uvm_mem_single_walk_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,236);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_mem_single_walk_seq</a> mem_seq</div></div>
 <div class="CBody"><p>The sequence used to test one memory</p></div>
</div>

</body></html>