===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.9651 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3972 ( 11.5%)    0.3972 ( 13.4%)  FIR Parser
    1.5987 ( 46.1%)    1.3205 ( 44.5%)  'firrtl.circuit' Pipeline
    0.9426 ( 27.2%)    0.9426 ( 31.8%)    LowerFIRRTLTypes
    0.5995 ( 17.3%)    0.3213 ( 10.8%)    'firrtl.module' Pipeline
    0.1293 (  3.7%)    0.0716 (  2.4%)      CSE
    0.0033 (  0.1%)    0.0019 (  0.1%)        (A) DominanceInfo
    0.4301 ( 12.4%)    0.2277 (  7.7%)      SimpleCanonicalizer
    0.0400 (  1.2%)    0.0219 (  0.7%)      CheckWidths
    0.2586 (  7.5%)    0.2586 (  8.7%)  LowerFIRRTLToHW
    0.0980 (  2.8%)    0.0980 (  3.3%)  HWMemSimImpl
    0.4506 ( 13.0%)    0.2508 (  8.5%)  'hw.module' Pipeline
    0.0737 (  2.1%)    0.0443 (  1.5%)    HWCleanup
    0.2061 (  5.9%)    0.1120 (  3.8%)    CSE
    0.0085 (  0.2%)    0.0047 (  0.2%)      (A) DominanceInfo
    0.1708 (  4.9%)    0.0943 (  3.2%)    SimpleCanonicalizer
    0.1202 (  3.5%)    0.1202 (  4.1%)  HWLegalizeNames
    0.0640 (  1.8%)    0.0394 (  1.3%)  'hw.module' Pipeline
    0.0640 (  1.8%)    0.0394 (  1.3%)    PrettifyVerilog
    0.2546 (  7.3%)    0.2546 (  8.6%)  Output
    0.0010 (  0.0%)    0.0010 (  0.0%)  Rest
    3.4678 (100.0%)    2.9651 (100.0%)  Total

{
  totalTime: 2.977,
  maxMemory: 123076608
}
