{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655894346710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655894346755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 19:39:06 2022 " "Processing started: Wed Jun 22 19:39:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655894346755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894346755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_clock -c top_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894346755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655894351619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655894351619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file top_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_clock " "Found entity 1: top_clock" {  } { { "top_clock.v" "" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655894377643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894377643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655894377657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894377657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter9.v 1 1 " "Found 1 design units, including 1 entities, in source file counter9.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter9 " "Found entity 1: counter9" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655894377668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894377668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter6.v 1 1 " "Found 1 design units, including 1 entities, in source file counter6.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter6 " "Found entity 1: counter6" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655894377681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894377681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.v 1 1 " "Found 1 design units, including 1 entities, in source file counter4.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655894377693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894377693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.v" "" { Text "D:/main/digital_design/final_digital_clock/counter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655894377705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894377705 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll36000.v(9) " "Verilog HDL information at clk_dll36000.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll36000.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll36000.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655894377716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll36000.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll36000.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll36000 " "Found entity 1: clk_dll36000" {  } { { "clk_dll36000.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll36000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655894377717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894377717 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll3600.v(9) " "Verilog HDL information at clk_dll3600.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll3600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll3600.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655894377732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll3600.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll3600.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll3600 " "Found entity 1: clk_dll3600" {  } { { "clk_dll3600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll3600.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655894377735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894377735 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll600.v(9) " "Verilog HDL information at clk_dll600.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll600.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655894377748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll600.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll600.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll600 " "Found entity 1: clk_dll600" {  } { { "clk_dll600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll600.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655894377751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894377751 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll60.v(9) " "Verilog HDL information at clk_dll60.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll60.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll60.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655894377765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll60.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll60.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll60 " "Found entity 1: clk_dll60" {  } { { "clk_dll60.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll60.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655894377767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894377767 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll10.v(9) " "Verilog HDL information at clk_dll10.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll10.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll10.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655894377781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll10.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll10.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll10 " "Found entity 1: clk_dll10" {  } { { "clk_dll10.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655894377783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894377783 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll.v(9) " "Verilog HDL information at clk_dll.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655894377798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll " "Found entity 1: clk_dll" {  } { { "clk_dll.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655894377799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894377799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_clock " "Elaborating entity \"top_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655894377910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll clk_dll:u0 " "Elaborating entity \"clk_dll\" for hierarchy \"clk_dll:u0\"" {  } { { "top_clock.v" "u0" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655894377937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_dll.v(19) " "Verilog HDL assignment warning at clk_dll.v(19): truncated value with size 32 to match size of target (25)" {  } { { "clk_dll.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655894377939 "|top_clock|clk_dll:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll10 clk_dll10:u1 " "Elaborating entity \"clk_dll10\" for hierarchy \"clk_dll10:u1\"" {  } { { "top_clock.v" "u1" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655894377956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_dll10.v(19) " "Verilog HDL assignment warning at clk_dll10.v(19): truncated value with size 32 to match size of target (3)" {  } { { "clk_dll10.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll10.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655894377956 "|top_clock|clk_dll10:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll60 clk_dll60:u2 " "Elaborating entity \"clk_dll60\" for hierarchy \"clk_dll60:u2\"" {  } { { "top_clock.v" "u2" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655894377966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk_dll60.v(19) " "Verilog HDL assignment warning at clk_dll60.v(19): truncated value with size 32 to match size of target (2)" {  } { { "clk_dll60.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll60.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655894377967 "|top_clock|clk_dll60:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll600 clk_dll600:u3 " "Elaborating entity \"clk_dll600\" for hierarchy \"clk_dll600:u3\"" {  } { { "top_clock.v" "u3" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655894377978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_dll600.v(19) " "Verilog HDL assignment warning at clk_dll600.v(19): truncated value with size 32 to match size of target (3)" {  } { { "clk_dll600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll600.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655894377978 "|top_clock|clk_dll600:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll3600 clk_dll3600:u4 " "Elaborating entity \"clk_dll3600\" for hierarchy \"clk_dll3600:u4\"" {  } { { "top_clock.v" "u4" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655894377991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk_dll3600.v(19) " "Verilog HDL assignment warning at clk_dll3600.v(19): truncated value with size 32 to match size of target (2)" {  } { { "clk_dll3600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll3600.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655894377992 "|top_clock|clk_dll3600:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll36000 clk_dll36000:u5 " "Elaborating entity \"clk_dll36000\" for hierarchy \"clk_dll36000:u5\"" {  } { { "top_clock.v" "u5" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655894378004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_dll36000.v(19) " "Verilog HDL assignment warning at clk_dll36000.v(19): truncated value with size 32 to match size of target (3)" {  } { { "clk_dll36000.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll36000.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655894378004 "|top_clock|clk_dll36000:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter9 counter9:u6 " "Elaborating entity \"counter9\" for hierarchy \"counter9:u6\"" {  } { { "top_clock.v" "u6" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655894378017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter9.v(21) " "Verilog HDL assignment warning at counter9.v(21): truncated value with size 32 to match size of target (4)" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655894378018 "|top_clock|counter9:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 counter6:u7 " "Elaborating entity \"counter6\" for hierarchy \"counter6:u7\"" {  } { { "top_clock.v" "u7" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655894378032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter6.v(21) " "Verilog HDL assignment warning at counter6.v(21): truncated value with size 32 to match size of target (4)" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655894378033 "|top_clock|counter6:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 counter4:u10 " "Elaborating entity \"counter4\" for hierarchy \"counter4:u10\"" {  } { { "top_clock.v" "u10" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655894378049 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter4.v(24) " "Verilog HDL assignment warning at counter4.v(24): truncated value with size 32 to match size of target (3)" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655894378050 "|top_clock|counter4:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter4.v(25) " "Verilog HDL assignment warning at counter4.v(25): truncated value with size 32 to match size of target (4)" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655894378050 "|top_clock|counter4:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter4.v(26) " "Verilog HDL assignment warning at counter4.v(26): truncated value with size 32 to match size of target (4)" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655894378051 "|top_clock|counter4:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter4.v(29) " "Verilog HDL assignment warning at counter4.v(29): truncated value with size 32 to match size of target (4)" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655894378051 "|top_clock|counter4:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:u11 " "Elaborating entity \"seg7\" for hierarchy \"seg7:u11\"" {  } { { "top_clock.v" "u11" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655894378069 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7.v(10) " "Verilog HDL Case Statement warning at seg7.v(10): incomplete case statement has no default case item" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655894378070 "|top_clock|seg7:u11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg seg7.v(8) " "Verilog HDL Always Construct warning at seg7.v(8): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655894378070 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] seg7.v(8) " "Inferred latch for \"seg\[0\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894378070 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] seg7.v(8) " "Inferred latch for \"seg\[1\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894378071 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] seg7.v(8) " "Inferred latch for \"seg\[2\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894378072 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] seg7.v(8) " "Inferred latch for \"seg\[3\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894378072 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] seg7.v(8) " "Inferred latch for \"seg\[4\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894378072 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] seg7.v(8) " "Inferred latch for \"seg\[5\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894378072 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] seg7.v(8) " "Inferred latch for \"seg\[6\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894378072 "|top_clock|seg7:u11"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[0\] " "Latch seg7:u11\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380202 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[1\] " "Latch seg7:u11\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380202 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[2\] " "Latch seg7:u11\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380203 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[3\] " "Latch seg7:u11\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380203 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[4\] " "Latch seg7:u11\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380204 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[5\] " "Latch seg7:u11\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380204 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[6\] " "Latch seg7:u11\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380204 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[0\] " "Latch seg7:u12\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380205 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[1\] " "Latch seg7:u12\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380205 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[2\] " "Latch seg7:u12\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380206 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[3\] " "Latch seg7:u12\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380206 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[4\] " "Latch seg7:u12\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380207 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[5\] " "Latch seg7:u12\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380207 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[6\] " "Latch seg7:u12\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380208 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[0\] " "Latch seg7:u13\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380208 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[1\] " "Latch seg7:u13\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380208 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[2\] " "Latch seg7:u13\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380209 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[3\] " "Latch seg7:u13\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380209 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[4\] " "Latch seg7:u13\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380209 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[5\] " "Latch seg7:u13\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380210 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[6\] " "Latch seg7:u13\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380210 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[0\] " "Latch seg7:u14\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380211 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[1\] " "Latch seg7:u14\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380211 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[2\] " "Latch seg7:u14\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380211 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[3\] " "Latch seg7:u14\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380212 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[4\] " "Latch seg7:u14\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380212 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[5\] " "Latch seg7:u14\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380213 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[6\] " "Latch seg7:u14\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380213 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[0\] " "Latch seg7:u15\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380214 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[1\] " "Latch seg7:u15\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380214 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[2\] " "Latch seg7:u15\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380214 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[3\] " "Latch seg7:u15\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380215 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[4\] " "Latch seg7:u15\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380215 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[5\] " "Latch seg7:u15\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380215 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[6\] " "Latch seg7:u15\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380216 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[0\] " "Latch seg7:u16\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380216 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[1\] " "Latch seg7:u16\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380216 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[2\] " "Latch seg7:u16\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380216 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[3\] " "Latch seg7:u16\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380217 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[4\] " "Latch seg7:u16\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380217 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[5\] " "Latch seg7:u16\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380217 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[6\] " "Latch seg7:u16\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655894380218 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655894380218 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655894380874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/main/digital_design/final_digital_clock/output_files/top_clock.map.smsg " "Generated suppressed messages file D:/main/digital_design/final_digital_clock/output_files/top_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894381730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655894382376 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655894382376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655894383098 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655894383098 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655894383098 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655894383098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655894383181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 19:39:43 2022 " "Processing ended: Wed Jun 22 19:39:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655894383181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655894383181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655894383181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655894383181 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1655894388875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655894388939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 19:39:45 2022 " "Processing started: Wed Jun 22 19:39:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655894388939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655894388939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_clock -c top_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655894388939 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655894391248 ""}
{ "Info" "0" "" "Project  = top_clock" {  } {  } 0 0 "Project  = top_clock" 0 0 "Fitter" 0 0 1655894391254 ""}
{ "Info" "0" "" "Revision = top_clock" {  } {  } 0 0 "Revision = top_clock" 0 0 "Fitter" 0 0 1655894391256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1655894391669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655894391673 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_clock 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"top_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655894391718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655894391875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655894391875 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655894392916 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655894393313 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655894399775 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "No exact pin location assignment(s) for 44 pins of 44 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1655894400831 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1655894422990 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 25 global CLKCTRL_G10 " "clk~inputCLKENA0 with 25 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1655894424767 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1655894424767 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655894424768 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655894424891 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655894424892 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655894424895 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1655894424896 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1655894424897 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655894424897 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655894424898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1655894424899 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655894424899 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:26 " "Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655894425459 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1655894437406 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_clock.sdc " "Synopsys Design Constraints File file not found: 'top_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655894437407 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655894437409 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655894437418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655894437419 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1655894437425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655894437437 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1655894437658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655894441378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655894444274 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655894453614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655894453614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655894456011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "D:/main/digital_design/final_digital_clock/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1655894463956 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655894463956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1655894472168 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655894472168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655894472174 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.98 " "Total time spent on timing analysis during the Fitter is 1.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1655894475762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655894475822 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655894476852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655894476852 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655894477729 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655894481874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/main/digital_design/final_digital_clock/output_files/top_clock.fit.smsg " "Generated suppressed messages file D:/main/digital_design/final_digital_clock/output_files/top_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655894482627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6620 " "Peak virtual memory: 6620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655894483577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 19:41:23 2022 " "Processing ended: Wed Jun 22 19:41:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655894483577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655894483577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:39 " "Total CPU time (on all processors): 00:02:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655894483577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655894483577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655894486984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655894487006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 19:41:26 2022 " "Processing started: Wed Jun 22 19:41:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655894487006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655894487006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_clock -c top_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655894487006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1655894489769 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655894500791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655894501591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 19:41:41 2022 " "Processing ended: Wed Jun 22 19:41:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655894501591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655894501591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655894501591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655894501591 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655894502513 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655894505127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655894505153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 19:41:43 2022 " "Processing started: Wed Jun 22 19:41:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655894505153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1655894505153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_clock -c top_clock " "Command: quartus_sta top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1655894505153 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1655894506371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1655894511327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1655894511327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894511437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894511437 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1655894512411 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_clock.sdc " "Synopsys Design Constraints File file not found: 'top_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1655894512468 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894512469 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655894512473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dll:u0\|out_clk clk_dll:u0\|out_clk " "create_clock -period 1.000 -name clk_dll:u0\|out_clk clk_dll:u0\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655894512473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dll10:u1\|out_clk clk_dll10:u1\|out_clk " "create_clock -period 1.000 -name clk_dll10:u1\|out_clk clk_dll10:u1\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655894512473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dll60:u2\|out_clk clk_dll60:u2\|out_clk " "create_clock -period 1.000 -name clk_dll60:u2\|out_clk clk_dll60:u2\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655894512473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dll600:u3\|out_clk clk_dll600:u3\|out_clk " "create_clock -period 1.000 -name clk_dll600:u3\|out_clk clk_dll600:u3\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655894512473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dll3600:u4\|out_clk clk_dll3600:u4\|out_clk " "create_clock -period 1.000 -name clk_dll3600:u4\|out_clk clk_dll3600:u4\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655894512473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter9:u6\|q\[1\] counter9:u6\|q\[1\] " "create_clock -period 1.000 -name counter9:u6\|q\[1\] counter9:u6\|q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655894512473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter6:u7\|q\[1\] counter6:u7\|q\[1\] " "create_clock -period 1.000 -name counter6:u7\|q\[1\] counter6:u7\|q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655894512473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter9:u8\|q\[1\] counter9:u8\|q\[1\] " "create_clock -period 1.000 -name counter9:u8\|q\[1\] counter9:u8\|q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655894512473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter6:u9\|q\[1\] counter6:u9\|q\[1\] " "create_clock -period 1.000 -name counter6:u9\|q\[1\] counter6:u9\|q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655894512473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter4:u10\|q\[1\] counter4:u10\|q\[1\] " "create_clock -period 1.000 -name counter4:u10\|q\[1\] counter4:u10\|q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655894512473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter4:u10\|q2\[1\] counter4:u10\|q2\[1\] " "create_clock -period 1.000 -name counter4:u10\|q2\[1\] counter4:u10\|q2\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655894512473 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655894512473 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1655894512479 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655894512506 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1655894512510 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655894512538 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655894512609 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655894512609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.158 " "Worst-case setup slack is -5.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.158             -65.718 clk  " "   -5.158             -65.718 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.336             -21.445 counter4:u10\|q2\[1\]  " "   -3.336             -21.445 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.184             -17.917 counter9:u8\|q\[1\]  " "   -3.184             -17.917 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.163             -20.433 counter6:u7\|q\[1\]  " "   -3.163             -20.433 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.059             -19.532 counter4:u10\|q\[1\]  " "   -3.059             -19.532 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.944             -34.810 clk_dll3600:u4\|out_clk  " "   -2.944             -34.810 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.733             -17.679 counter9:u6\|q\[1\]  " "   -2.733             -17.679 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.314             -15.196 counter6:u9\|q\[1\]  " "   -2.314             -15.196 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.954             -17.532 clk_dll:u0\|out_clk  " "   -1.954             -17.532 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.886             -17.271 clk_dll60:u2\|out_clk  " "   -1.886             -17.271 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.602             -19.220 clk_dll600:u3\|out_clk  " "   -1.602             -19.220 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509             -14.023 clk_dll10:u1\|out_clk  " "   -1.509             -14.023 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894512614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.240 " "Worst-case hold slack is 0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 counter9:u8\|q\[1\]  " "    0.240               0.000 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk_dll10:u1\|out_clk  " "    0.373               0.000 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk  " "    0.378               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 counter6:u9\|q\[1\]  " "    0.393               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk_dll3600:u4\|out_clk  " "    0.400               0.000 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 counter9:u6\|q\[1\]  " "    0.441               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 clk_dll:u0\|out_clk  " "    0.463               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 clk_dll60:u2\|out_clk  " "    0.571               0.000 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 clk_dll600:u3\|out_clk  " "    0.601               0.000 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 counter4:u10\|q\[1\]  " "    0.666               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 counter6:u7\|q\[1\]  " "    0.865               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.957               0.000 counter4:u10\|q2\[1\]  " "    0.957               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894512626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655894512631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655894512635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.355 clk  " "   -0.394             -15.355 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.400 clk_dll3600:u4\|out_clk  " "   -0.394              -8.400 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.167 clk_dll600:u3\|out_clk  " "   -0.394              -8.167 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.158 clk_dll:u0\|out_clk  " "   -0.394              -8.158 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.247 clk_dll60:u2\|out_clk  " "   -0.394              -7.247 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.733 clk_dll10:u1\|out_clk  " "   -0.394              -6.733 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 counter9:u8\|q\[1\]  " "    0.280               0.000 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 counter9:u6\|q\[1\]  " "    0.286               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 counter4:u10\|q\[1\]  " "    0.304               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 counter6:u9\|q\[1\]  " "    0.345               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 counter4:u10\|q2\[1\]  " "    0.368               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 counter6:u7\|q\[1\]  " "    0.442               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894512638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894512638 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655894512664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655894512749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655894514575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655894514708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655894514736 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655894514736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.319 " "Worst-case setup slack is -5.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.319             -64.483 clk  " "   -5.319             -64.483 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.261             -20.867 counter4:u10\|q2\[1\]  " "   -3.261             -20.867 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.094             -17.478 counter9:u8\|q\[1\]  " "   -3.094             -17.478 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.065             -19.893 counter6:u7\|q\[1\]  " "   -3.065             -19.893 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.926             -18.609 counter4:u10\|q\[1\]  " "   -2.926             -18.609 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.880             -34.414 clk_dll3600:u4\|out_clk  " "   -2.880             -34.414 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.640             -17.174 counter9:u6\|q\[1\]  " "   -2.640             -17.174 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.262             -14.643 counter6:u9\|q\[1\]  " "   -2.262             -14.643 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.927             -17.555 clk_dll:u0\|out_clk  " "   -1.927             -17.555 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.866             -17.046 clk_dll60:u2\|out_clk  " "   -1.866             -17.046 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.661             -19.073 clk_dll600:u3\|out_clk  " "   -1.661             -19.073 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484             -13.914 clk_dll10:u1\|out_clk  " "   -1.484             -13.914 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894514741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.038 " "Worst-case hold slack is 0.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 counter9:u8\|q\[1\]  " "    0.038               0.000 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 counter6:u9\|q\[1\]  " "    0.194               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 counter9:u6\|q\[1\]  " "    0.241               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 clk  " "    0.377               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clk_dll3600:u4\|out_clk  " "    0.382               0.000 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 clk_dll10:u1\|out_clk  " "    0.418               0.000 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 clk_dll:u0\|out_clk  " "    0.457               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 counter4:u10\|q\[1\]  " "    0.517               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 clk_dll60:u2\|out_clk  " "    0.598               0.000 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 clk_dll600:u3\|out_clk  " "    0.628               0.000 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 counter6:u7\|q\[1\]  " "    0.697               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758               0.000 counter4:u10\|q2\[1\]  " "    0.758               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894514752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655894514757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655894514761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.709 clk  " "   -0.394             -16.709 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.426 clk_dll3600:u4\|out_clk  " "   -0.394              -8.426 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.284 clk_dll600:u3\|out_clk  " "   -0.394              -8.284 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.113 clk_dll:u0\|out_clk  " "   -0.394              -8.113 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.176 clk_dll60:u2\|out_clk  " "   -0.394              -7.176 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.571 clk_dll10:u1\|out_clk  " "   -0.394              -6.571 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 counter9:u8\|q\[1\]  " "    0.259               0.000 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 counter9:u6\|q\[1\]  " "    0.265               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 counter4:u10\|q\[1\]  " "    0.315               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 counter6:u9\|q\[1\]  " "    0.374               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 counter4:u10\|q2\[1\]  " "    0.405               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 counter6:u7\|q\[1\]  " "    0.443               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894514764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894514764 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655894514794 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655894515123 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655894516656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655894516772 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655894516779 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655894516779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.790 " "Worst-case setup slack is -2.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.790             -27.863 clk  " "   -2.790             -27.863 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.874             -10.021 counter9:u8\|q\[1\]  " "   -1.874             -10.021 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.703             -10.576 counter4:u10\|q2\[1\]  " "   -1.703             -10.576 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.670             -10.324 counter6:u7\|q\[1\]  " "   -1.670             -10.324 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.565              -9.882 counter4:u10\|q\[1\]  " "   -1.565              -9.882 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.532             -17.596 clk_dll3600:u4\|out_clk  " "   -1.532             -17.596 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.444              -9.262 counter9:u6\|q\[1\]  " "   -1.444              -9.262 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.396              -9.060 counter6:u9\|q\[1\]  " "   -1.396              -9.060 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.215              -6.696 clk_dll:u0\|out_clk  " "   -1.215              -6.696 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.120              -7.128 clk_dll60:u2\|out_clk  " "   -1.120              -7.128 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.957              -7.800 clk_dll600:u3\|out_clk  " "   -0.957              -7.800 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864              -5.596 clk_dll10:u1\|out_clk  " "   -0.864              -5.596 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894516785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.010 " "Worst-case hold slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 counter9:u8\|q\[1\]  " "    0.010               0.000 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 clk_dll3600:u4\|out_clk  " "    0.038               0.000 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 clk_dll10:u1\|out_clk  " "    0.051               0.000 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 counter6:u9\|q\[1\]  " "    0.116               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 counter9:u6\|q\[1\]  " "    0.116               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clk_dll:u0\|out_clk  " "    0.171               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk_dll600:u3\|out_clk  " "    0.178               0.000 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk_dll60:u2\|out_clk  " "    0.188               0.000 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 clk  " "    0.202               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 counter6:u7\|q\[1\]  " "    0.334               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 counter4:u10\|q\[1\]  " "    0.337               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 counter4:u10\|q2\[1\]  " "    0.403               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894516796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655894516802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655894516807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.317 " "Worst-case minimum pulse width slack is -0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -2.490 clk  " "   -0.317              -2.490 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 clk_dll3600:u4\|out_clk  " "    0.042               0.000 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 clk_dll10:u1\|out_clk  " "    0.045               0.000 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 clk_dll:u0\|out_clk  " "    0.090               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 clk_dll600:u3\|out_clk  " "    0.127               0.000 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk_dll60:u2\|out_clk  " "    0.149               0.000 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 counter9:u8\|q\[1\]  " "    0.367               0.000 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 counter9:u6\|q\[1\]  " "    0.375               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 counter4:u10\|q\[1\]  " "    0.412               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 counter6:u9\|q\[1\]  " "    0.432               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 counter4:u10\|q2\[1\]  " "    0.450               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 counter6:u7\|q\[1\]  " "    0.456               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894516811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894516811 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655894516834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655894517109 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655894517116 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655894517116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.570 " "Worst-case setup slack is -2.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.570             -23.579 clk  " "   -2.570             -23.579 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.657              -8.867 counter9:u8\|q\[1\]  " "   -1.657              -8.867 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.530              -9.386 counter4:u10\|q2\[1\]  " "   -1.530              -9.386 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463              -9.124 counter6:u7\|q\[1\]  " "   -1.463              -9.124 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.367              -8.627 counter4:u10\|q\[1\]  " "   -1.367              -8.627 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337             -15.606 clk_dll3600:u4\|out_clk  " "   -1.337             -15.606 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.269              -8.190 counter9:u6\|q\[1\]  " "   -1.269              -8.190 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.226              -7.890 counter6:u9\|q\[1\]  " "   -1.226              -7.890 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.090              -5.688 clk_dll:u0\|out_clk  " "   -1.090              -5.688 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.019              -6.008 clk_dll60:u2\|out_clk  " "   -1.019              -6.008 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892              -6.543 clk_dll600:u3\|out_clk  " "   -0.892              -6.543 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801              -4.710 clk_dll10:u1\|out_clk  " "   -0.801              -4.710 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894517121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.081 " "Worst-case hold slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.107 counter9:u8\|q\[1\]  " "   -0.081              -0.107 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 counter9:u6\|q\[1\]  " "    0.009               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 counter6:u9\|q\[1\]  " "    0.016               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 clk_dll10:u1\|out_clk  " "    0.027               0.000 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 clk_dll3600:u4\|out_clk  " "    0.044               0.000 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 clk_dll:u0\|out_clk  " "    0.126               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clk_dll600:u3\|out_clk  " "    0.139               0.000 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk_dll60:u2\|out_clk  " "    0.152               0.000 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 clk  " "    0.192               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 counter4:u10\|q\[1\]  " "    0.201               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 counter6:u7\|q\[1\]  " "    0.231               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 counter4:u10\|q2\[1\]  " "    0.284               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894517132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655894517137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655894517141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.319 " "Worst-case minimum pulse width slack is -0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319              -2.493 clk  " "   -0.319              -2.493 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 clk_dll3600:u4\|out_clk  " "    0.062               0.000 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 clk_dll10:u1\|out_clk  " "    0.070               0.000 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 clk_dll:u0\|out_clk  " "    0.104               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clk_dll600:u3\|out_clk  " "    0.128               0.000 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk_dll60:u2\|out_clk  " "    0.154               0.000 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 counter9:u8\|q\[1\]  " "    0.373               0.000 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 counter9:u6\|q\[1\]  " "    0.380               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 counter4:u10\|q\[1\]  " "    0.425               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 counter6:u9\|q\[1\]  " "    0.448               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 counter4:u10\|q2\[1\]  " "    0.462               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 counter6:u7\|q\[1\]  " "    0.462               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655894517144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655894517144 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655894519904 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655894519905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5131 " "Peak virtual memory: 5131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655894520002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 19:42:00 2022 " "Processing ended: Wed Jun 22 19:42:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655894520002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655894520002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655894520002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655894520002 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Quartus Prime Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655894521011 ""}
