#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ebac8ed9b0 .scope module, "top_module" "top_module" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "SW";
    .port_info 1 /INPUT 4 "KEY";
    .port_info 2 /OUTPUT 4 "LEDR";
o000001ebac93b9f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001ebac9869b0_0 .net "KEY", 3 0, o000001ebac93b9f8;  0 drivers
v000001ebac986870_0 .net "LEDR", 3 0, L_000001ebac991510;  1 drivers
o000001ebac93ba58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001ebac987450_0 .net "SW", 3 0, o000001ebac93ba58;  0 drivers
L_000001ebac987b30 .part o000001ebac93b9f8, 0, 1;
L_000001ebac9865f0 .part o000001ebac93b9f8, 3, 1;
L_000001ebac987d10 .part o000001ebac93ba58, 3, 1;
L_000001ebac987270 .part o000001ebac93b9f8, 1, 1;
L_000001ebac987e50 .part o000001ebac93b9f8, 2, 1;
L_000001ebac986c30 .part o000001ebac93b9f8, 0, 1;
L_000001ebac9876d0 .part L_000001ebac991510, 3, 1;
L_000001ebac987770 .part o000001ebac93ba58, 2, 1;
L_000001ebac987ef0 .part o000001ebac93b9f8, 1, 1;
L_000001ebac9873b0 .part o000001ebac93b9f8, 2, 1;
L_000001ebac987810 .part o000001ebac93b9f8, 0, 1;
L_000001ebac9878b0 .part L_000001ebac991510, 2, 1;
L_000001ebac986230 .part o000001ebac93ba58, 1, 1;
L_000001ebac9862d0 .part o000001ebac93b9f8, 1, 1;
L_000001ebac986b90 .part o000001ebac93b9f8, 2, 1;
L_000001ebac986cd0 .part o000001ebac93b9f8, 0, 1;
L_000001ebac9911f0 .part L_000001ebac991510, 1, 1;
L_000001ebac991290 .part o000001ebac93ba58, 0, 1;
L_000001ebac991b50 .part o000001ebac93b9f8, 1, 1;
L_000001ebac990570 .part o000001ebac93b9f8, 2, 1;
L_000001ebac991510 .concat8 [ 1 1 1 1], v000001ebac986af0_0, v000001ebac987bd0_0, v000001ebac9879f0_0, v000001ebac92b030_0;
S_000001ebac8edb40 .scope module, "M1" "MUXDFF" 2 6, 2 13 0, S_000001ebac8ed9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "E";
    .port_info 4 /INPUT 1 "L";
    .port_info 5 /OUTPUT 1 "Q";
v000001ebac92aef0_0 .net "E", 0 0, L_000001ebac987270;  1 drivers
v000001ebac92af90_0 .net "L", 0 0, L_000001ebac987e50;  1 drivers
v000001ebac92b030_0 .var "Q", 0 0;
v000001ebac92b0d0_0 .net "R", 0 0, L_000001ebac987d10;  1 drivers
v000001ebac92b490_0 .net "clk", 0 0, L_000001ebac987b30;  1 drivers
v000001ebac92b530_0 .net "m1", 0 0, L_000001ebac986eb0;  1 drivers
v000001ebac92b670_0 .net "m2", 0 0, L_000001ebac986550;  1 drivers
v000001ebac92b7b0_0 .net "w", 0 0, L_000001ebac9865f0;  1 drivers
E_000001ebac928ae0 .event posedge, v000001ebac92b490_0;
L_000001ebac986eb0 .functor MUXZ 1, v000001ebac92b030_0, L_000001ebac9865f0, L_000001ebac987270, C4<>;
L_000001ebac986550 .functor MUXZ 1, L_000001ebac986eb0, L_000001ebac987d10, L_000001ebac987e50, C4<>;
S_000001ebac902830 .scope module, "M2" "MUXDFF" 2 7, 2 13 0, S_000001ebac8ed9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "E";
    .port_info 4 /INPUT 1 "L";
    .port_info 5 /OUTPUT 1 "Q";
v000001ebac92b850_0 .net "E", 0 0, L_000001ebac987ef0;  1 drivers
v000001ebac986d70_0 .net "L", 0 0, L_000001ebac9873b0;  1 drivers
v000001ebac9879f0_0 .var "Q", 0 0;
v000001ebac987db0_0 .net "R", 0 0, L_000001ebac987770;  1 drivers
v000001ebac986ff0_0 .net "clk", 0 0, L_000001ebac986c30;  1 drivers
v000001ebac986690_0 .net "m1", 0 0, L_000001ebac987590;  1 drivers
v000001ebac986190_0 .net "m2", 0 0, L_000001ebac987130;  1 drivers
v000001ebac987090_0 .net "w", 0 0, L_000001ebac9876d0;  1 drivers
E_000001ebac928860 .event posedge, v000001ebac986ff0_0;
L_000001ebac987590 .functor MUXZ 1, v000001ebac9879f0_0, L_000001ebac9876d0, L_000001ebac987ef0, C4<>;
L_000001ebac987130 .functor MUXZ 1, L_000001ebac987590, L_000001ebac987770, L_000001ebac9873b0, C4<>;
S_000001ebac9029c0 .scope module, "M3" "MUXDFF" 2 8, 2 13 0, S_000001ebac8ed9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "E";
    .port_info 4 /INPUT 1 "L";
    .port_info 5 /OUTPUT 1 "Q";
v000001ebac9874f0_0 .net "E", 0 0, L_000001ebac9862d0;  1 drivers
v000001ebac987630_0 .net "L", 0 0, L_000001ebac986b90;  1 drivers
v000001ebac987bd0_0 .var "Q", 0 0;
v000001ebac986730_0 .net "R", 0 0, L_000001ebac986230;  1 drivers
v000001ebac9864b0_0 .net "clk", 0 0, L_000001ebac987810;  1 drivers
v000001ebac986910_0 .net "m1", 0 0, L_000001ebac986050;  1 drivers
v000001ebac986e10_0 .net "m2", 0 0, L_000001ebac9860f0;  1 drivers
v000001ebac987310_0 .net "w", 0 0, L_000001ebac9878b0;  1 drivers
E_000001ebac9292e0 .event posedge, v000001ebac9864b0_0;
L_000001ebac986050 .functor MUXZ 1, v000001ebac987bd0_0, L_000001ebac9878b0, L_000001ebac9862d0, C4<>;
L_000001ebac9860f0 .functor MUXZ 1, L_000001ebac986050, L_000001ebac986230, L_000001ebac986b90, C4<>;
S_000001ebac933ff0 .scope module, "M4" "MUXDFF" 2 9, 2 13 0, S_000001ebac8ed9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "E";
    .port_info 4 /INPUT 1 "L";
    .port_info 5 /OUTPUT 1 "Q";
v000001ebac9871d0_0 .net "E", 0 0, L_000001ebac991b50;  1 drivers
v000001ebac987950_0 .net "L", 0 0, L_000001ebac990570;  1 drivers
v000001ebac986af0_0 .var "Q", 0 0;
v000001ebac986a50_0 .net "R", 0 0, L_000001ebac991290;  1 drivers
v000001ebac987c70_0 .net "clk", 0 0, L_000001ebac986cd0;  1 drivers
v000001ebac9867d0_0 .net "m1", 0 0, L_000001ebac986370;  1 drivers
v000001ebac987a90_0 .net "m2", 0 0, L_000001ebac986410;  1 drivers
v000001ebac986f50_0 .net "w", 0 0, L_000001ebac9911f0;  1 drivers
E_000001ebac9294e0 .event posedge, v000001ebac987c70_0;
L_000001ebac986370 .functor MUXZ 1, v000001ebac986af0_0, L_000001ebac9911f0, L_000001ebac991b50, C4<>;
L_000001ebac986410 .functor MUXZ 1, L_000001ebac986370, L_000001ebac991290, L_000001ebac990570, C4<>;
    .scope S_000001ebac8edb40;
T_0 ;
    %wait E_000001ebac928ae0;
    %load/vec4 v000001ebac92b670_0;
    %assign/vec4 v000001ebac92b030_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ebac902830;
T_1 ;
    %wait E_000001ebac928860;
    %load/vec4 v000001ebac986190_0;
    %assign/vec4 v000001ebac9879f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ebac9029c0;
T_2 ;
    %wait E_000001ebac9292e0;
    %load/vec4 v000001ebac986e10_0;
    %assign/vec4 v000001ebac987bd0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ebac933ff0;
T_3 ;
    %wait E_000001ebac9294e0;
    %load/vec4 v000001ebac987a90_0;
    %assign/vec4 v000001ebac986af0_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "exams_2014_q4b.v";
