 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Oct 30 20:03:52 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0061    0.0021     0.5021 f                   
  tdi (net)                      2                 0.0000     0.5021 f                   
  U292/ZN (INVD1BWP16P90CPD)             0.0048    0.0065 *   0.5086 r                   0.80
  n451 (net)                     1                 0.0000     0.5086 r                   
  U293/ZN (INVD1BWP16P90CPD)             0.0257    0.0197 *   0.5283 f                   0.80
  n452 (net)                     6                 0.0000     0.5283 f                   
  U525/Z (BUFFD2BWP16P90CPD)             0.1923    0.1355 *   0.6638 f                   0.80
  dbg_dat_si[0] (net)            1                 0.0000     0.6638 f                   
  dbg_dat_si[0] (out)                    0.1923    0.0133 *   0.6771 f                   
  data arrival time                                           0.6771                     

  clock clock (rise edge)                          1.2720     1.2720                     
  clock network delay (ideal)                      0.0000     1.2720                     
  clock uncertainty                               -0.0700     1.2020                     
  output external delay                           -0.5000     0.7020                     
  data required time                                          0.7020                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7020                     
  data arrival time                                          -0.6771                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0249                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0060    0.0020     0.5020 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5020 f                   
  U264/ZN (AOI222D2BWP16P90CPD)                         0.0195    0.0234 *   0.5254 r                   0.80
  n133 (net)                                    1                 0.0000     0.5254 r                   
  U267/ZN (NR2D1BWP16P90CPD)                            0.0079    0.0108 *   0.5362 f                   0.80
  n143 (net)                                    1                 0.0000     0.5362 f                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0122    0.0115 *   0.5477 r                   0.80
  n144 (net)                                    1                 0.0000     0.5477 r                   
  U281/ZN (AOI21D1BWP16P90CPDULVT)                      0.0135    0.0077 *   0.5554 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5554 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0135    0.0001 *   0.5555 f                   0.80
  data arrival time                                                          0.5555                     

  clock clock (fall edge)                                         0.6360     0.6360                     
  clock network delay (ideal)                                     0.0000     0.6360                     
  clock uncertainty                                              -0.0700     0.5660                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5660 f                   
  library setup time                                             -0.0096     0.5564                     
  data required time                                                         0.5564                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5564                     
  data arrival time                                                         -0.5555                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0009                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6360     0.6360                     
  clock network delay (ideal)                                     0.0000     0.6360                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0400   0.0000    0.6360 f    i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0062    0.0389     0.6749 r                   0.80
  n397 (net)                                    1                 0.0000     0.6749 r                   
  U528/Z (CKBD14BWP16P90CPDULVT)                        0.0215    0.0218 *   0.6967 r                   0.80
  tdo (net)                                     1                 0.0000     0.6967 r                   
  tdo (out)                                             0.0225    0.0061 *   0.7028 r                   
  data arrival time                                                          0.7028                     

  clock clock (rise edge)                                         1.2720     1.2720                     
  clock network delay (ideal)                                     0.0000     1.2720                     
  clock uncertainty                                              -0.0700     1.2020                     
  output external delay                                          -0.5000     0.7020                     
  data required time                                                         0.7020                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7020                     
  data arrival time                                                         -0.7028                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0008                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0342   0.0849   0.0849 r 0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0849 r                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0354    0.0361 *   0.1210 f                   0.80
  n386 (net)                                    8                 0.0000     0.1210 f                   
  U253/ZN (NR2D1BWP16P90CPD)                            0.0188    0.0208 *   0.1417 r                   0.80
  n214 (net)                                    2                 0.0000     0.1417 r                   
  U254/ZN (INVD1BWP16P90CPD)                            0.0107    0.0137 *   0.1554 f                   0.80
  n195 (net)                                    2                 0.0000     0.1554 f                   
  U255/ZN (NR2D1BWP16P90CPD)                            0.0258    0.0201 *   0.1755 r                   0.80
  n209 (net)                                    4                 0.0000     0.1755 r                   
  U278/ZN (INVD1BWP16P90CPD)                            0.0212    0.0236 *   0.1991 f                   0.80
  n212 (net)                                    5                 0.0000     0.1991 f                   
  U279/ZN (IND3D1BWP16P90CPD)                           0.0103    0.0127 *   0.2118 r                   0.80
  n141 (net)                                    1                 0.0000     0.2118 r                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0101    0.0115 *   0.2233 f                   0.80
  n144 (net)                                    1                 0.0000     0.2233 f                   
  U281/ZN (AOI21D1BWP16P90CPDULVT)                      0.0119    0.0091 *   0.2324 r                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.2324 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0119    0.0001 *   0.2325 r                   0.80
  data arrival time                                                          0.2325                     

  clock clock (fall edge)                                         0.6360     0.6360                     
  clock network delay (ideal)                                     0.0000     0.6360                     
  clock uncertainty                                              -0.0700     0.5660                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5660 f                   
  library setup time                                             -0.0059     0.5601                     
  data required time                                                         0.5601                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5601                     
  data arrival time                                                         -0.2325                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3276                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0045    0.0016     0.5016 f                   
  tdi (net)                      2                 0.0000     0.5016 f                   
  U292/ZN (INVD1BWP16P90CPD)             0.0039    0.0056 *   0.5072 r                   0.88
  n451 (net)                     1                 0.0000     0.5072 r                   
  U293/ZN (INVD1BWP16P90CPD)             0.0178    0.0145 *   0.5217 f                   0.88
  n452 (net)                     6                 0.0000     0.5217 f                   
  U525/Z (BUFFD2BWP16P90CPD)             0.1352    0.1010 *   0.6227 f                   0.88
  dbg_dat_si[0] (net)            1                 0.0000     0.6227 f                   
  dbg_dat_si[0] (out)                    0.1352    0.0065 *   0.6292 f                   
  data arrival time                                           0.6292                     

  clock clock (rise edge)                          1.2720     1.2720                     
  clock network delay (ideal)                      0.0000     1.2720                     
  clock uncertainty                               -0.0100     1.2620                     
  output external delay                           -0.5000     0.7620                     
  data required time                                          0.7620                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7620                     
  data arrival time                                          -0.6292                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.1328                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0043    0.0015     0.5015 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5015 f                   
  U264/ZN (AOI222D2BWP16P90CPD)                         0.0145    0.0192 *   0.5207 r                   0.88
  n133 (net)                                    1                 0.0000     0.5207 r                   
  U267/ZN (NR2D1BWP16P90CPD)                            0.0057    0.0076 *   0.5283 f                   0.88
  n143 (net)                                    1                 0.0000     0.5283 f                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0086    0.0090 *   0.5373 r                   0.88
  n144 (net)                                    1                 0.0000     0.5373 r                   
  U281/ZN (AOI21D1BWP16P90CPDULVT)                      0.0092    0.0057 *   0.5430 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5430 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0092    0.0001 *   0.5431 f                   0.88
  data arrival time                                                          0.5431                     

  clock clock (fall edge)                                         0.6360     0.6360                     
  clock network delay (ideal)                                     0.0000     0.6360                     
  clock uncertainty                                              -0.0100     0.6260                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6260 f                   
  library setup time                                             -0.0081     0.6179                     
  data required time                                                         0.6179                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6179                     
  data arrival time                                                         -0.5431                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0749                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6360     0.6360                     
  clock network delay (ideal)                                     0.0000     0.6360                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0600   0.0000    0.6360 f    i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0046    0.0324     0.6684 r                   0.88
  n397 (net)                                    1                 0.0000     0.6684 r                   
  U528/Z (CKBD14BWP16P90CPDULVT)                        0.0176    0.0181 *   0.6865 r                   0.88
  tdo (net)                                     1                 0.0000     0.6865 r                   
  tdo (out)                                             0.0176    0.0018 *   0.6883 r                   
  data arrival time                                                          0.6883                     

  clock clock (rise edge)                                         1.2720     1.2720                     
  clock network delay (ideal)                                     0.0000     1.2720                     
  clock uncertainty                                              -0.0100     1.2620                     
  output external delay                                          -0.5000     0.7620                     
  data required time                                                         0.7620                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7620                     
  data arrival time                                                         -0.6883                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0737                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0228   0.0715   0.0715 f 0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0715 f                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0242    0.0254 *   0.0969 r                   0.88
  n386 (net)                                    8                 0.0000     0.0969 r                   
  U253/ZN (NR2D1BWP16P90CPD)                            0.0101    0.0128 *   0.1096 f                   0.88
  n214 (net)                                    2                 0.0000     0.1096 f                   
  U254/ZN (INVD1BWP16P90CPD)                            0.0070    0.0093 *   0.1189 r                   0.88
  n195 (net)                                    2                 0.0000     0.1189 r                   
  U255/ZN (NR2D1BWP16P90CPD)                            0.0147    0.0112 *   0.1301 f                   0.88
  n209 (net)                                    4                 0.0000     0.1301 f                   
  U278/ZN (INVD1BWP16P90CPD)                            0.0144    0.0159 *   0.1460 r                   0.88
  n212 (net)                                    5                 0.0000     0.1460 r                   
  U279/ZN (IND3D1BWP16P90CPD)                           0.0113    0.0125 *   0.1586 f                   0.88
  n141 (net)                                    1                 0.0000     0.1586 f                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0086    0.0135 *   0.1720 r                   0.88
  n144 (net)                                    1                 0.0000     0.1720 r                   
  U281/ZN (AOI21D1BWP16P90CPDULVT)                      0.0092    0.0057 *   0.1778 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.1778 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0092    0.0001 *   0.1778 f                   0.88
  data arrival time                                                          0.1778                     

  clock clock (fall edge)                                         0.6360     0.6360                     
  clock network delay (ideal)                                     0.0000     0.6360                     
  clock uncertainty                                              -0.0100     0.6260                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6260 f                   
  library setup time                                             -0.0081     0.6179                     
  data required time                                                         0.6179                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6179                     
  data arrival time                                                         -0.1778                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.4401                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0086    0.0030     0.5030 f                   
  tdi (net)                      2                 0.0000     0.5030 f                   
  U292/ZN (INVD1BWP16P90CPD)             0.0070    0.0095 *   0.5125 r                   0.72
  n451 (net)                     1                 0.0000     0.5125 r                   
  U293/ZN (INVD1BWP16P90CPD)             0.0358    0.0279 *   0.5404 f                   0.72
  n452 (net)                     6                 0.0000     0.5404 f                   
  U525/Z (BUFFD2BWP16P90CPD)             0.2629    0.1884 *   0.7287 f                   0.72
  dbg_dat_si[0] (net)            1                 0.0000     0.7287 f                   
  dbg_dat_si[0] (out)                    0.2629    0.0217 *   0.7504 f                   
  data arrival time                                           0.7504                     

  clock clock (rise edge)                          1.2720     1.2720                     
  clock network delay (ideal)                      0.0000     1.2720                     
  clock uncertainty                               -0.0100     1.2620                     
  output external delay                           -0.5000     0.7620                     
  data required time                                          0.7620                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7620                     
  data arrival time                                          -0.7504                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0116                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0084    0.0028     0.5028 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5028 f                   
  U264/ZN (AOI222D2BWP16P90CPD)                         0.0268    0.0337 *   0.5364 r                   0.72
  n133 (net)                                    1                 0.0000     0.5364 r                   
  U267/ZN (NR2D1BWP16P90CPD)                            0.0110    0.0169 *   0.5533 f                   0.72
  n143 (net)                                    1                 0.0000     0.5533 f                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0193    0.0181 *   0.5714 r                   0.72
  n144 (net)                                    1                 0.0000     0.5714 r                   
  U281/ZN (AOI21D1BWP16P90CPDULVT)                      0.0178    0.0108 *   0.5822 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5822 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0178    0.0001 *   0.5823 f                   0.72
  data arrival time                                                          0.5823                     

  clock clock (fall edge)                                         0.6360     0.6360                     
  clock network delay (ideal)                                     0.0000     0.6360                     
  clock uncertainty                                              -0.0100     0.6260                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6260 f                   
  library setup time                                             -0.0128     0.6132                     
  data required time                                                         0.6132                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6132                     
  data arrival time                                                         -0.5823                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0309                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6360     0.6360                     
  clock network delay (ideal)                                     0.0000     0.6360                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0700   0.0000    0.6360 f    i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0079    0.0533     0.6893 r                   0.72
  n397 (net)                                    1                 0.0000     0.6893 r                   
  U528/Z (CKBD14BWP16P90CPDULVT)                        0.0261    0.0271 *   0.7164 r                   0.72
  tdo (net)                                     1                 0.0000     0.7164 r                   
  tdo (out)                                             0.0292    0.0120 *   0.7284 r                   
  data arrival time                                                          0.7284                     

  clock clock (rise edge)                                         1.2720     1.2720                     
  clock network delay (ideal)                                     0.0000     1.2720                     
  clock uncertainty                                              -0.0100     1.2620                     
  output external delay                                          -0.5000     0.7620                     
  data required time                                                         0.7620                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7620                     
  data arrival time                                                         -0.7284                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0336                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0483   0.1360   0.1360 r 0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.1360 r                  
  U299/ZN (INVD1BWP16P90CPD)                            0.0499    0.0536 *   0.1897 f                   0.72
  n386 (net)                                    8                 0.0000     0.1897 f                   
  U253/ZN (NR2D1BWP16P90CPD)                            0.0268    0.0324 *   0.2220 r                   0.72
  n214 (net)                                    2                 0.0000     0.2220 r                   
  U254/ZN (INVD1BWP16P90CPD)                            0.0154    0.0214 *   0.2434 f                   0.72
  n195 (net)                                    2                 0.0000     0.2434 f                   
  U255/ZN (NR2D1BWP16P90CPD)                            0.0369    0.0298 *   0.2732 r                   0.72
  n209 (net)                                    4                 0.0000     0.2732 r                   
  U278/ZN (INVD1BWP16P90CPD)                            0.0304    0.0357 *   0.3089 f                   0.72
  n212 (net)                                    5                 0.0000     0.3089 f                   
  U279/ZN (IND3D1BWP16P90CPD)                           0.0148    0.0198 *   0.3287 r                   0.72
  n141 (net)                                    1                 0.0000     0.3287 r                   
  U280/ZN (NR3D1BWP16P90CPD)                            0.0145    0.0176 *   0.3463 f                   0.72
  n144 (net)                                    1                 0.0000     0.3463 f                   
  U281/ZN (AOI21D1BWP16P90CPDULVT)                      0.0153    0.0121 *   0.3584 r                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.3584 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0153    0.0001 *   0.3585 r                   0.72
  data arrival time                                                          0.3585                     

  clock clock (fall edge)                                         0.6360     0.6360                     
  clock network delay (ideal)                                     0.0000     0.6360                     
  clock uncertainty                                              -0.0100     0.6260                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6260 f                   
  library setup time                                             -0.0037     0.6223                     
  data required time                                                         0.6223                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6223                     
  data arrival time                                                         -0.3585                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.2638                     


1
