Running in Lattice mode

                               Synplify Pro (R) 

                Version R-2021.03L-SP1 for win64 - Aug 10, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    EDAWIN
Date:        Mon Sep  4 17:59:26 2023
Version:     R-2021.03L-SP1

Arguments:   -product synplify_pro -batch ForthCPU_dataSourcesController_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\Duncan\git\ForthCPU\dataSourcesController\ForthCPU_dataSourcesController.srr"
Running: dataSourcesController in foreground

Running proj_1|dataSourcesController

Running Flow: compile (Compile) on proj_1|dataSourcesController
# Mon Sep  4 17:59:26 2023

Running Flow: compile_flow (Compile Process) on proj_1|dataSourcesController
# Mon Sep  4 17:59:26 2023

Running: compiler (Compile Input) on proj_1|dataSourcesController
# Mon Sep  4 17:59:26 2023
Copied C:\Users\Duncan\git\ForthCPU\dataSourcesController\synwork\ForthCPU_dataSourcesController_comp.srs to C:\Users\Duncan\git\ForthCPU\dataSourcesController\ForthCPU_dataSourcesController.srs

compiler completed
# Mon Sep  4 17:59:28 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|dataSourcesController
# Mon Sep  4 17:59:28 2023

multi_srs_gen completed
# Mon Sep  4 17:59:28 2023

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Duncan\git\ForthCPU\dataSourcesController\synwork\ForthCPU_dataSourcesController_mult.srs to C:\Users\Duncan\git\ForthCPU\dataSourcesController\ForthCPU_dataSourcesController.srs
Copied C:\Users\Duncan\git\ForthCPU\dataSourcesController\ForthCPU_dataSourcesController.srr to C:\Users\Duncan\git\ForthCPU\dataSourcesController\ForthCPU_dataSourcesController.srf
Complete: Compile Process on proj_1|dataSourcesController

Running: premap (Premap) on proj_1|dataSourcesController
# Mon Sep  4 17:59:28 2023

premap completed
# Mon Sep  4 17:59:30 2023

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on proj_1|dataSourcesController

Running Flow: map (Map) on proj_1|dataSourcesController
# Mon Sep  4 17:59:30 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|dataSourcesController
# Mon Sep  4 17:59:30 2023
Copied C:\Users\Duncan\git\ForthCPU\dataSourcesController\synwork\ForthCPU_dataSourcesController_m.srm to C:\Users\Duncan\git\ForthCPU\dataSourcesController\ForthCPU_dataSourcesController.srm

fpga_mapper completed
# Mon Sep  4 17:59:33 2023

Return Code: 0
Run Time:00h:00m:03s
Complete: Map on proj_1|dataSourcesController
Copied C:\Users\Duncan\git\ForthCPU\dataSourcesController\ForthCPU_dataSourcesController.srr to C:\Users\Duncan\git\ForthCPU\dataSourcesController\ForthCPU_dataSourcesController.srf
Complete: Logic Synthesis on proj_1|dataSourcesController
TCL script complete: "ForthCPU_dataSourcesController_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\Duncan\git\ForthCPU\dataSourcesController\proj_1.prj
batch mode default:no
