Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Dec 08 20:35:18 2017
| Host         : Killer running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file LogicAnalyzer_control_sets_placed.rpt
| Design       : LogicAnalyzer
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |              51 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+---------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG | ramReady_i_2_n_0          | ramReady_i_1_n_0      |                1 |              1 |
|  clk_IBUF_BUFG | tx/tx_i_1_n_0             |                       |                1 |              2 |
|  clk_IBUF_BUFG | tx/E[0]                   |                       |                3 |              7 |
|  clk_IBUF_BUFG | tx/transmitReg[9]_i_1_n_0 |                       |                2 |             10 |
|  clk_IBUF_BUFG |                           |                       |                6 |             13 |
|  clk_IBUF_BUFG | highBuffer                |                       |                9 |             16 |
|  clk_IBUF_BUFG | memOut[15]_i_1_n_0        |                       |                4 |             16 |
|  clk_IBUF_BUFG | tx/MemAdr_reg[0]_0        | tx/MemAdr_reg[0]      |                7 |             23 |
|  clk_IBUF_BUFG |                           | tx/divider[0]_i_1_n_0 |                7 |             27 |
+----------------+---------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 7      |                     1 |
| 10     |                     1 |
| 13     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


