Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Aug 15 15:08:49 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file iicComm_wrapper_timing_summary_routed.rpt -rpx iicComm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : iicComm_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.295        0.000                      0                 7890        0.018        0.000                      0                 7890        4.020        0.000                       0                  3300  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.295        0.000                      0                 7890        0.018        0.000                      0                 7890        4.020        0.000                       0                  3300  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.524ns  (logic 1.954ns (22.924%)  route 6.570ns (77.076%))
  Logic Levels:           10  (LUT2=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.644     2.938    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.726     4.182    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X42Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.306 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.451     4.757    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     4.881 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.464     5.345    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.469 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.574     6.044    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.118     6.162 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.320     6.481    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.326     6.807 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           1.082     7.889    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.013 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.328     9.341    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X46Y84         LUT5 (Prop_lut5_I3_O)        0.124     9.465 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.460     9.925    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.049 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.672    10.721    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X48Y88         LUT2 (Prop_lut2_I0_O)        0.124    10.845 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_2__5/O
                         net (fo=1, routed)           0.493    11.338    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_2__5_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.462 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1/O
                         net (fo=1, routed)           0.000    11.462    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1_n_0
    SLICE_X48Y88         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.474    12.653    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X48Y88         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)        0.029    12.757    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 1.706ns (22.520%)  route 5.870ns (77.480%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.644     2.938    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.726     4.182    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X42Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.306 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.451     4.757    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     4.881 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.464     5.345    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.469 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.574     6.044    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.118     6.162 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.320     6.481    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.326     6.807 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           1.082     7.889    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.013 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.328     9.341    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X46Y84         LUT5 (Prop_lut5_I3_O)        0.124     9.465 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.299     9.764    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.124     9.888 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.625    10.514    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X47Y84         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.472    12.651    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X47Y84         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X47Y84         FDRE (Setup_fdre_C_R)       -0.429    12.297    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 1.706ns (22.520%)  route 5.870ns (77.480%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.644     2.938    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.726     4.182    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X42Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.306 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.451     4.757    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     4.881 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.464     5.345    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.469 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.574     6.044    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.118     6.162 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.320     6.481    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.326     6.807 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           1.082     7.889    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.013 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.328     9.341    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X46Y84         LUT5 (Prop_lut5_I3_O)        0.124     9.465 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.299     9.764    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.124     9.888 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.625    10.514    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X47Y84         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.472    12.651    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X47Y84         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X47Y84         FDRE (Setup_fdre_C_R)       -0.429    12.297    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 1.706ns (22.037%)  route 6.035ns (77.963%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.644     2.938    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.726     4.182    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X42Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.306 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.451     4.757    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     4.881 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.464     5.345    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.469 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.574     6.044    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.118     6.162 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.320     6.481    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.326     6.807 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           1.082     7.889    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.013 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.328     9.341    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X46Y84         LUT5 (Prop_lut5_I3_O)        0.124     9.465 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.460     9.925    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.049 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.630    10.679    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X41Y85         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.474    12.653    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X41Y85         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_reg/C
                         clock pessimism              0.262    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X41Y85         FDRE (Setup_fdre_C_CE)      -0.205    12.556    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_reg
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.636ns  (logic 1.706ns (22.342%)  route 5.930ns (77.658%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.644     2.938    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.726     4.182    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X42Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.306 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.451     4.757    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     4.881 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.464     5.345    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.469 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.574     6.044    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.118     6.162 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.320     6.481    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.326     6.807 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           1.082     7.889    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.013 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.328     9.341    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X46Y84         LUT5 (Prop_lut5_I3_O)        0.124     9.465 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.460     9.925    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.049 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.525    10.574    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X46Y87         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.474    12.653    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X46Y87         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X46Y87         FDRE (Setup_fdre_C_CE)      -0.169    12.559    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.636ns  (logic 1.706ns (22.342%)  route 5.930ns (77.658%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.644     2.938    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.726     4.182    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X42Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.306 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.451     4.757    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     4.881 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.464     5.345    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.469 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.574     6.044    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.118     6.162 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.320     6.481    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.326     6.807 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           1.082     7.889    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.013 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.328     9.341    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X46Y84         LUT5 (Prop_lut5_I3_O)        0.124     9.465 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.460     9.925    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.049 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.525    10.574    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X46Y87         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.474    12.653    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X46Y87         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[1]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X46Y87         FDRE (Setup_fdre_C_CE)      -0.169    12.559    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.636ns  (logic 1.706ns (22.342%)  route 5.930ns (77.658%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.644     2.938    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.726     4.182    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X42Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.306 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.451     4.757    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     4.881 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.464     5.345    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.469 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.574     6.044    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.118     6.162 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.320     6.481    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.326     6.807 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           1.082     7.889    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.013 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.328     9.341    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X46Y84         LUT5 (Prop_lut5_I3_O)        0.124     9.465 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.460     9.925    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.049 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.525    10.574    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X46Y87         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.474    12.653    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X46Y87         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[2]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X46Y87         FDRE (Setup_fdre_C_CE)      -0.169    12.559    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.636ns  (logic 1.706ns (22.342%)  route 5.930ns (77.658%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.644     2.938    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.726     4.182    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X42Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.306 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.451     4.757    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     4.881 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.464     5.345    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.469 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.574     6.044    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.118     6.162 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.320     6.481    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.326     6.807 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           1.082     7.889    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.013 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.328     9.341    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X46Y84         LUT5 (Prop_lut5_I3_O)        0.124     9.465 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.460     9.925    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.049 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.525    10.574    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X46Y87         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.474    12.653    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X46Y87         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[3]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X46Y87         FDRE (Setup_fdre_C_CE)      -0.169    12.559    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.314ns  (logic 1.706ns (23.326%)  route 5.608ns (76.674%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.644     2.938    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.726     4.182    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X42Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.306 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.451     4.757    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     4.881 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.464     5.345    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.469 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.574     6.044    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.118     6.162 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.320     6.481    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.326     6.807 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           1.082     7.889    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.013 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.328     9.341    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X46Y84         LUT5 (Prop_lut5_I3_O)        0.124     9.465 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.299     9.764    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.124     9.888 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.363    10.252    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X48Y84         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.471    12.650    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X48Y84         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X48Y84         FDRE (Setup_fdre_C_R)       -0.429    12.296    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.314ns  (logic 1.706ns (23.326%)  route 5.608ns (76.674%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.644     2.938    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.726     4.182    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X42Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.306 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.451     4.757    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     4.881 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.464     5.345    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.469 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.574     6.044    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.118     6.162 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.320     6.481    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X41Y86         LUT5 (Prop_lut5_I1_O)        0.326     6.807 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           1.082     7.889    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X31Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.013 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.328     9.341    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X46Y84         LUT5 (Prop_lut5_I3_O)        0.124     9.465 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.299     9.764    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.124     9.888 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.363    10.252    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X48Y84         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        1.471    12.650    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X48Y84         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X48Y84         FDRE (Setup_fdre_C_R)       -0.429    12.296    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  2.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 iicComm_i/iiccomm_0/inst/iic_addr_3_read_reg_397_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_tx_fifo_outValue_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.543     0.879    iicComm_i/iiccomm_0/inst/ap_clk
    SLICE_X50Y79         FDRE                                         r  iicComm_i/iiccomm_0/inst/iic_addr_3_read_reg_397_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.148     1.027 r  iicComm_i/iiccomm_0/inst/iic_addr_3_read_reg_397_reg[21]/Q
                         net (fo=1, routed)           0.157     1.184    iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/iic_addr_3_read_reg_397_reg[31][21]
    SLICE_X49Y79         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_tx_fifo_outValue_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.813     1.179    iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/ap_clk
    SLICE_X49Y79         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_tx_fifo_outValue_o_reg[21]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.022     1.166    iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_tx_fifo_outValue_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_wreq/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/start_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.326%)  route 0.158ns (51.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.550     0.886    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X50Y89         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_wreq/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_wreq/q_reg[3]/Q
                         net (fo=1, routed)           0.158     1.192    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_wreq_n_9
    SLICE_X49Y90         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/start_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.823     1.189    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X49Y90         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/start_addr_reg[5]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.013     1.167    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/start_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 iicComm_i/iiccomm_0/inst/iic_addr_1_read_reg_382_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_ctrl_reg_outValue_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.383%)  route 0.178ns (54.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.545     0.881    iicComm_i/iiccomm_0/inst/ap_clk
    SLICE_X50Y81         FDRE                                         r  iicComm_i/iiccomm_0/inst/iic_addr_1_read_reg_382_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  iicComm_i/iiccomm_0/inst/iic_addr_1_read_reg_382_reg[28]/Q
                         net (fo=1, routed)           0.178     1.207    iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/iic_addr_1_read_reg_382_reg[31][28]
    SLICE_X49Y81         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_ctrl_reg_outValue_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.815     1.181    iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/ap_clk
    SLICE_X49Y81         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_ctrl_reg_outValue_o_reg[28]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.021     1.167    iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_ctrl_reg_outValue_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.551     0.887    iicComm_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X41Y66         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  iicComm_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.115     1.143    iicComm_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X38Y66         SRL16E                                       r  iicComm_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.817     1.183    iicComm_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X38Y66         SRL16E                                       r  iicComm_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.264     0.919    
    SLICE_X38Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.102    iicComm_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 iicComm_i/iiccomm_0/inst/iic_addr_1_read_reg_382_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_ctrl_reg_outValue_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.148ns (49.019%)  route 0.154ns (50.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.545     0.881    iicComm_i/iiccomm_0/inst/ap_clk
    SLICE_X50Y81         FDRE                                         r  iicComm_i/iiccomm_0/inst/iic_addr_1_read_reg_382_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  iicComm_i/iiccomm_0/inst/iic_addr_1_read_reg_382_reg[23]/Q
                         net (fo=1, routed)           0.154     1.183    iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/iic_addr_1_read_reg_382_reg[31][23]
    SLICE_X49Y81         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_ctrl_reg_outValue_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.815     1.181    iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/ap_clk
    SLICE_X49Y81         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_ctrl_reg_outValue_o_reg[23]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)        -0.006     1.140    iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_ctrl_reg_outValue_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/sect_addr_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.961%)  route 0.193ns (48.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.552     0.888    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/ap_clk
    SLICE_X50Y93         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/sect_addr_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/sect_addr_buf_reg[14]/Q
                         net (fo=1, routed)           0.193     1.245    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/sect_addr_buf_reg_n_0_[14]
    SLICE_X48Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.290 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf[14]_i_1/O
                         net (fo=1, routed)           0.000     1.290    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/araddr_tmp[14]
    SLICE_X48Y95         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.824     1.190    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/ap_clk
    SLICE_X48Y95         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[14]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.091     1.246    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.468%)  route 0.174ns (51.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.659     0.995    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.174     1.333    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y98         SRL16E                                       r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.845     1.211    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.284    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 iicComm_i/iiccomm_0/inst/reg_319_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_stat_reg_outValue3_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.908%)  route 0.201ns (61.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.550     0.886    iicComm_i/iiccomm_0/inst/ap_clk
    SLICE_X47Y82         FDRE                                         r  iicComm_i/iiccomm_0/inst/reg_319_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  iicComm_i/iiccomm_0/inst/reg_319_reg[28]/Q
                         net (fo=4, routed)           0.201     1.215    iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/reg_319_reg[31][28]
    SLICE_X51Y82         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_stat_reg_outValue3_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.812     1.178    iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/ap_clk
    SLICE_X51Y82         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_stat_reg_outValue3_o_reg[28]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.017     1.160    iicComm_i/iiccomm_0/inst/iiccomm_AXILiteS_s_axi_U/int_stat_reg_outValue3_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.386%)  route 0.144ns (43.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.639     0.975    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X37Y100        FDRE                                         r  iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.144     1.260    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[25]
    SLICE_X37Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.305 r  iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.305    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[25]
    SLICE_X37Y99         FDRE                                         r  iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.825     1.191    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X37Y99         FDRE                                         r  iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/sect_addr_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.288%)  route 0.234ns (55.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.552     0.888    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/ap_clk
    SLICE_X51Y95         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/sect_addr_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/sect_addr_buf_reg[12]/Q
                         net (fo=1, routed)           0.234     1.263    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/sect_addr_buf_reg_n_0_[12]
    SLICE_X48Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.308 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf[12]_i_1/O
                         net (fo=1, routed)           0.000     1.308    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/araddr_tmp[12]
    SLICE_X48Y94         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3303, routed)        0.824     1.190    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/ap_clk
    SLICE_X48Y94         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[12]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.092     1.247    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y32    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y32    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y68    iicComm_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y68    iicComm_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y68    iicComm_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y68    iicComm_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y69    iicComm_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y81    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y81    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y81    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y67    iicComm_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y67    iicComm_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y67    iicComm_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y67    iicComm_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y67    iicComm_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y67    iicComm_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y67    iicComm_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y83    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y83    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y87    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y87    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y89    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y89    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y68    iicComm_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y99    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



