// Seed: 4192767096
module module_0;
  id_2(
      .id_0(1), .id_1(), .id_2()
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0();
endmodule : id_9
module module_2 (
    input tri id_0,
    input tri0 id_1,
    input wand id_2,
    output uwire id_3,
    input tri0 id_4,
    output wor id_5
    , id_18,
    output tri0 id_6,
    output wand id_7,
    input wire id_8,
    input uwire id_9,
    input tri1 id_10,
    input tri id_11,
    input supply0 id_12,
    input wire id_13,
    input tri0 id_14,
    input wor id_15,
    output wand id_16
);
  assign id_16 = ~id_4;
  module_0();
endmodule
