# VHDL Calculator
A VHDL project that implements a simple calculator (intended for simulation and FPGA deployment).

## Features
- Basic arithmetic datapath: ADD, SUB, MUL (DIV not supported)
- 5 push buttons for run operations
- 7-segment LED display output logic in HEX format

## Requirements
We used Vivado for sythesis and deployment on Nexys4 DDR FPGA board

## Collaborators
[@dadezzz](https://github.com/dadezzz)