\hypertarget{union__hw__sim__sopt1cfg}{}\section{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg Union Reference}
\label{union__hw__sim__sopt1cfg}\index{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg@{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg}}


H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+FG -\/ S\+O\+P\+T1 Configuration Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields}{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sim__sopt1cfg_a7fde3256b2c679a997ff2c8c0b74516e}{}\label{union__hw__sim__sopt1cfg_a7fde3256b2c679a997ff2c8c0b74516e}

\item 
struct \hyperlink{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields}{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sim__sopt1cfg_af326a802d4100e2a103bad6ea48195aa}{}\label{union__hw__sim__sopt1cfg_af326a802d4100e2a103bad6ea48195aa}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+FG -\/ S\+O\+P\+T1 Configuration Register (RW) 

Reset value\+: 0x00000000U

The S\+O\+P\+T1\+C\+FG register is reset on System Reset not V\+L\+LS. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
