{
    "title": "An FPGA-Based Reconfigurable Accelerator for Convolution-Transformer Hybrid EfficientViT",
    "abstract": "arXiv:2403.20230v1 Announce Type: cross  Abstract: Vision Transformers (ViTs) have achieved significant success in computer vision. However, their intensive computations and massive memory footprint challenge ViTs' deployment on embedded devices, calling for efficient ViTs. Among them, EfficientViT, the state-of-the-art one, features a Convolution-Transformer hybrid architecture, enhancing both accuracy and hardware efficiency. Unfortunately, existing accelerators cannot fully exploit the hardware benefits of EfficientViT due to its unique architecture. In this paper, we propose an FPGA-based accelerator for EfficientViT to advance the hardware efficiency frontier of ViTs. Specifically, we design a reconfigurable architecture to efficiently support various operation types, including lightweight convolutions and attention, boosting hardware utilization. Additionally, we present a time-multiplexed and pipelined dataflow to facilitate both intra- and inter-layer fusions, reducing off-chip",
    "link": "https://arxiv.org/abs/2403.20230",
    "context": "Title: An FPGA-Based Reconfigurable Accelerator for Convolution-Transformer Hybrid EfficientViT\nAbstract: arXiv:2403.20230v1 Announce Type: cross  Abstract: Vision Transformers (ViTs) have achieved significant success in computer vision. However, their intensive computations and massive memory footprint challenge ViTs' deployment on embedded devices, calling for efficient ViTs. Among them, EfficientViT, the state-of-the-art one, features a Convolution-Transformer hybrid architecture, enhancing both accuracy and hardware efficiency. Unfortunately, existing accelerators cannot fully exploit the hardware benefits of EfficientViT due to its unique architecture. In this paper, we propose an FPGA-based accelerator for EfficientViT to advance the hardware efficiency frontier of ViTs. Specifically, we design a reconfigurable architecture to efficiently support various operation types, including lightweight convolutions and attention, boosting hardware utilization. Additionally, we present a time-multiplexed and pipelined dataflow to facilitate both intra- and inter-layer fusions, reducing off-chip",
    "path": "papers/24/03/2403.20230.json",
    "total_tokens": 825,
    "translated_title": "一种基于FPGA的可重构加速器，用于卷积-Transformer混合EfficientViT",
    "translated_abstract": "视觉Transformer（ViT）在计算机视觉方面取得了显著的成功。然而，它们密集的计算和巨大的内存占用挑战了ViTs在嵌入式设备上的部署，需要高效的ViTs。在其中，EfficientViT是最先进的一种，具有卷积-Transformer混合架构，提高了准确性和硬件效率。不幸的是，由于其独特的架构，现有的加速器无法充分利用EfficientViT的硬件优势。在本文中，我们提出了一种基于FPGA的EfficientViT加速器，以推进ViTs的硬件效率前沿。具体而言，我们设计了一个可重构架构，有效支持各种操作类型，包括轻量级卷积和注意力，提高了硬件利用率。此外，我们提出了一种时分复用和流水线数据流，促进了层内和层间融合，减少了片外",
    "tldr": "提出了一种基于FPGA的可重构加速器，用于EfficientViT，在硬件效率方面取得了重要进展",
    "en_tdlr": "Proposed an FPGA-based reconfigurable accelerator for EfficientViT, advancing the hardware efficiency frontier"
}