|top_level
CLOCK_50 => CLOCK_50.IN4
CLOCK2_50 => CLOCK2_50.IN1
KEY[0] => reset.IN5
KEY[1] => noise_off.IN2
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
FPGA_I2C_SCLK << audio_and_video_config:cfg.port3
FPGA_I2C_SDAT <> audio_and_video_config:cfg.port2
AUD_XCK << clock_generator:my_clock_gen.port2
AUD_DACLRCK => AUD_DACLRCK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_DACDAT << audio_codec:codec.port14


|top_level|System:Sys_left
clk => clk.IN3
reset => reset.IN3
noise_off => noise_off.IN3
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_out[0] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[1] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[2] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[3] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[4] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[5] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[6] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[7] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[8] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[9] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[10] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[11] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[12] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[13] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[14] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[15] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[16] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[17] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[18] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[19] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[20] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[21] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[22] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[23] <= Encoder_System_Medium_Decoder:sys3.data_out
error <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1
clk => clk.IN2
reset => reset.IN2
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Hamming74_Decoder:decoder1.data_out
data_out[1] <= Hamming74_Decoder:decoder1.data_out
data_out[2] <= Hamming74_Decoder:decoder1.data_out
data_out[3] <= Hamming74_Decoder:decoder1.data_out
data_out[4] <= Hamming74_Decoder:decoder2.data_out
data_out[5] <= Hamming74_Decoder:decoder2.data_out
data_out[6] <= Hamming74_Decoder:decoder2.data_out
data_out[7] <= Hamming74_Decoder:decoder2.data_out
error <= error.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|Hamming74_Encoder:encoder1
data_in[0] => p1.IN0
data_in[0] => p2.IN0
data_in[0] => data_out[2].DATAIN
data_in[1] => p1.IN1
data_in[1] => p4.IN0
data_in[1] => data_out[4].DATAIN
data_in[2] => p2.IN1
data_in[2] => p4.IN1
data_in[2] => data_out[5].DATAIN
data_in[3] => p1.IN1
data_in[3] => p2.IN1
data_in[3] => p4.IN1
data_in[3] => data_out[6].DATAIN
data_out[0] <= p1.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= p2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= p4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|Hamming74_Encoder:encoder2
data_in[0] => p1.IN0
data_in[0] => p2.IN0
data_in[0] => data_out[2].DATAIN
data_in[1] => p1.IN1
data_in[1] => p4.IN0
data_in[1] => data_out[4].DATAIN
data_in[2] => p2.IN1
data_in[2] => p4.IN1
data_in[2] => data_out[5].DATAIN
data_in[3] => p1.IN1
data_in[3] => p2.IN1
data_in[3] => p4.IN1
data_in[3] => data_out[6].DATAIN
data_out[0] <= p1.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= p2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= p4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1
clk => clk.IN2
reset => reset.IN4
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Demodulation:demod.data_out
data_out[1] <= Demodulation:demod.data_out
data_out[2] <= Demodulation:demod.data_out
data_out[3] <= Demodulation:demod.data_out
data_out[4] <= Demodulation:demod.data_out
data_out[5] <= Demodulation:demod.data_out
data_out[6] <= Demodulation:demod.data_out
data_out[7] <= Demodulation:demod.data_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Modulation:mod
reset => reset.IN4
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
I_out1[0] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[1] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[2] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[3] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[4] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[5] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[6] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[7] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[8] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[9] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[10] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[11] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[12] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[13] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[14] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[15] <= QPSK_modulator:QPSK_mod1.I_out
I_out2[0] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[1] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[2] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[3] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[4] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[5] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[6] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[7] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[8] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[9] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[10] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[11] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[12] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[13] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[14] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[15] <= QPSK_modulator:QPSK_mod2.I_out
I_out3[0] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[1] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[2] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[3] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[4] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[5] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[6] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[7] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[8] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[9] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[10] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[11] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[12] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[13] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[14] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[15] <= QPSK_modulator:QPSK_mod3.I_out
I_out4[0] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[1] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[2] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[3] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[4] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[5] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[6] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[7] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[8] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[9] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[10] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[11] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[12] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[13] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[14] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[15] <= QPSK_modulator:QPSK_mod4.I_out
Q_out1[0] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[1] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[2] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[3] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[4] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[5] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[6] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[7] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[8] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[9] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[10] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[11] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[12] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[13] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[14] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[15] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out2[0] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[1] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[2] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[3] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[4] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[5] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[6] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[7] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[8] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[9] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[10] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[11] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[12] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[13] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[14] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[15] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out3[0] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[1] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[2] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[3] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[4] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[5] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[6] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[7] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[8] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[9] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[10] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[11] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[12] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[13] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[14] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[15] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out4[0] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[1] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[2] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[3] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[4] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[5] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[6] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[7] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[8] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[9] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[10] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[11] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[12] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[13] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[14] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[15] <= QPSK_modulator:QPSK_mod4.Q_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod1
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod2
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod3
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod4
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Demodulation:demod
reset => reset.IN4
I_in1[0] => I_in1[0].IN1
I_in1[1] => I_in1[1].IN1
I_in1[2] => I_in1[2].IN1
I_in1[3] => I_in1[3].IN1
I_in1[4] => I_in1[4].IN1
I_in1[5] => I_in1[5].IN1
I_in1[6] => I_in1[6].IN1
I_in1[7] => I_in1[7].IN1
I_in1[8] => I_in1[8].IN1
I_in1[9] => I_in1[9].IN1
I_in1[10] => I_in1[10].IN1
I_in1[11] => I_in1[11].IN1
I_in1[12] => I_in1[12].IN1
I_in1[13] => I_in1[13].IN1
I_in1[14] => I_in1[14].IN1
I_in1[15] => I_in1[15].IN1
I_in2[0] => I_in2[0].IN1
I_in2[1] => I_in2[1].IN1
I_in2[2] => I_in2[2].IN1
I_in2[3] => I_in2[3].IN1
I_in2[4] => I_in2[4].IN1
I_in2[5] => I_in2[5].IN1
I_in2[6] => I_in2[6].IN1
I_in2[7] => I_in2[7].IN1
I_in2[8] => I_in2[8].IN1
I_in2[9] => I_in2[9].IN1
I_in2[10] => I_in2[10].IN1
I_in2[11] => I_in2[11].IN1
I_in2[12] => I_in2[12].IN1
I_in2[13] => I_in2[13].IN1
I_in2[14] => I_in2[14].IN1
I_in2[15] => I_in2[15].IN1
I_in3[0] => I_in3[0].IN1
I_in3[1] => I_in3[1].IN1
I_in3[2] => I_in3[2].IN1
I_in3[3] => I_in3[3].IN1
I_in3[4] => I_in3[4].IN1
I_in3[5] => I_in3[5].IN1
I_in3[6] => I_in3[6].IN1
I_in3[7] => I_in3[7].IN1
I_in3[8] => I_in3[8].IN1
I_in3[9] => I_in3[9].IN1
I_in3[10] => I_in3[10].IN1
I_in3[11] => I_in3[11].IN1
I_in3[12] => I_in3[12].IN1
I_in3[13] => I_in3[13].IN1
I_in3[14] => I_in3[14].IN1
I_in3[15] => I_in3[15].IN1
I_in4[0] => I_in4[0].IN1
I_in4[1] => I_in4[1].IN1
I_in4[2] => I_in4[2].IN1
I_in4[3] => I_in4[3].IN1
I_in4[4] => I_in4[4].IN1
I_in4[5] => I_in4[5].IN1
I_in4[6] => I_in4[6].IN1
I_in4[7] => I_in4[7].IN1
I_in4[8] => I_in4[8].IN1
I_in4[9] => I_in4[9].IN1
I_in4[10] => I_in4[10].IN1
I_in4[11] => I_in4[11].IN1
I_in4[12] => I_in4[12].IN1
I_in4[13] => I_in4[13].IN1
I_in4[14] => I_in4[14].IN1
I_in4[15] => I_in4[15].IN1
Q_in1[0] => Q_in1[0].IN1
Q_in1[1] => Q_in1[1].IN1
Q_in1[2] => Q_in1[2].IN1
Q_in1[3] => Q_in1[3].IN1
Q_in1[4] => Q_in1[4].IN1
Q_in1[5] => Q_in1[5].IN1
Q_in1[6] => Q_in1[6].IN1
Q_in1[7] => Q_in1[7].IN1
Q_in1[8] => Q_in1[8].IN1
Q_in1[9] => Q_in1[9].IN1
Q_in1[10] => Q_in1[10].IN1
Q_in1[11] => Q_in1[11].IN1
Q_in1[12] => Q_in1[12].IN1
Q_in1[13] => Q_in1[13].IN1
Q_in1[14] => Q_in1[14].IN1
Q_in1[15] => Q_in1[15].IN1
Q_in2[0] => Q_in2[0].IN1
Q_in2[1] => Q_in2[1].IN1
Q_in2[2] => Q_in2[2].IN1
Q_in2[3] => Q_in2[3].IN1
Q_in2[4] => Q_in2[4].IN1
Q_in2[5] => Q_in2[5].IN1
Q_in2[6] => Q_in2[6].IN1
Q_in2[7] => Q_in2[7].IN1
Q_in2[8] => Q_in2[8].IN1
Q_in2[9] => Q_in2[9].IN1
Q_in2[10] => Q_in2[10].IN1
Q_in2[11] => Q_in2[11].IN1
Q_in2[12] => Q_in2[12].IN1
Q_in2[13] => Q_in2[13].IN1
Q_in2[14] => Q_in2[14].IN1
Q_in2[15] => Q_in2[15].IN1
Q_in3[0] => Q_in3[0].IN1
Q_in3[1] => Q_in3[1].IN1
Q_in3[2] => Q_in3[2].IN1
Q_in3[3] => Q_in3[3].IN1
Q_in3[4] => Q_in3[4].IN1
Q_in3[5] => Q_in3[5].IN1
Q_in3[6] => Q_in3[6].IN1
Q_in3[7] => Q_in3[7].IN1
Q_in3[8] => Q_in3[8].IN1
Q_in3[9] => Q_in3[9].IN1
Q_in3[10] => Q_in3[10].IN1
Q_in3[11] => Q_in3[11].IN1
Q_in3[12] => Q_in3[12].IN1
Q_in3[13] => Q_in3[13].IN1
Q_in3[14] => Q_in3[14].IN1
Q_in3[15] => Q_in3[15].IN1
Q_in4[0] => Q_in4[0].IN1
Q_in4[1] => Q_in4[1].IN1
Q_in4[2] => Q_in4[2].IN1
Q_in4[3] => Q_in4[3].IN1
Q_in4[4] => Q_in4[4].IN1
Q_in4[5] => Q_in4[5].IN1
Q_in4[6] => Q_in4[6].IN1
Q_in4[7] => Q_in4[7].IN1
Q_in4[8] => Q_in4[8].IN1
Q_in4[9] => Q_in4[9].IN1
Q_in4[10] => Q_in4[10].IN1
Q_in4[11] => Q_in4[11].IN1
Q_in4[12] => Q_in4[12].IN1
Q_in4[13] => Q_in4[13].IN1
Q_in4[14] => Q_in4[14].IN1
Q_in4[15] => Q_in4[15].IN1
data_out[0] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[1] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[2] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[3] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[4] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[5] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[6] <= QPSK_demodulator:QPSK_demod4.data_out
data_out[7] <= QPSK_demodulator:QPSK_demod4.data_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod1
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod2
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod3
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod4
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2
clk => clk.IN2
reset => reset.IN4
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Demodulation:demod.data_out
data_out[1] <= Demodulation:demod.data_out
data_out[2] <= Demodulation:demod.data_out
data_out[3] <= Demodulation:demod.data_out
data_out[4] <= Demodulation:demod.data_out
data_out[5] <= Demodulation:demod.data_out
data_out[6] <= Demodulation:demod.data_out
data_out[7] <= Demodulation:demod.data_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Modulation:mod
reset => reset.IN4
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
I_out1[0] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[1] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[2] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[3] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[4] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[5] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[6] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[7] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[8] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[9] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[10] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[11] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[12] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[13] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[14] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[15] <= QPSK_modulator:QPSK_mod1.I_out
I_out2[0] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[1] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[2] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[3] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[4] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[5] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[6] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[7] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[8] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[9] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[10] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[11] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[12] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[13] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[14] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[15] <= QPSK_modulator:QPSK_mod2.I_out
I_out3[0] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[1] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[2] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[3] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[4] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[5] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[6] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[7] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[8] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[9] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[10] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[11] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[12] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[13] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[14] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[15] <= QPSK_modulator:QPSK_mod3.I_out
I_out4[0] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[1] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[2] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[3] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[4] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[5] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[6] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[7] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[8] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[9] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[10] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[11] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[12] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[13] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[14] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[15] <= QPSK_modulator:QPSK_mod4.I_out
Q_out1[0] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[1] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[2] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[3] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[4] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[5] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[6] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[7] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[8] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[9] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[10] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[11] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[12] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[13] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[14] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[15] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out2[0] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[1] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[2] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[3] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[4] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[5] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[6] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[7] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[8] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[9] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[10] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[11] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[12] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[13] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[14] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[15] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out3[0] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[1] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[2] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[3] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[4] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[5] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[6] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[7] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[8] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[9] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[10] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[11] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[12] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[13] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[14] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[15] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out4[0] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[1] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[2] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[3] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[4] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[5] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[6] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[7] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[8] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[9] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[10] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[11] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[12] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[13] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[14] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[15] <= QPSK_modulator:QPSK_mod4.Q_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod1
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod2
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod3
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod4
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Demodulation:demod
reset => reset.IN4
I_in1[0] => I_in1[0].IN1
I_in1[1] => I_in1[1].IN1
I_in1[2] => I_in1[2].IN1
I_in1[3] => I_in1[3].IN1
I_in1[4] => I_in1[4].IN1
I_in1[5] => I_in1[5].IN1
I_in1[6] => I_in1[6].IN1
I_in1[7] => I_in1[7].IN1
I_in1[8] => I_in1[8].IN1
I_in1[9] => I_in1[9].IN1
I_in1[10] => I_in1[10].IN1
I_in1[11] => I_in1[11].IN1
I_in1[12] => I_in1[12].IN1
I_in1[13] => I_in1[13].IN1
I_in1[14] => I_in1[14].IN1
I_in1[15] => I_in1[15].IN1
I_in2[0] => I_in2[0].IN1
I_in2[1] => I_in2[1].IN1
I_in2[2] => I_in2[2].IN1
I_in2[3] => I_in2[3].IN1
I_in2[4] => I_in2[4].IN1
I_in2[5] => I_in2[5].IN1
I_in2[6] => I_in2[6].IN1
I_in2[7] => I_in2[7].IN1
I_in2[8] => I_in2[8].IN1
I_in2[9] => I_in2[9].IN1
I_in2[10] => I_in2[10].IN1
I_in2[11] => I_in2[11].IN1
I_in2[12] => I_in2[12].IN1
I_in2[13] => I_in2[13].IN1
I_in2[14] => I_in2[14].IN1
I_in2[15] => I_in2[15].IN1
I_in3[0] => I_in3[0].IN1
I_in3[1] => I_in3[1].IN1
I_in3[2] => I_in3[2].IN1
I_in3[3] => I_in3[3].IN1
I_in3[4] => I_in3[4].IN1
I_in3[5] => I_in3[5].IN1
I_in3[6] => I_in3[6].IN1
I_in3[7] => I_in3[7].IN1
I_in3[8] => I_in3[8].IN1
I_in3[9] => I_in3[9].IN1
I_in3[10] => I_in3[10].IN1
I_in3[11] => I_in3[11].IN1
I_in3[12] => I_in3[12].IN1
I_in3[13] => I_in3[13].IN1
I_in3[14] => I_in3[14].IN1
I_in3[15] => I_in3[15].IN1
I_in4[0] => I_in4[0].IN1
I_in4[1] => I_in4[1].IN1
I_in4[2] => I_in4[2].IN1
I_in4[3] => I_in4[3].IN1
I_in4[4] => I_in4[4].IN1
I_in4[5] => I_in4[5].IN1
I_in4[6] => I_in4[6].IN1
I_in4[7] => I_in4[7].IN1
I_in4[8] => I_in4[8].IN1
I_in4[9] => I_in4[9].IN1
I_in4[10] => I_in4[10].IN1
I_in4[11] => I_in4[11].IN1
I_in4[12] => I_in4[12].IN1
I_in4[13] => I_in4[13].IN1
I_in4[14] => I_in4[14].IN1
I_in4[15] => I_in4[15].IN1
Q_in1[0] => Q_in1[0].IN1
Q_in1[1] => Q_in1[1].IN1
Q_in1[2] => Q_in1[2].IN1
Q_in1[3] => Q_in1[3].IN1
Q_in1[4] => Q_in1[4].IN1
Q_in1[5] => Q_in1[5].IN1
Q_in1[6] => Q_in1[6].IN1
Q_in1[7] => Q_in1[7].IN1
Q_in1[8] => Q_in1[8].IN1
Q_in1[9] => Q_in1[9].IN1
Q_in1[10] => Q_in1[10].IN1
Q_in1[11] => Q_in1[11].IN1
Q_in1[12] => Q_in1[12].IN1
Q_in1[13] => Q_in1[13].IN1
Q_in1[14] => Q_in1[14].IN1
Q_in1[15] => Q_in1[15].IN1
Q_in2[0] => Q_in2[0].IN1
Q_in2[1] => Q_in2[1].IN1
Q_in2[2] => Q_in2[2].IN1
Q_in2[3] => Q_in2[3].IN1
Q_in2[4] => Q_in2[4].IN1
Q_in2[5] => Q_in2[5].IN1
Q_in2[6] => Q_in2[6].IN1
Q_in2[7] => Q_in2[7].IN1
Q_in2[8] => Q_in2[8].IN1
Q_in2[9] => Q_in2[9].IN1
Q_in2[10] => Q_in2[10].IN1
Q_in2[11] => Q_in2[11].IN1
Q_in2[12] => Q_in2[12].IN1
Q_in2[13] => Q_in2[13].IN1
Q_in2[14] => Q_in2[14].IN1
Q_in2[15] => Q_in2[15].IN1
Q_in3[0] => Q_in3[0].IN1
Q_in3[1] => Q_in3[1].IN1
Q_in3[2] => Q_in3[2].IN1
Q_in3[3] => Q_in3[3].IN1
Q_in3[4] => Q_in3[4].IN1
Q_in3[5] => Q_in3[5].IN1
Q_in3[6] => Q_in3[6].IN1
Q_in3[7] => Q_in3[7].IN1
Q_in3[8] => Q_in3[8].IN1
Q_in3[9] => Q_in3[9].IN1
Q_in3[10] => Q_in3[10].IN1
Q_in3[11] => Q_in3[11].IN1
Q_in3[12] => Q_in3[12].IN1
Q_in3[13] => Q_in3[13].IN1
Q_in3[14] => Q_in3[14].IN1
Q_in3[15] => Q_in3[15].IN1
Q_in4[0] => Q_in4[0].IN1
Q_in4[1] => Q_in4[1].IN1
Q_in4[2] => Q_in4[2].IN1
Q_in4[3] => Q_in4[3].IN1
Q_in4[4] => Q_in4[4].IN1
Q_in4[5] => Q_in4[5].IN1
Q_in4[6] => Q_in4[6].IN1
Q_in4[7] => Q_in4[7].IN1
Q_in4[8] => Q_in4[8].IN1
Q_in4[9] => Q_in4[9].IN1
Q_in4[10] => Q_in4[10].IN1
Q_in4[11] => Q_in4[11].IN1
Q_in4[12] => Q_in4[12].IN1
Q_in4[13] => Q_in4[13].IN1
Q_in4[14] => Q_in4[14].IN1
Q_in4[15] => Q_in4[15].IN1
data_out[0] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[1] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[2] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[3] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[4] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[5] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[6] <= QPSK_demodulator:QPSK_demod4.data_out
data_out[7] <= QPSK_demodulator:QPSK_demod4.data_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod1
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod2
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod3
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod4
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|Hamming74_Decoder:decoder1
data_in[0] => p1.IN0
data_in[1] => p2.IN0
data_in[2] => p1.IN1
data_in[2] => p2.IN1
data_in[2] => decoded_data.IN1
data_in[3] => p4.IN0
data_in[4] => p1.IN1
data_in[4] => p4.IN1
data_in[4] => decoded_data.IN1
data_in[5] => p2.IN1
data_in[5] => p4.IN1
data_in[5] => decoded_data.IN1
data_in[6] => p1.IN1
data_in[6] => p2.IN1
data_in[6] => p4.IN1
data_in[6] => decoded_data.IN1
data_out[0] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys1|Hamming74_Decoder:decoder2
data_in[0] => p1.IN0
data_in[1] => p2.IN0
data_in[2] => p1.IN1
data_in[2] => p2.IN1
data_in[2] => decoded_data.IN1
data_in[3] => p4.IN0
data_in[4] => p1.IN1
data_in[4] => p4.IN1
data_in[4] => decoded_data.IN1
data_in[5] => p2.IN1
data_in[5] => p4.IN1
data_in[5] => decoded_data.IN1
data_in[6] => p1.IN1
data_in[6] => p2.IN1
data_in[6] => p4.IN1
data_in[6] => decoded_data.IN1
data_out[0] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2
clk => clk.IN2
reset => reset.IN2
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Hamming74_Decoder:decoder1.data_out
data_out[1] <= Hamming74_Decoder:decoder1.data_out
data_out[2] <= Hamming74_Decoder:decoder1.data_out
data_out[3] <= Hamming74_Decoder:decoder1.data_out
data_out[4] <= Hamming74_Decoder:decoder2.data_out
data_out[5] <= Hamming74_Decoder:decoder2.data_out
data_out[6] <= Hamming74_Decoder:decoder2.data_out
data_out[7] <= Hamming74_Decoder:decoder2.data_out
error <= error.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|Hamming74_Encoder:encoder1
data_in[0] => p1.IN0
data_in[0] => p2.IN0
data_in[0] => data_out[2].DATAIN
data_in[1] => p1.IN1
data_in[1] => p4.IN0
data_in[1] => data_out[4].DATAIN
data_in[2] => p2.IN1
data_in[2] => p4.IN1
data_in[2] => data_out[5].DATAIN
data_in[3] => p1.IN1
data_in[3] => p2.IN1
data_in[3] => p4.IN1
data_in[3] => data_out[6].DATAIN
data_out[0] <= p1.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= p2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= p4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|Hamming74_Encoder:encoder2
data_in[0] => p1.IN0
data_in[0] => p2.IN0
data_in[0] => data_out[2].DATAIN
data_in[1] => p1.IN1
data_in[1] => p4.IN0
data_in[1] => data_out[4].DATAIN
data_in[2] => p2.IN1
data_in[2] => p4.IN1
data_in[2] => data_out[5].DATAIN
data_in[3] => p1.IN1
data_in[3] => p2.IN1
data_in[3] => p4.IN1
data_in[3] => data_out[6].DATAIN
data_out[0] <= p1.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= p2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= p4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1
clk => clk.IN2
reset => reset.IN4
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Demodulation:demod.data_out
data_out[1] <= Demodulation:demod.data_out
data_out[2] <= Demodulation:demod.data_out
data_out[3] <= Demodulation:demod.data_out
data_out[4] <= Demodulation:demod.data_out
data_out[5] <= Demodulation:demod.data_out
data_out[6] <= Demodulation:demod.data_out
data_out[7] <= Demodulation:demod.data_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Modulation:mod
reset => reset.IN4
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
I_out1[0] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[1] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[2] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[3] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[4] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[5] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[6] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[7] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[8] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[9] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[10] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[11] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[12] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[13] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[14] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[15] <= QPSK_modulator:QPSK_mod1.I_out
I_out2[0] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[1] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[2] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[3] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[4] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[5] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[6] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[7] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[8] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[9] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[10] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[11] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[12] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[13] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[14] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[15] <= QPSK_modulator:QPSK_mod2.I_out
I_out3[0] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[1] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[2] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[3] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[4] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[5] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[6] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[7] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[8] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[9] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[10] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[11] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[12] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[13] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[14] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[15] <= QPSK_modulator:QPSK_mod3.I_out
I_out4[0] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[1] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[2] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[3] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[4] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[5] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[6] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[7] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[8] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[9] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[10] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[11] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[12] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[13] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[14] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[15] <= QPSK_modulator:QPSK_mod4.I_out
Q_out1[0] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[1] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[2] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[3] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[4] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[5] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[6] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[7] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[8] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[9] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[10] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[11] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[12] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[13] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[14] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[15] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out2[0] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[1] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[2] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[3] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[4] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[5] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[6] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[7] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[8] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[9] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[10] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[11] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[12] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[13] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[14] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[15] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out3[0] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[1] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[2] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[3] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[4] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[5] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[6] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[7] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[8] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[9] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[10] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[11] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[12] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[13] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[14] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[15] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out4[0] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[1] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[2] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[3] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[4] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[5] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[6] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[7] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[8] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[9] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[10] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[11] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[12] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[13] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[14] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[15] <= QPSK_modulator:QPSK_mod4.Q_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod1
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod2
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod3
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod4
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Demodulation:demod
reset => reset.IN4
I_in1[0] => I_in1[0].IN1
I_in1[1] => I_in1[1].IN1
I_in1[2] => I_in1[2].IN1
I_in1[3] => I_in1[3].IN1
I_in1[4] => I_in1[4].IN1
I_in1[5] => I_in1[5].IN1
I_in1[6] => I_in1[6].IN1
I_in1[7] => I_in1[7].IN1
I_in1[8] => I_in1[8].IN1
I_in1[9] => I_in1[9].IN1
I_in1[10] => I_in1[10].IN1
I_in1[11] => I_in1[11].IN1
I_in1[12] => I_in1[12].IN1
I_in1[13] => I_in1[13].IN1
I_in1[14] => I_in1[14].IN1
I_in1[15] => I_in1[15].IN1
I_in2[0] => I_in2[0].IN1
I_in2[1] => I_in2[1].IN1
I_in2[2] => I_in2[2].IN1
I_in2[3] => I_in2[3].IN1
I_in2[4] => I_in2[4].IN1
I_in2[5] => I_in2[5].IN1
I_in2[6] => I_in2[6].IN1
I_in2[7] => I_in2[7].IN1
I_in2[8] => I_in2[8].IN1
I_in2[9] => I_in2[9].IN1
I_in2[10] => I_in2[10].IN1
I_in2[11] => I_in2[11].IN1
I_in2[12] => I_in2[12].IN1
I_in2[13] => I_in2[13].IN1
I_in2[14] => I_in2[14].IN1
I_in2[15] => I_in2[15].IN1
I_in3[0] => I_in3[0].IN1
I_in3[1] => I_in3[1].IN1
I_in3[2] => I_in3[2].IN1
I_in3[3] => I_in3[3].IN1
I_in3[4] => I_in3[4].IN1
I_in3[5] => I_in3[5].IN1
I_in3[6] => I_in3[6].IN1
I_in3[7] => I_in3[7].IN1
I_in3[8] => I_in3[8].IN1
I_in3[9] => I_in3[9].IN1
I_in3[10] => I_in3[10].IN1
I_in3[11] => I_in3[11].IN1
I_in3[12] => I_in3[12].IN1
I_in3[13] => I_in3[13].IN1
I_in3[14] => I_in3[14].IN1
I_in3[15] => I_in3[15].IN1
I_in4[0] => I_in4[0].IN1
I_in4[1] => I_in4[1].IN1
I_in4[2] => I_in4[2].IN1
I_in4[3] => I_in4[3].IN1
I_in4[4] => I_in4[4].IN1
I_in4[5] => I_in4[5].IN1
I_in4[6] => I_in4[6].IN1
I_in4[7] => I_in4[7].IN1
I_in4[8] => I_in4[8].IN1
I_in4[9] => I_in4[9].IN1
I_in4[10] => I_in4[10].IN1
I_in4[11] => I_in4[11].IN1
I_in4[12] => I_in4[12].IN1
I_in4[13] => I_in4[13].IN1
I_in4[14] => I_in4[14].IN1
I_in4[15] => I_in4[15].IN1
Q_in1[0] => Q_in1[0].IN1
Q_in1[1] => Q_in1[1].IN1
Q_in1[2] => Q_in1[2].IN1
Q_in1[3] => Q_in1[3].IN1
Q_in1[4] => Q_in1[4].IN1
Q_in1[5] => Q_in1[5].IN1
Q_in1[6] => Q_in1[6].IN1
Q_in1[7] => Q_in1[7].IN1
Q_in1[8] => Q_in1[8].IN1
Q_in1[9] => Q_in1[9].IN1
Q_in1[10] => Q_in1[10].IN1
Q_in1[11] => Q_in1[11].IN1
Q_in1[12] => Q_in1[12].IN1
Q_in1[13] => Q_in1[13].IN1
Q_in1[14] => Q_in1[14].IN1
Q_in1[15] => Q_in1[15].IN1
Q_in2[0] => Q_in2[0].IN1
Q_in2[1] => Q_in2[1].IN1
Q_in2[2] => Q_in2[2].IN1
Q_in2[3] => Q_in2[3].IN1
Q_in2[4] => Q_in2[4].IN1
Q_in2[5] => Q_in2[5].IN1
Q_in2[6] => Q_in2[6].IN1
Q_in2[7] => Q_in2[7].IN1
Q_in2[8] => Q_in2[8].IN1
Q_in2[9] => Q_in2[9].IN1
Q_in2[10] => Q_in2[10].IN1
Q_in2[11] => Q_in2[11].IN1
Q_in2[12] => Q_in2[12].IN1
Q_in2[13] => Q_in2[13].IN1
Q_in2[14] => Q_in2[14].IN1
Q_in2[15] => Q_in2[15].IN1
Q_in3[0] => Q_in3[0].IN1
Q_in3[1] => Q_in3[1].IN1
Q_in3[2] => Q_in3[2].IN1
Q_in3[3] => Q_in3[3].IN1
Q_in3[4] => Q_in3[4].IN1
Q_in3[5] => Q_in3[5].IN1
Q_in3[6] => Q_in3[6].IN1
Q_in3[7] => Q_in3[7].IN1
Q_in3[8] => Q_in3[8].IN1
Q_in3[9] => Q_in3[9].IN1
Q_in3[10] => Q_in3[10].IN1
Q_in3[11] => Q_in3[11].IN1
Q_in3[12] => Q_in3[12].IN1
Q_in3[13] => Q_in3[13].IN1
Q_in3[14] => Q_in3[14].IN1
Q_in3[15] => Q_in3[15].IN1
Q_in4[0] => Q_in4[0].IN1
Q_in4[1] => Q_in4[1].IN1
Q_in4[2] => Q_in4[2].IN1
Q_in4[3] => Q_in4[3].IN1
Q_in4[4] => Q_in4[4].IN1
Q_in4[5] => Q_in4[5].IN1
Q_in4[6] => Q_in4[6].IN1
Q_in4[7] => Q_in4[7].IN1
Q_in4[8] => Q_in4[8].IN1
Q_in4[9] => Q_in4[9].IN1
Q_in4[10] => Q_in4[10].IN1
Q_in4[11] => Q_in4[11].IN1
Q_in4[12] => Q_in4[12].IN1
Q_in4[13] => Q_in4[13].IN1
Q_in4[14] => Q_in4[14].IN1
Q_in4[15] => Q_in4[15].IN1
data_out[0] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[1] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[2] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[3] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[4] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[5] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[6] <= QPSK_demodulator:QPSK_demod4.data_out
data_out[7] <= QPSK_demodulator:QPSK_demod4.data_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod1
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod2
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod3
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod4
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2
clk => clk.IN2
reset => reset.IN4
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Demodulation:demod.data_out
data_out[1] <= Demodulation:demod.data_out
data_out[2] <= Demodulation:demod.data_out
data_out[3] <= Demodulation:demod.data_out
data_out[4] <= Demodulation:demod.data_out
data_out[5] <= Demodulation:demod.data_out
data_out[6] <= Demodulation:demod.data_out
data_out[7] <= Demodulation:demod.data_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Modulation:mod
reset => reset.IN4
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
I_out1[0] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[1] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[2] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[3] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[4] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[5] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[6] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[7] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[8] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[9] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[10] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[11] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[12] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[13] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[14] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[15] <= QPSK_modulator:QPSK_mod1.I_out
I_out2[0] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[1] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[2] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[3] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[4] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[5] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[6] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[7] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[8] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[9] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[10] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[11] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[12] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[13] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[14] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[15] <= QPSK_modulator:QPSK_mod2.I_out
I_out3[0] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[1] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[2] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[3] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[4] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[5] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[6] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[7] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[8] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[9] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[10] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[11] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[12] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[13] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[14] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[15] <= QPSK_modulator:QPSK_mod3.I_out
I_out4[0] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[1] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[2] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[3] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[4] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[5] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[6] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[7] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[8] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[9] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[10] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[11] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[12] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[13] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[14] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[15] <= QPSK_modulator:QPSK_mod4.I_out
Q_out1[0] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[1] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[2] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[3] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[4] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[5] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[6] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[7] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[8] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[9] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[10] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[11] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[12] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[13] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[14] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[15] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out2[0] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[1] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[2] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[3] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[4] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[5] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[6] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[7] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[8] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[9] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[10] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[11] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[12] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[13] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[14] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[15] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out3[0] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[1] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[2] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[3] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[4] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[5] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[6] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[7] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[8] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[9] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[10] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[11] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[12] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[13] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[14] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[15] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out4[0] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[1] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[2] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[3] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[4] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[5] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[6] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[7] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[8] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[9] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[10] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[11] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[12] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[13] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[14] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[15] <= QPSK_modulator:QPSK_mod4.Q_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod1
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod2
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod3
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod4
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Demodulation:demod
reset => reset.IN4
I_in1[0] => I_in1[0].IN1
I_in1[1] => I_in1[1].IN1
I_in1[2] => I_in1[2].IN1
I_in1[3] => I_in1[3].IN1
I_in1[4] => I_in1[4].IN1
I_in1[5] => I_in1[5].IN1
I_in1[6] => I_in1[6].IN1
I_in1[7] => I_in1[7].IN1
I_in1[8] => I_in1[8].IN1
I_in1[9] => I_in1[9].IN1
I_in1[10] => I_in1[10].IN1
I_in1[11] => I_in1[11].IN1
I_in1[12] => I_in1[12].IN1
I_in1[13] => I_in1[13].IN1
I_in1[14] => I_in1[14].IN1
I_in1[15] => I_in1[15].IN1
I_in2[0] => I_in2[0].IN1
I_in2[1] => I_in2[1].IN1
I_in2[2] => I_in2[2].IN1
I_in2[3] => I_in2[3].IN1
I_in2[4] => I_in2[4].IN1
I_in2[5] => I_in2[5].IN1
I_in2[6] => I_in2[6].IN1
I_in2[7] => I_in2[7].IN1
I_in2[8] => I_in2[8].IN1
I_in2[9] => I_in2[9].IN1
I_in2[10] => I_in2[10].IN1
I_in2[11] => I_in2[11].IN1
I_in2[12] => I_in2[12].IN1
I_in2[13] => I_in2[13].IN1
I_in2[14] => I_in2[14].IN1
I_in2[15] => I_in2[15].IN1
I_in3[0] => I_in3[0].IN1
I_in3[1] => I_in3[1].IN1
I_in3[2] => I_in3[2].IN1
I_in3[3] => I_in3[3].IN1
I_in3[4] => I_in3[4].IN1
I_in3[5] => I_in3[5].IN1
I_in3[6] => I_in3[6].IN1
I_in3[7] => I_in3[7].IN1
I_in3[8] => I_in3[8].IN1
I_in3[9] => I_in3[9].IN1
I_in3[10] => I_in3[10].IN1
I_in3[11] => I_in3[11].IN1
I_in3[12] => I_in3[12].IN1
I_in3[13] => I_in3[13].IN1
I_in3[14] => I_in3[14].IN1
I_in3[15] => I_in3[15].IN1
I_in4[0] => I_in4[0].IN1
I_in4[1] => I_in4[1].IN1
I_in4[2] => I_in4[2].IN1
I_in4[3] => I_in4[3].IN1
I_in4[4] => I_in4[4].IN1
I_in4[5] => I_in4[5].IN1
I_in4[6] => I_in4[6].IN1
I_in4[7] => I_in4[7].IN1
I_in4[8] => I_in4[8].IN1
I_in4[9] => I_in4[9].IN1
I_in4[10] => I_in4[10].IN1
I_in4[11] => I_in4[11].IN1
I_in4[12] => I_in4[12].IN1
I_in4[13] => I_in4[13].IN1
I_in4[14] => I_in4[14].IN1
I_in4[15] => I_in4[15].IN1
Q_in1[0] => Q_in1[0].IN1
Q_in1[1] => Q_in1[1].IN1
Q_in1[2] => Q_in1[2].IN1
Q_in1[3] => Q_in1[3].IN1
Q_in1[4] => Q_in1[4].IN1
Q_in1[5] => Q_in1[5].IN1
Q_in1[6] => Q_in1[6].IN1
Q_in1[7] => Q_in1[7].IN1
Q_in1[8] => Q_in1[8].IN1
Q_in1[9] => Q_in1[9].IN1
Q_in1[10] => Q_in1[10].IN1
Q_in1[11] => Q_in1[11].IN1
Q_in1[12] => Q_in1[12].IN1
Q_in1[13] => Q_in1[13].IN1
Q_in1[14] => Q_in1[14].IN1
Q_in1[15] => Q_in1[15].IN1
Q_in2[0] => Q_in2[0].IN1
Q_in2[1] => Q_in2[1].IN1
Q_in2[2] => Q_in2[2].IN1
Q_in2[3] => Q_in2[3].IN1
Q_in2[4] => Q_in2[4].IN1
Q_in2[5] => Q_in2[5].IN1
Q_in2[6] => Q_in2[6].IN1
Q_in2[7] => Q_in2[7].IN1
Q_in2[8] => Q_in2[8].IN1
Q_in2[9] => Q_in2[9].IN1
Q_in2[10] => Q_in2[10].IN1
Q_in2[11] => Q_in2[11].IN1
Q_in2[12] => Q_in2[12].IN1
Q_in2[13] => Q_in2[13].IN1
Q_in2[14] => Q_in2[14].IN1
Q_in2[15] => Q_in2[15].IN1
Q_in3[0] => Q_in3[0].IN1
Q_in3[1] => Q_in3[1].IN1
Q_in3[2] => Q_in3[2].IN1
Q_in3[3] => Q_in3[3].IN1
Q_in3[4] => Q_in3[4].IN1
Q_in3[5] => Q_in3[5].IN1
Q_in3[6] => Q_in3[6].IN1
Q_in3[7] => Q_in3[7].IN1
Q_in3[8] => Q_in3[8].IN1
Q_in3[9] => Q_in3[9].IN1
Q_in3[10] => Q_in3[10].IN1
Q_in3[11] => Q_in3[11].IN1
Q_in3[12] => Q_in3[12].IN1
Q_in3[13] => Q_in3[13].IN1
Q_in3[14] => Q_in3[14].IN1
Q_in3[15] => Q_in3[15].IN1
Q_in4[0] => Q_in4[0].IN1
Q_in4[1] => Q_in4[1].IN1
Q_in4[2] => Q_in4[2].IN1
Q_in4[3] => Q_in4[3].IN1
Q_in4[4] => Q_in4[4].IN1
Q_in4[5] => Q_in4[5].IN1
Q_in4[6] => Q_in4[6].IN1
Q_in4[7] => Q_in4[7].IN1
Q_in4[8] => Q_in4[8].IN1
Q_in4[9] => Q_in4[9].IN1
Q_in4[10] => Q_in4[10].IN1
Q_in4[11] => Q_in4[11].IN1
Q_in4[12] => Q_in4[12].IN1
Q_in4[13] => Q_in4[13].IN1
Q_in4[14] => Q_in4[14].IN1
Q_in4[15] => Q_in4[15].IN1
data_out[0] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[1] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[2] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[3] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[4] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[5] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[6] <= QPSK_demodulator:QPSK_demod4.data_out
data_out[7] <= QPSK_demodulator:QPSK_demod4.data_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod1
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod2
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod3
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod4
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|Hamming74_Decoder:decoder1
data_in[0] => p1.IN0
data_in[1] => p2.IN0
data_in[2] => p1.IN1
data_in[2] => p2.IN1
data_in[2] => decoded_data.IN1
data_in[3] => p4.IN0
data_in[4] => p1.IN1
data_in[4] => p4.IN1
data_in[4] => decoded_data.IN1
data_in[5] => p2.IN1
data_in[5] => p4.IN1
data_in[5] => decoded_data.IN1
data_in[6] => p1.IN1
data_in[6] => p2.IN1
data_in[6] => p4.IN1
data_in[6] => decoded_data.IN1
data_out[0] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys2|Hamming74_Decoder:decoder2
data_in[0] => p1.IN0
data_in[1] => p2.IN0
data_in[2] => p1.IN1
data_in[2] => p2.IN1
data_in[2] => decoded_data.IN1
data_in[3] => p4.IN0
data_in[4] => p1.IN1
data_in[4] => p4.IN1
data_in[4] => decoded_data.IN1
data_in[5] => p2.IN1
data_in[5] => p4.IN1
data_in[5] => decoded_data.IN1
data_in[6] => p1.IN1
data_in[6] => p2.IN1
data_in[6] => p4.IN1
data_in[6] => decoded_data.IN1
data_out[0] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3
clk => clk.IN2
reset => reset.IN2
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Hamming74_Decoder:decoder1.data_out
data_out[1] <= Hamming74_Decoder:decoder1.data_out
data_out[2] <= Hamming74_Decoder:decoder1.data_out
data_out[3] <= Hamming74_Decoder:decoder1.data_out
data_out[4] <= Hamming74_Decoder:decoder2.data_out
data_out[5] <= Hamming74_Decoder:decoder2.data_out
data_out[6] <= Hamming74_Decoder:decoder2.data_out
data_out[7] <= Hamming74_Decoder:decoder2.data_out
error <= error.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|Hamming74_Encoder:encoder1
data_in[0] => p1.IN0
data_in[0] => p2.IN0
data_in[0] => data_out[2].DATAIN
data_in[1] => p1.IN1
data_in[1] => p4.IN0
data_in[1] => data_out[4].DATAIN
data_in[2] => p2.IN1
data_in[2] => p4.IN1
data_in[2] => data_out[5].DATAIN
data_in[3] => p1.IN1
data_in[3] => p2.IN1
data_in[3] => p4.IN1
data_in[3] => data_out[6].DATAIN
data_out[0] <= p1.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= p2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= p4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|Hamming74_Encoder:encoder2
data_in[0] => p1.IN0
data_in[0] => p2.IN0
data_in[0] => data_out[2].DATAIN
data_in[1] => p1.IN1
data_in[1] => p4.IN0
data_in[1] => data_out[4].DATAIN
data_in[2] => p2.IN1
data_in[2] => p4.IN1
data_in[2] => data_out[5].DATAIN
data_in[3] => p1.IN1
data_in[3] => p2.IN1
data_in[3] => p4.IN1
data_in[3] => data_out[6].DATAIN
data_out[0] <= p1.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= p2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= p4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1
clk => clk.IN2
reset => reset.IN4
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Demodulation:demod.data_out
data_out[1] <= Demodulation:demod.data_out
data_out[2] <= Demodulation:demod.data_out
data_out[3] <= Demodulation:demod.data_out
data_out[4] <= Demodulation:demod.data_out
data_out[5] <= Demodulation:demod.data_out
data_out[6] <= Demodulation:demod.data_out
data_out[7] <= Demodulation:demod.data_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Modulation:mod
reset => reset.IN4
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
I_out1[0] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[1] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[2] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[3] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[4] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[5] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[6] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[7] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[8] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[9] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[10] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[11] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[12] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[13] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[14] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[15] <= QPSK_modulator:QPSK_mod1.I_out
I_out2[0] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[1] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[2] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[3] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[4] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[5] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[6] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[7] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[8] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[9] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[10] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[11] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[12] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[13] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[14] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[15] <= QPSK_modulator:QPSK_mod2.I_out
I_out3[0] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[1] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[2] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[3] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[4] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[5] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[6] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[7] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[8] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[9] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[10] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[11] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[12] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[13] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[14] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[15] <= QPSK_modulator:QPSK_mod3.I_out
I_out4[0] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[1] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[2] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[3] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[4] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[5] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[6] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[7] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[8] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[9] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[10] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[11] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[12] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[13] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[14] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[15] <= QPSK_modulator:QPSK_mod4.I_out
Q_out1[0] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[1] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[2] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[3] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[4] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[5] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[6] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[7] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[8] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[9] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[10] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[11] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[12] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[13] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[14] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[15] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out2[0] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[1] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[2] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[3] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[4] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[5] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[6] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[7] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[8] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[9] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[10] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[11] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[12] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[13] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[14] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[15] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out3[0] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[1] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[2] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[3] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[4] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[5] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[6] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[7] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[8] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[9] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[10] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[11] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[12] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[13] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[14] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[15] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out4[0] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[1] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[2] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[3] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[4] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[5] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[6] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[7] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[8] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[9] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[10] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[11] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[12] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[13] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[14] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[15] <= QPSK_modulator:QPSK_mod4.Q_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod1
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod2
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod3
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod4
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Demodulation:demod
reset => reset.IN4
I_in1[0] => I_in1[0].IN1
I_in1[1] => I_in1[1].IN1
I_in1[2] => I_in1[2].IN1
I_in1[3] => I_in1[3].IN1
I_in1[4] => I_in1[4].IN1
I_in1[5] => I_in1[5].IN1
I_in1[6] => I_in1[6].IN1
I_in1[7] => I_in1[7].IN1
I_in1[8] => I_in1[8].IN1
I_in1[9] => I_in1[9].IN1
I_in1[10] => I_in1[10].IN1
I_in1[11] => I_in1[11].IN1
I_in1[12] => I_in1[12].IN1
I_in1[13] => I_in1[13].IN1
I_in1[14] => I_in1[14].IN1
I_in1[15] => I_in1[15].IN1
I_in2[0] => I_in2[0].IN1
I_in2[1] => I_in2[1].IN1
I_in2[2] => I_in2[2].IN1
I_in2[3] => I_in2[3].IN1
I_in2[4] => I_in2[4].IN1
I_in2[5] => I_in2[5].IN1
I_in2[6] => I_in2[6].IN1
I_in2[7] => I_in2[7].IN1
I_in2[8] => I_in2[8].IN1
I_in2[9] => I_in2[9].IN1
I_in2[10] => I_in2[10].IN1
I_in2[11] => I_in2[11].IN1
I_in2[12] => I_in2[12].IN1
I_in2[13] => I_in2[13].IN1
I_in2[14] => I_in2[14].IN1
I_in2[15] => I_in2[15].IN1
I_in3[0] => I_in3[0].IN1
I_in3[1] => I_in3[1].IN1
I_in3[2] => I_in3[2].IN1
I_in3[3] => I_in3[3].IN1
I_in3[4] => I_in3[4].IN1
I_in3[5] => I_in3[5].IN1
I_in3[6] => I_in3[6].IN1
I_in3[7] => I_in3[7].IN1
I_in3[8] => I_in3[8].IN1
I_in3[9] => I_in3[9].IN1
I_in3[10] => I_in3[10].IN1
I_in3[11] => I_in3[11].IN1
I_in3[12] => I_in3[12].IN1
I_in3[13] => I_in3[13].IN1
I_in3[14] => I_in3[14].IN1
I_in3[15] => I_in3[15].IN1
I_in4[0] => I_in4[0].IN1
I_in4[1] => I_in4[1].IN1
I_in4[2] => I_in4[2].IN1
I_in4[3] => I_in4[3].IN1
I_in4[4] => I_in4[4].IN1
I_in4[5] => I_in4[5].IN1
I_in4[6] => I_in4[6].IN1
I_in4[7] => I_in4[7].IN1
I_in4[8] => I_in4[8].IN1
I_in4[9] => I_in4[9].IN1
I_in4[10] => I_in4[10].IN1
I_in4[11] => I_in4[11].IN1
I_in4[12] => I_in4[12].IN1
I_in4[13] => I_in4[13].IN1
I_in4[14] => I_in4[14].IN1
I_in4[15] => I_in4[15].IN1
Q_in1[0] => Q_in1[0].IN1
Q_in1[1] => Q_in1[1].IN1
Q_in1[2] => Q_in1[2].IN1
Q_in1[3] => Q_in1[3].IN1
Q_in1[4] => Q_in1[4].IN1
Q_in1[5] => Q_in1[5].IN1
Q_in1[6] => Q_in1[6].IN1
Q_in1[7] => Q_in1[7].IN1
Q_in1[8] => Q_in1[8].IN1
Q_in1[9] => Q_in1[9].IN1
Q_in1[10] => Q_in1[10].IN1
Q_in1[11] => Q_in1[11].IN1
Q_in1[12] => Q_in1[12].IN1
Q_in1[13] => Q_in1[13].IN1
Q_in1[14] => Q_in1[14].IN1
Q_in1[15] => Q_in1[15].IN1
Q_in2[0] => Q_in2[0].IN1
Q_in2[1] => Q_in2[1].IN1
Q_in2[2] => Q_in2[2].IN1
Q_in2[3] => Q_in2[3].IN1
Q_in2[4] => Q_in2[4].IN1
Q_in2[5] => Q_in2[5].IN1
Q_in2[6] => Q_in2[6].IN1
Q_in2[7] => Q_in2[7].IN1
Q_in2[8] => Q_in2[8].IN1
Q_in2[9] => Q_in2[9].IN1
Q_in2[10] => Q_in2[10].IN1
Q_in2[11] => Q_in2[11].IN1
Q_in2[12] => Q_in2[12].IN1
Q_in2[13] => Q_in2[13].IN1
Q_in2[14] => Q_in2[14].IN1
Q_in2[15] => Q_in2[15].IN1
Q_in3[0] => Q_in3[0].IN1
Q_in3[1] => Q_in3[1].IN1
Q_in3[2] => Q_in3[2].IN1
Q_in3[3] => Q_in3[3].IN1
Q_in3[4] => Q_in3[4].IN1
Q_in3[5] => Q_in3[5].IN1
Q_in3[6] => Q_in3[6].IN1
Q_in3[7] => Q_in3[7].IN1
Q_in3[8] => Q_in3[8].IN1
Q_in3[9] => Q_in3[9].IN1
Q_in3[10] => Q_in3[10].IN1
Q_in3[11] => Q_in3[11].IN1
Q_in3[12] => Q_in3[12].IN1
Q_in3[13] => Q_in3[13].IN1
Q_in3[14] => Q_in3[14].IN1
Q_in3[15] => Q_in3[15].IN1
Q_in4[0] => Q_in4[0].IN1
Q_in4[1] => Q_in4[1].IN1
Q_in4[2] => Q_in4[2].IN1
Q_in4[3] => Q_in4[3].IN1
Q_in4[4] => Q_in4[4].IN1
Q_in4[5] => Q_in4[5].IN1
Q_in4[6] => Q_in4[6].IN1
Q_in4[7] => Q_in4[7].IN1
Q_in4[8] => Q_in4[8].IN1
Q_in4[9] => Q_in4[9].IN1
Q_in4[10] => Q_in4[10].IN1
Q_in4[11] => Q_in4[11].IN1
Q_in4[12] => Q_in4[12].IN1
Q_in4[13] => Q_in4[13].IN1
Q_in4[14] => Q_in4[14].IN1
Q_in4[15] => Q_in4[15].IN1
data_out[0] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[1] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[2] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[3] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[4] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[5] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[6] <= QPSK_demodulator:QPSK_demod4.data_out
data_out[7] <= QPSK_demodulator:QPSK_demod4.data_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod1
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod2
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod3
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod4
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2
clk => clk.IN2
reset => reset.IN4
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Demodulation:demod.data_out
data_out[1] <= Demodulation:demod.data_out
data_out[2] <= Demodulation:demod.data_out
data_out[3] <= Demodulation:demod.data_out
data_out[4] <= Demodulation:demod.data_out
data_out[5] <= Demodulation:demod.data_out
data_out[6] <= Demodulation:demod.data_out
data_out[7] <= Demodulation:demod.data_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Modulation:mod
reset => reset.IN4
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
I_out1[0] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[1] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[2] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[3] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[4] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[5] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[6] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[7] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[8] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[9] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[10] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[11] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[12] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[13] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[14] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[15] <= QPSK_modulator:QPSK_mod1.I_out
I_out2[0] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[1] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[2] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[3] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[4] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[5] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[6] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[7] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[8] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[9] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[10] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[11] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[12] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[13] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[14] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[15] <= QPSK_modulator:QPSK_mod2.I_out
I_out3[0] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[1] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[2] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[3] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[4] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[5] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[6] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[7] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[8] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[9] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[10] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[11] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[12] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[13] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[14] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[15] <= QPSK_modulator:QPSK_mod3.I_out
I_out4[0] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[1] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[2] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[3] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[4] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[5] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[6] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[7] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[8] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[9] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[10] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[11] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[12] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[13] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[14] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[15] <= QPSK_modulator:QPSK_mod4.I_out
Q_out1[0] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[1] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[2] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[3] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[4] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[5] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[6] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[7] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[8] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[9] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[10] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[11] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[12] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[13] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[14] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[15] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out2[0] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[1] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[2] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[3] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[4] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[5] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[6] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[7] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[8] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[9] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[10] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[11] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[12] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[13] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[14] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[15] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out3[0] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[1] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[2] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[3] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[4] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[5] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[6] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[7] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[8] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[9] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[10] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[11] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[12] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[13] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[14] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[15] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out4[0] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[1] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[2] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[3] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[4] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[5] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[6] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[7] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[8] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[9] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[10] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[11] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[12] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[13] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[14] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[15] <= QPSK_modulator:QPSK_mod4.Q_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod1
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod2
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod3
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod4
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Demodulation:demod
reset => reset.IN4
I_in1[0] => I_in1[0].IN1
I_in1[1] => I_in1[1].IN1
I_in1[2] => I_in1[2].IN1
I_in1[3] => I_in1[3].IN1
I_in1[4] => I_in1[4].IN1
I_in1[5] => I_in1[5].IN1
I_in1[6] => I_in1[6].IN1
I_in1[7] => I_in1[7].IN1
I_in1[8] => I_in1[8].IN1
I_in1[9] => I_in1[9].IN1
I_in1[10] => I_in1[10].IN1
I_in1[11] => I_in1[11].IN1
I_in1[12] => I_in1[12].IN1
I_in1[13] => I_in1[13].IN1
I_in1[14] => I_in1[14].IN1
I_in1[15] => I_in1[15].IN1
I_in2[0] => I_in2[0].IN1
I_in2[1] => I_in2[1].IN1
I_in2[2] => I_in2[2].IN1
I_in2[3] => I_in2[3].IN1
I_in2[4] => I_in2[4].IN1
I_in2[5] => I_in2[5].IN1
I_in2[6] => I_in2[6].IN1
I_in2[7] => I_in2[7].IN1
I_in2[8] => I_in2[8].IN1
I_in2[9] => I_in2[9].IN1
I_in2[10] => I_in2[10].IN1
I_in2[11] => I_in2[11].IN1
I_in2[12] => I_in2[12].IN1
I_in2[13] => I_in2[13].IN1
I_in2[14] => I_in2[14].IN1
I_in2[15] => I_in2[15].IN1
I_in3[0] => I_in3[0].IN1
I_in3[1] => I_in3[1].IN1
I_in3[2] => I_in3[2].IN1
I_in3[3] => I_in3[3].IN1
I_in3[4] => I_in3[4].IN1
I_in3[5] => I_in3[5].IN1
I_in3[6] => I_in3[6].IN1
I_in3[7] => I_in3[7].IN1
I_in3[8] => I_in3[8].IN1
I_in3[9] => I_in3[9].IN1
I_in3[10] => I_in3[10].IN1
I_in3[11] => I_in3[11].IN1
I_in3[12] => I_in3[12].IN1
I_in3[13] => I_in3[13].IN1
I_in3[14] => I_in3[14].IN1
I_in3[15] => I_in3[15].IN1
I_in4[0] => I_in4[0].IN1
I_in4[1] => I_in4[1].IN1
I_in4[2] => I_in4[2].IN1
I_in4[3] => I_in4[3].IN1
I_in4[4] => I_in4[4].IN1
I_in4[5] => I_in4[5].IN1
I_in4[6] => I_in4[6].IN1
I_in4[7] => I_in4[7].IN1
I_in4[8] => I_in4[8].IN1
I_in4[9] => I_in4[9].IN1
I_in4[10] => I_in4[10].IN1
I_in4[11] => I_in4[11].IN1
I_in4[12] => I_in4[12].IN1
I_in4[13] => I_in4[13].IN1
I_in4[14] => I_in4[14].IN1
I_in4[15] => I_in4[15].IN1
Q_in1[0] => Q_in1[0].IN1
Q_in1[1] => Q_in1[1].IN1
Q_in1[2] => Q_in1[2].IN1
Q_in1[3] => Q_in1[3].IN1
Q_in1[4] => Q_in1[4].IN1
Q_in1[5] => Q_in1[5].IN1
Q_in1[6] => Q_in1[6].IN1
Q_in1[7] => Q_in1[7].IN1
Q_in1[8] => Q_in1[8].IN1
Q_in1[9] => Q_in1[9].IN1
Q_in1[10] => Q_in1[10].IN1
Q_in1[11] => Q_in1[11].IN1
Q_in1[12] => Q_in1[12].IN1
Q_in1[13] => Q_in1[13].IN1
Q_in1[14] => Q_in1[14].IN1
Q_in1[15] => Q_in1[15].IN1
Q_in2[0] => Q_in2[0].IN1
Q_in2[1] => Q_in2[1].IN1
Q_in2[2] => Q_in2[2].IN1
Q_in2[3] => Q_in2[3].IN1
Q_in2[4] => Q_in2[4].IN1
Q_in2[5] => Q_in2[5].IN1
Q_in2[6] => Q_in2[6].IN1
Q_in2[7] => Q_in2[7].IN1
Q_in2[8] => Q_in2[8].IN1
Q_in2[9] => Q_in2[9].IN1
Q_in2[10] => Q_in2[10].IN1
Q_in2[11] => Q_in2[11].IN1
Q_in2[12] => Q_in2[12].IN1
Q_in2[13] => Q_in2[13].IN1
Q_in2[14] => Q_in2[14].IN1
Q_in2[15] => Q_in2[15].IN1
Q_in3[0] => Q_in3[0].IN1
Q_in3[1] => Q_in3[1].IN1
Q_in3[2] => Q_in3[2].IN1
Q_in3[3] => Q_in3[3].IN1
Q_in3[4] => Q_in3[4].IN1
Q_in3[5] => Q_in3[5].IN1
Q_in3[6] => Q_in3[6].IN1
Q_in3[7] => Q_in3[7].IN1
Q_in3[8] => Q_in3[8].IN1
Q_in3[9] => Q_in3[9].IN1
Q_in3[10] => Q_in3[10].IN1
Q_in3[11] => Q_in3[11].IN1
Q_in3[12] => Q_in3[12].IN1
Q_in3[13] => Q_in3[13].IN1
Q_in3[14] => Q_in3[14].IN1
Q_in3[15] => Q_in3[15].IN1
Q_in4[0] => Q_in4[0].IN1
Q_in4[1] => Q_in4[1].IN1
Q_in4[2] => Q_in4[2].IN1
Q_in4[3] => Q_in4[3].IN1
Q_in4[4] => Q_in4[4].IN1
Q_in4[5] => Q_in4[5].IN1
Q_in4[6] => Q_in4[6].IN1
Q_in4[7] => Q_in4[7].IN1
Q_in4[8] => Q_in4[8].IN1
Q_in4[9] => Q_in4[9].IN1
Q_in4[10] => Q_in4[10].IN1
Q_in4[11] => Q_in4[11].IN1
Q_in4[12] => Q_in4[12].IN1
Q_in4[13] => Q_in4[13].IN1
Q_in4[14] => Q_in4[14].IN1
Q_in4[15] => Q_in4[15].IN1
data_out[0] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[1] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[2] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[3] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[4] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[5] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[6] <= QPSK_demodulator:QPSK_demod4.data_out
data_out[7] <= QPSK_demodulator:QPSK_demod4.data_out


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod1
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod2
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod3
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod4
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|Hamming74_Decoder:decoder1
data_in[0] => p1.IN0
data_in[1] => p2.IN0
data_in[2] => p1.IN1
data_in[2] => p2.IN1
data_in[2] => decoded_data.IN1
data_in[3] => p4.IN0
data_in[4] => p1.IN1
data_in[4] => p4.IN1
data_in[4] => decoded_data.IN1
data_in[5] => p2.IN1
data_in[5] => p4.IN1
data_in[5] => decoded_data.IN1
data_in[6] => p1.IN1
data_in[6] => p2.IN1
data_in[6] => p4.IN1
data_in[6] => decoded_data.IN1
data_out[0] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_left|Encoder_System_Medium_Decoder:sys3|Hamming74_Decoder:decoder2
data_in[0] => p1.IN0
data_in[1] => p2.IN0
data_in[2] => p1.IN1
data_in[2] => p2.IN1
data_in[2] => decoded_data.IN1
data_in[3] => p4.IN0
data_in[4] => p1.IN1
data_in[4] => p4.IN1
data_in[4] => decoded_data.IN1
data_in[5] => p2.IN1
data_in[5] => p4.IN1
data_in[5] => decoded_data.IN1
data_in[6] => p1.IN1
data_in[6] => p2.IN1
data_in[6] => p4.IN1
data_in[6] => decoded_data.IN1
data_out[0] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right
clk => clk.IN3
reset => reset.IN3
noise_off => noise_off.IN3
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_out[0] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[1] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[2] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[3] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[4] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[5] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[6] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[7] <= Encoder_System_Medium_Decoder:sys1.data_out
data_out[8] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[9] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[10] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[11] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[12] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[13] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[14] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[15] <= Encoder_System_Medium_Decoder:sys2.data_out
data_out[16] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[17] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[18] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[19] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[20] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[21] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[22] <= Encoder_System_Medium_Decoder:sys3.data_out
data_out[23] <= Encoder_System_Medium_Decoder:sys3.data_out
error <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1
clk => clk.IN2
reset => reset.IN2
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Hamming74_Decoder:decoder1.data_out
data_out[1] <= Hamming74_Decoder:decoder1.data_out
data_out[2] <= Hamming74_Decoder:decoder1.data_out
data_out[3] <= Hamming74_Decoder:decoder1.data_out
data_out[4] <= Hamming74_Decoder:decoder2.data_out
data_out[5] <= Hamming74_Decoder:decoder2.data_out
data_out[6] <= Hamming74_Decoder:decoder2.data_out
data_out[7] <= Hamming74_Decoder:decoder2.data_out
error <= error.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|Hamming74_Encoder:encoder1
data_in[0] => p1.IN0
data_in[0] => p2.IN0
data_in[0] => data_out[2].DATAIN
data_in[1] => p1.IN1
data_in[1] => p4.IN0
data_in[1] => data_out[4].DATAIN
data_in[2] => p2.IN1
data_in[2] => p4.IN1
data_in[2] => data_out[5].DATAIN
data_in[3] => p1.IN1
data_in[3] => p2.IN1
data_in[3] => p4.IN1
data_in[3] => data_out[6].DATAIN
data_out[0] <= p1.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= p2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= p4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|Hamming74_Encoder:encoder2
data_in[0] => p1.IN0
data_in[0] => p2.IN0
data_in[0] => data_out[2].DATAIN
data_in[1] => p1.IN1
data_in[1] => p4.IN0
data_in[1] => data_out[4].DATAIN
data_in[2] => p2.IN1
data_in[2] => p4.IN1
data_in[2] => data_out[5].DATAIN
data_in[3] => p1.IN1
data_in[3] => p2.IN1
data_in[3] => p4.IN1
data_in[3] => data_out[6].DATAIN
data_out[0] <= p1.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= p2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= p4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1
clk => clk.IN2
reset => reset.IN4
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Demodulation:demod.data_out
data_out[1] <= Demodulation:demod.data_out
data_out[2] <= Demodulation:demod.data_out
data_out[3] <= Demodulation:demod.data_out
data_out[4] <= Demodulation:demod.data_out
data_out[5] <= Demodulation:demod.data_out
data_out[6] <= Demodulation:demod.data_out
data_out[7] <= Demodulation:demod.data_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Modulation:mod
reset => reset.IN4
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
I_out1[0] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[1] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[2] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[3] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[4] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[5] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[6] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[7] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[8] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[9] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[10] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[11] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[12] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[13] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[14] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[15] <= QPSK_modulator:QPSK_mod1.I_out
I_out2[0] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[1] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[2] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[3] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[4] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[5] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[6] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[7] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[8] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[9] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[10] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[11] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[12] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[13] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[14] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[15] <= QPSK_modulator:QPSK_mod2.I_out
I_out3[0] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[1] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[2] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[3] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[4] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[5] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[6] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[7] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[8] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[9] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[10] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[11] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[12] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[13] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[14] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[15] <= QPSK_modulator:QPSK_mod3.I_out
I_out4[0] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[1] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[2] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[3] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[4] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[5] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[6] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[7] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[8] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[9] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[10] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[11] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[12] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[13] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[14] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[15] <= QPSK_modulator:QPSK_mod4.I_out
Q_out1[0] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[1] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[2] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[3] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[4] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[5] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[6] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[7] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[8] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[9] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[10] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[11] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[12] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[13] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[14] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[15] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out2[0] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[1] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[2] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[3] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[4] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[5] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[6] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[7] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[8] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[9] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[10] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[11] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[12] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[13] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[14] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[15] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out3[0] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[1] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[2] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[3] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[4] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[5] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[6] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[7] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[8] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[9] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[10] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[11] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[12] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[13] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[14] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[15] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out4[0] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[1] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[2] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[3] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[4] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[5] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[6] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[7] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[8] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[9] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[10] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[11] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[12] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[13] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[14] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[15] <= QPSK_modulator:QPSK_mod4.Q_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod1
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod2
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod3
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod4
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Demodulation:demod
reset => reset.IN4
I_in1[0] => I_in1[0].IN1
I_in1[1] => I_in1[1].IN1
I_in1[2] => I_in1[2].IN1
I_in1[3] => I_in1[3].IN1
I_in1[4] => I_in1[4].IN1
I_in1[5] => I_in1[5].IN1
I_in1[6] => I_in1[6].IN1
I_in1[7] => I_in1[7].IN1
I_in1[8] => I_in1[8].IN1
I_in1[9] => I_in1[9].IN1
I_in1[10] => I_in1[10].IN1
I_in1[11] => I_in1[11].IN1
I_in1[12] => I_in1[12].IN1
I_in1[13] => I_in1[13].IN1
I_in1[14] => I_in1[14].IN1
I_in1[15] => I_in1[15].IN1
I_in2[0] => I_in2[0].IN1
I_in2[1] => I_in2[1].IN1
I_in2[2] => I_in2[2].IN1
I_in2[3] => I_in2[3].IN1
I_in2[4] => I_in2[4].IN1
I_in2[5] => I_in2[5].IN1
I_in2[6] => I_in2[6].IN1
I_in2[7] => I_in2[7].IN1
I_in2[8] => I_in2[8].IN1
I_in2[9] => I_in2[9].IN1
I_in2[10] => I_in2[10].IN1
I_in2[11] => I_in2[11].IN1
I_in2[12] => I_in2[12].IN1
I_in2[13] => I_in2[13].IN1
I_in2[14] => I_in2[14].IN1
I_in2[15] => I_in2[15].IN1
I_in3[0] => I_in3[0].IN1
I_in3[1] => I_in3[1].IN1
I_in3[2] => I_in3[2].IN1
I_in3[3] => I_in3[3].IN1
I_in3[4] => I_in3[4].IN1
I_in3[5] => I_in3[5].IN1
I_in3[6] => I_in3[6].IN1
I_in3[7] => I_in3[7].IN1
I_in3[8] => I_in3[8].IN1
I_in3[9] => I_in3[9].IN1
I_in3[10] => I_in3[10].IN1
I_in3[11] => I_in3[11].IN1
I_in3[12] => I_in3[12].IN1
I_in3[13] => I_in3[13].IN1
I_in3[14] => I_in3[14].IN1
I_in3[15] => I_in3[15].IN1
I_in4[0] => I_in4[0].IN1
I_in4[1] => I_in4[1].IN1
I_in4[2] => I_in4[2].IN1
I_in4[3] => I_in4[3].IN1
I_in4[4] => I_in4[4].IN1
I_in4[5] => I_in4[5].IN1
I_in4[6] => I_in4[6].IN1
I_in4[7] => I_in4[7].IN1
I_in4[8] => I_in4[8].IN1
I_in4[9] => I_in4[9].IN1
I_in4[10] => I_in4[10].IN1
I_in4[11] => I_in4[11].IN1
I_in4[12] => I_in4[12].IN1
I_in4[13] => I_in4[13].IN1
I_in4[14] => I_in4[14].IN1
I_in4[15] => I_in4[15].IN1
Q_in1[0] => Q_in1[0].IN1
Q_in1[1] => Q_in1[1].IN1
Q_in1[2] => Q_in1[2].IN1
Q_in1[3] => Q_in1[3].IN1
Q_in1[4] => Q_in1[4].IN1
Q_in1[5] => Q_in1[5].IN1
Q_in1[6] => Q_in1[6].IN1
Q_in1[7] => Q_in1[7].IN1
Q_in1[8] => Q_in1[8].IN1
Q_in1[9] => Q_in1[9].IN1
Q_in1[10] => Q_in1[10].IN1
Q_in1[11] => Q_in1[11].IN1
Q_in1[12] => Q_in1[12].IN1
Q_in1[13] => Q_in1[13].IN1
Q_in1[14] => Q_in1[14].IN1
Q_in1[15] => Q_in1[15].IN1
Q_in2[0] => Q_in2[0].IN1
Q_in2[1] => Q_in2[1].IN1
Q_in2[2] => Q_in2[2].IN1
Q_in2[3] => Q_in2[3].IN1
Q_in2[4] => Q_in2[4].IN1
Q_in2[5] => Q_in2[5].IN1
Q_in2[6] => Q_in2[6].IN1
Q_in2[7] => Q_in2[7].IN1
Q_in2[8] => Q_in2[8].IN1
Q_in2[9] => Q_in2[9].IN1
Q_in2[10] => Q_in2[10].IN1
Q_in2[11] => Q_in2[11].IN1
Q_in2[12] => Q_in2[12].IN1
Q_in2[13] => Q_in2[13].IN1
Q_in2[14] => Q_in2[14].IN1
Q_in2[15] => Q_in2[15].IN1
Q_in3[0] => Q_in3[0].IN1
Q_in3[1] => Q_in3[1].IN1
Q_in3[2] => Q_in3[2].IN1
Q_in3[3] => Q_in3[3].IN1
Q_in3[4] => Q_in3[4].IN1
Q_in3[5] => Q_in3[5].IN1
Q_in3[6] => Q_in3[6].IN1
Q_in3[7] => Q_in3[7].IN1
Q_in3[8] => Q_in3[8].IN1
Q_in3[9] => Q_in3[9].IN1
Q_in3[10] => Q_in3[10].IN1
Q_in3[11] => Q_in3[11].IN1
Q_in3[12] => Q_in3[12].IN1
Q_in3[13] => Q_in3[13].IN1
Q_in3[14] => Q_in3[14].IN1
Q_in3[15] => Q_in3[15].IN1
Q_in4[0] => Q_in4[0].IN1
Q_in4[1] => Q_in4[1].IN1
Q_in4[2] => Q_in4[2].IN1
Q_in4[3] => Q_in4[3].IN1
Q_in4[4] => Q_in4[4].IN1
Q_in4[5] => Q_in4[5].IN1
Q_in4[6] => Q_in4[6].IN1
Q_in4[7] => Q_in4[7].IN1
Q_in4[8] => Q_in4[8].IN1
Q_in4[9] => Q_in4[9].IN1
Q_in4[10] => Q_in4[10].IN1
Q_in4[11] => Q_in4[11].IN1
Q_in4[12] => Q_in4[12].IN1
Q_in4[13] => Q_in4[13].IN1
Q_in4[14] => Q_in4[14].IN1
Q_in4[15] => Q_in4[15].IN1
data_out[0] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[1] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[2] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[3] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[4] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[5] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[6] <= QPSK_demodulator:QPSK_demod4.data_out
data_out[7] <= QPSK_demodulator:QPSK_demod4.data_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod1
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod2
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod3
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod4
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2
clk => clk.IN2
reset => reset.IN4
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Demodulation:demod.data_out
data_out[1] <= Demodulation:demod.data_out
data_out[2] <= Demodulation:demod.data_out
data_out[3] <= Demodulation:demod.data_out
data_out[4] <= Demodulation:demod.data_out
data_out[5] <= Demodulation:demod.data_out
data_out[6] <= Demodulation:demod.data_out
data_out[7] <= Demodulation:demod.data_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Modulation:mod
reset => reset.IN4
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
I_out1[0] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[1] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[2] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[3] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[4] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[5] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[6] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[7] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[8] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[9] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[10] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[11] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[12] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[13] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[14] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[15] <= QPSK_modulator:QPSK_mod1.I_out
I_out2[0] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[1] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[2] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[3] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[4] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[5] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[6] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[7] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[8] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[9] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[10] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[11] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[12] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[13] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[14] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[15] <= QPSK_modulator:QPSK_mod2.I_out
I_out3[0] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[1] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[2] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[3] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[4] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[5] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[6] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[7] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[8] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[9] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[10] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[11] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[12] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[13] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[14] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[15] <= QPSK_modulator:QPSK_mod3.I_out
I_out4[0] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[1] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[2] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[3] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[4] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[5] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[6] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[7] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[8] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[9] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[10] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[11] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[12] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[13] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[14] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[15] <= QPSK_modulator:QPSK_mod4.I_out
Q_out1[0] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[1] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[2] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[3] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[4] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[5] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[6] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[7] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[8] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[9] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[10] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[11] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[12] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[13] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[14] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[15] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out2[0] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[1] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[2] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[3] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[4] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[5] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[6] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[7] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[8] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[9] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[10] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[11] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[12] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[13] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[14] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[15] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out3[0] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[1] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[2] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[3] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[4] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[5] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[6] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[7] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[8] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[9] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[10] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[11] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[12] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[13] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[14] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[15] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out4[0] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[1] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[2] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[3] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[4] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[5] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[6] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[7] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[8] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[9] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[10] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[11] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[12] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[13] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[14] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[15] <= QPSK_modulator:QPSK_mod4.Q_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod1
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod2
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod3
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod4
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Demodulation:demod
reset => reset.IN4
I_in1[0] => I_in1[0].IN1
I_in1[1] => I_in1[1].IN1
I_in1[2] => I_in1[2].IN1
I_in1[3] => I_in1[3].IN1
I_in1[4] => I_in1[4].IN1
I_in1[5] => I_in1[5].IN1
I_in1[6] => I_in1[6].IN1
I_in1[7] => I_in1[7].IN1
I_in1[8] => I_in1[8].IN1
I_in1[9] => I_in1[9].IN1
I_in1[10] => I_in1[10].IN1
I_in1[11] => I_in1[11].IN1
I_in1[12] => I_in1[12].IN1
I_in1[13] => I_in1[13].IN1
I_in1[14] => I_in1[14].IN1
I_in1[15] => I_in1[15].IN1
I_in2[0] => I_in2[0].IN1
I_in2[1] => I_in2[1].IN1
I_in2[2] => I_in2[2].IN1
I_in2[3] => I_in2[3].IN1
I_in2[4] => I_in2[4].IN1
I_in2[5] => I_in2[5].IN1
I_in2[6] => I_in2[6].IN1
I_in2[7] => I_in2[7].IN1
I_in2[8] => I_in2[8].IN1
I_in2[9] => I_in2[9].IN1
I_in2[10] => I_in2[10].IN1
I_in2[11] => I_in2[11].IN1
I_in2[12] => I_in2[12].IN1
I_in2[13] => I_in2[13].IN1
I_in2[14] => I_in2[14].IN1
I_in2[15] => I_in2[15].IN1
I_in3[0] => I_in3[0].IN1
I_in3[1] => I_in3[1].IN1
I_in3[2] => I_in3[2].IN1
I_in3[3] => I_in3[3].IN1
I_in3[4] => I_in3[4].IN1
I_in3[5] => I_in3[5].IN1
I_in3[6] => I_in3[6].IN1
I_in3[7] => I_in3[7].IN1
I_in3[8] => I_in3[8].IN1
I_in3[9] => I_in3[9].IN1
I_in3[10] => I_in3[10].IN1
I_in3[11] => I_in3[11].IN1
I_in3[12] => I_in3[12].IN1
I_in3[13] => I_in3[13].IN1
I_in3[14] => I_in3[14].IN1
I_in3[15] => I_in3[15].IN1
I_in4[0] => I_in4[0].IN1
I_in4[1] => I_in4[1].IN1
I_in4[2] => I_in4[2].IN1
I_in4[3] => I_in4[3].IN1
I_in4[4] => I_in4[4].IN1
I_in4[5] => I_in4[5].IN1
I_in4[6] => I_in4[6].IN1
I_in4[7] => I_in4[7].IN1
I_in4[8] => I_in4[8].IN1
I_in4[9] => I_in4[9].IN1
I_in4[10] => I_in4[10].IN1
I_in4[11] => I_in4[11].IN1
I_in4[12] => I_in4[12].IN1
I_in4[13] => I_in4[13].IN1
I_in4[14] => I_in4[14].IN1
I_in4[15] => I_in4[15].IN1
Q_in1[0] => Q_in1[0].IN1
Q_in1[1] => Q_in1[1].IN1
Q_in1[2] => Q_in1[2].IN1
Q_in1[3] => Q_in1[3].IN1
Q_in1[4] => Q_in1[4].IN1
Q_in1[5] => Q_in1[5].IN1
Q_in1[6] => Q_in1[6].IN1
Q_in1[7] => Q_in1[7].IN1
Q_in1[8] => Q_in1[8].IN1
Q_in1[9] => Q_in1[9].IN1
Q_in1[10] => Q_in1[10].IN1
Q_in1[11] => Q_in1[11].IN1
Q_in1[12] => Q_in1[12].IN1
Q_in1[13] => Q_in1[13].IN1
Q_in1[14] => Q_in1[14].IN1
Q_in1[15] => Q_in1[15].IN1
Q_in2[0] => Q_in2[0].IN1
Q_in2[1] => Q_in2[1].IN1
Q_in2[2] => Q_in2[2].IN1
Q_in2[3] => Q_in2[3].IN1
Q_in2[4] => Q_in2[4].IN1
Q_in2[5] => Q_in2[5].IN1
Q_in2[6] => Q_in2[6].IN1
Q_in2[7] => Q_in2[7].IN1
Q_in2[8] => Q_in2[8].IN1
Q_in2[9] => Q_in2[9].IN1
Q_in2[10] => Q_in2[10].IN1
Q_in2[11] => Q_in2[11].IN1
Q_in2[12] => Q_in2[12].IN1
Q_in2[13] => Q_in2[13].IN1
Q_in2[14] => Q_in2[14].IN1
Q_in2[15] => Q_in2[15].IN1
Q_in3[0] => Q_in3[0].IN1
Q_in3[1] => Q_in3[1].IN1
Q_in3[2] => Q_in3[2].IN1
Q_in3[3] => Q_in3[3].IN1
Q_in3[4] => Q_in3[4].IN1
Q_in3[5] => Q_in3[5].IN1
Q_in3[6] => Q_in3[6].IN1
Q_in3[7] => Q_in3[7].IN1
Q_in3[8] => Q_in3[8].IN1
Q_in3[9] => Q_in3[9].IN1
Q_in3[10] => Q_in3[10].IN1
Q_in3[11] => Q_in3[11].IN1
Q_in3[12] => Q_in3[12].IN1
Q_in3[13] => Q_in3[13].IN1
Q_in3[14] => Q_in3[14].IN1
Q_in3[15] => Q_in3[15].IN1
Q_in4[0] => Q_in4[0].IN1
Q_in4[1] => Q_in4[1].IN1
Q_in4[2] => Q_in4[2].IN1
Q_in4[3] => Q_in4[3].IN1
Q_in4[4] => Q_in4[4].IN1
Q_in4[5] => Q_in4[5].IN1
Q_in4[6] => Q_in4[6].IN1
Q_in4[7] => Q_in4[7].IN1
Q_in4[8] => Q_in4[8].IN1
Q_in4[9] => Q_in4[9].IN1
Q_in4[10] => Q_in4[10].IN1
Q_in4[11] => Q_in4[11].IN1
Q_in4[12] => Q_in4[12].IN1
Q_in4[13] => Q_in4[13].IN1
Q_in4[14] => Q_in4[14].IN1
Q_in4[15] => Q_in4[15].IN1
data_out[0] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[1] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[2] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[3] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[4] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[5] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[6] <= QPSK_demodulator:QPSK_demod4.data_out
data_out[7] <= QPSK_demodulator:QPSK_demod4.data_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod1
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod2
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod3
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod4
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|Hamming74_Decoder:decoder1
data_in[0] => p1.IN0
data_in[1] => p2.IN0
data_in[2] => p1.IN1
data_in[2] => p2.IN1
data_in[2] => decoded_data.IN1
data_in[3] => p4.IN0
data_in[4] => p1.IN1
data_in[4] => p4.IN1
data_in[4] => decoded_data.IN1
data_in[5] => p2.IN1
data_in[5] => p4.IN1
data_in[5] => decoded_data.IN1
data_in[6] => p1.IN1
data_in[6] => p2.IN1
data_in[6] => p4.IN1
data_in[6] => decoded_data.IN1
data_out[0] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys1|Hamming74_Decoder:decoder2
data_in[0] => p1.IN0
data_in[1] => p2.IN0
data_in[2] => p1.IN1
data_in[2] => p2.IN1
data_in[2] => decoded_data.IN1
data_in[3] => p4.IN0
data_in[4] => p1.IN1
data_in[4] => p4.IN1
data_in[4] => decoded_data.IN1
data_in[5] => p2.IN1
data_in[5] => p4.IN1
data_in[5] => decoded_data.IN1
data_in[6] => p1.IN1
data_in[6] => p2.IN1
data_in[6] => p4.IN1
data_in[6] => decoded_data.IN1
data_out[0] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2
clk => clk.IN2
reset => reset.IN2
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Hamming74_Decoder:decoder1.data_out
data_out[1] <= Hamming74_Decoder:decoder1.data_out
data_out[2] <= Hamming74_Decoder:decoder1.data_out
data_out[3] <= Hamming74_Decoder:decoder1.data_out
data_out[4] <= Hamming74_Decoder:decoder2.data_out
data_out[5] <= Hamming74_Decoder:decoder2.data_out
data_out[6] <= Hamming74_Decoder:decoder2.data_out
data_out[7] <= Hamming74_Decoder:decoder2.data_out
error <= error.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|Hamming74_Encoder:encoder1
data_in[0] => p1.IN0
data_in[0] => p2.IN0
data_in[0] => data_out[2].DATAIN
data_in[1] => p1.IN1
data_in[1] => p4.IN0
data_in[1] => data_out[4].DATAIN
data_in[2] => p2.IN1
data_in[2] => p4.IN1
data_in[2] => data_out[5].DATAIN
data_in[3] => p1.IN1
data_in[3] => p2.IN1
data_in[3] => p4.IN1
data_in[3] => data_out[6].DATAIN
data_out[0] <= p1.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= p2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= p4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|Hamming74_Encoder:encoder2
data_in[0] => p1.IN0
data_in[0] => p2.IN0
data_in[0] => data_out[2].DATAIN
data_in[1] => p1.IN1
data_in[1] => p4.IN0
data_in[1] => data_out[4].DATAIN
data_in[2] => p2.IN1
data_in[2] => p4.IN1
data_in[2] => data_out[5].DATAIN
data_in[3] => p1.IN1
data_in[3] => p2.IN1
data_in[3] => p4.IN1
data_in[3] => data_out[6].DATAIN
data_out[0] <= p1.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= p2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= p4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1
clk => clk.IN2
reset => reset.IN4
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Demodulation:demod.data_out
data_out[1] <= Demodulation:demod.data_out
data_out[2] <= Demodulation:demod.data_out
data_out[3] <= Demodulation:demod.data_out
data_out[4] <= Demodulation:demod.data_out
data_out[5] <= Demodulation:demod.data_out
data_out[6] <= Demodulation:demod.data_out
data_out[7] <= Demodulation:demod.data_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Modulation:mod
reset => reset.IN4
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
I_out1[0] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[1] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[2] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[3] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[4] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[5] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[6] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[7] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[8] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[9] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[10] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[11] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[12] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[13] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[14] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[15] <= QPSK_modulator:QPSK_mod1.I_out
I_out2[0] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[1] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[2] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[3] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[4] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[5] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[6] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[7] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[8] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[9] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[10] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[11] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[12] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[13] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[14] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[15] <= QPSK_modulator:QPSK_mod2.I_out
I_out3[0] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[1] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[2] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[3] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[4] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[5] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[6] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[7] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[8] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[9] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[10] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[11] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[12] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[13] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[14] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[15] <= QPSK_modulator:QPSK_mod3.I_out
I_out4[0] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[1] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[2] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[3] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[4] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[5] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[6] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[7] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[8] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[9] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[10] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[11] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[12] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[13] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[14] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[15] <= QPSK_modulator:QPSK_mod4.I_out
Q_out1[0] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[1] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[2] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[3] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[4] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[5] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[6] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[7] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[8] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[9] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[10] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[11] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[12] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[13] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[14] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[15] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out2[0] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[1] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[2] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[3] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[4] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[5] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[6] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[7] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[8] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[9] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[10] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[11] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[12] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[13] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[14] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[15] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out3[0] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[1] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[2] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[3] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[4] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[5] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[6] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[7] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[8] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[9] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[10] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[11] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[12] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[13] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[14] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[15] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out4[0] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[1] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[2] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[3] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[4] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[5] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[6] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[7] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[8] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[9] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[10] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[11] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[12] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[13] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[14] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[15] <= QPSK_modulator:QPSK_mod4.Q_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod1
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod2
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod3
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod4
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Demodulation:demod
reset => reset.IN4
I_in1[0] => I_in1[0].IN1
I_in1[1] => I_in1[1].IN1
I_in1[2] => I_in1[2].IN1
I_in1[3] => I_in1[3].IN1
I_in1[4] => I_in1[4].IN1
I_in1[5] => I_in1[5].IN1
I_in1[6] => I_in1[6].IN1
I_in1[7] => I_in1[7].IN1
I_in1[8] => I_in1[8].IN1
I_in1[9] => I_in1[9].IN1
I_in1[10] => I_in1[10].IN1
I_in1[11] => I_in1[11].IN1
I_in1[12] => I_in1[12].IN1
I_in1[13] => I_in1[13].IN1
I_in1[14] => I_in1[14].IN1
I_in1[15] => I_in1[15].IN1
I_in2[0] => I_in2[0].IN1
I_in2[1] => I_in2[1].IN1
I_in2[2] => I_in2[2].IN1
I_in2[3] => I_in2[3].IN1
I_in2[4] => I_in2[4].IN1
I_in2[5] => I_in2[5].IN1
I_in2[6] => I_in2[6].IN1
I_in2[7] => I_in2[7].IN1
I_in2[8] => I_in2[8].IN1
I_in2[9] => I_in2[9].IN1
I_in2[10] => I_in2[10].IN1
I_in2[11] => I_in2[11].IN1
I_in2[12] => I_in2[12].IN1
I_in2[13] => I_in2[13].IN1
I_in2[14] => I_in2[14].IN1
I_in2[15] => I_in2[15].IN1
I_in3[0] => I_in3[0].IN1
I_in3[1] => I_in3[1].IN1
I_in3[2] => I_in3[2].IN1
I_in3[3] => I_in3[3].IN1
I_in3[4] => I_in3[4].IN1
I_in3[5] => I_in3[5].IN1
I_in3[6] => I_in3[6].IN1
I_in3[7] => I_in3[7].IN1
I_in3[8] => I_in3[8].IN1
I_in3[9] => I_in3[9].IN1
I_in3[10] => I_in3[10].IN1
I_in3[11] => I_in3[11].IN1
I_in3[12] => I_in3[12].IN1
I_in3[13] => I_in3[13].IN1
I_in3[14] => I_in3[14].IN1
I_in3[15] => I_in3[15].IN1
I_in4[0] => I_in4[0].IN1
I_in4[1] => I_in4[1].IN1
I_in4[2] => I_in4[2].IN1
I_in4[3] => I_in4[3].IN1
I_in4[4] => I_in4[4].IN1
I_in4[5] => I_in4[5].IN1
I_in4[6] => I_in4[6].IN1
I_in4[7] => I_in4[7].IN1
I_in4[8] => I_in4[8].IN1
I_in4[9] => I_in4[9].IN1
I_in4[10] => I_in4[10].IN1
I_in4[11] => I_in4[11].IN1
I_in4[12] => I_in4[12].IN1
I_in4[13] => I_in4[13].IN1
I_in4[14] => I_in4[14].IN1
I_in4[15] => I_in4[15].IN1
Q_in1[0] => Q_in1[0].IN1
Q_in1[1] => Q_in1[1].IN1
Q_in1[2] => Q_in1[2].IN1
Q_in1[3] => Q_in1[3].IN1
Q_in1[4] => Q_in1[4].IN1
Q_in1[5] => Q_in1[5].IN1
Q_in1[6] => Q_in1[6].IN1
Q_in1[7] => Q_in1[7].IN1
Q_in1[8] => Q_in1[8].IN1
Q_in1[9] => Q_in1[9].IN1
Q_in1[10] => Q_in1[10].IN1
Q_in1[11] => Q_in1[11].IN1
Q_in1[12] => Q_in1[12].IN1
Q_in1[13] => Q_in1[13].IN1
Q_in1[14] => Q_in1[14].IN1
Q_in1[15] => Q_in1[15].IN1
Q_in2[0] => Q_in2[0].IN1
Q_in2[1] => Q_in2[1].IN1
Q_in2[2] => Q_in2[2].IN1
Q_in2[3] => Q_in2[3].IN1
Q_in2[4] => Q_in2[4].IN1
Q_in2[5] => Q_in2[5].IN1
Q_in2[6] => Q_in2[6].IN1
Q_in2[7] => Q_in2[7].IN1
Q_in2[8] => Q_in2[8].IN1
Q_in2[9] => Q_in2[9].IN1
Q_in2[10] => Q_in2[10].IN1
Q_in2[11] => Q_in2[11].IN1
Q_in2[12] => Q_in2[12].IN1
Q_in2[13] => Q_in2[13].IN1
Q_in2[14] => Q_in2[14].IN1
Q_in2[15] => Q_in2[15].IN1
Q_in3[0] => Q_in3[0].IN1
Q_in3[1] => Q_in3[1].IN1
Q_in3[2] => Q_in3[2].IN1
Q_in3[3] => Q_in3[3].IN1
Q_in3[4] => Q_in3[4].IN1
Q_in3[5] => Q_in3[5].IN1
Q_in3[6] => Q_in3[6].IN1
Q_in3[7] => Q_in3[7].IN1
Q_in3[8] => Q_in3[8].IN1
Q_in3[9] => Q_in3[9].IN1
Q_in3[10] => Q_in3[10].IN1
Q_in3[11] => Q_in3[11].IN1
Q_in3[12] => Q_in3[12].IN1
Q_in3[13] => Q_in3[13].IN1
Q_in3[14] => Q_in3[14].IN1
Q_in3[15] => Q_in3[15].IN1
Q_in4[0] => Q_in4[0].IN1
Q_in4[1] => Q_in4[1].IN1
Q_in4[2] => Q_in4[2].IN1
Q_in4[3] => Q_in4[3].IN1
Q_in4[4] => Q_in4[4].IN1
Q_in4[5] => Q_in4[5].IN1
Q_in4[6] => Q_in4[6].IN1
Q_in4[7] => Q_in4[7].IN1
Q_in4[8] => Q_in4[8].IN1
Q_in4[9] => Q_in4[9].IN1
Q_in4[10] => Q_in4[10].IN1
Q_in4[11] => Q_in4[11].IN1
Q_in4[12] => Q_in4[12].IN1
Q_in4[13] => Q_in4[13].IN1
Q_in4[14] => Q_in4[14].IN1
Q_in4[15] => Q_in4[15].IN1
data_out[0] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[1] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[2] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[3] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[4] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[5] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[6] <= QPSK_demodulator:QPSK_demod4.data_out
data_out[7] <= QPSK_demodulator:QPSK_demod4.data_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod1
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod2
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod3
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod4
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2
clk => clk.IN2
reset => reset.IN4
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Demodulation:demod.data_out
data_out[1] <= Demodulation:demod.data_out
data_out[2] <= Demodulation:demod.data_out
data_out[3] <= Demodulation:demod.data_out
data_out[4] <= Demodulation:demod.data_out
data_out[5] <= Demodulation:demod.data_out
data_out[6] <= Demodulation:demod.data_out
data_out[7] <= Demodulation:demod.data_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Modulation:mod
reset => reset.IN4
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
I_out1[0] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[1] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[2] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[3] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[4] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[5] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[6] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[7] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[8] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[9] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[10] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[11] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[12] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[13] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[14] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[15] <= QPSK_modulator:QPSK_mod1.I_out
I_out2[0] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[1] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[2] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[3] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[4] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[5] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[6] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[7] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[8] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[9] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[10] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[11] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[12] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[13] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[14] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[15] <= QPSK_modulator:QPSK_mod2.I_out
I_out3[0] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[1] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[2] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[3] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[4] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[5] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[6] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[7] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[8] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[9] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[10] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[11] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[12] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[13] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[14] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[15] <= QPSK_modulator:QPSK_mod3.I_out
I_out4[0] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[1] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[2] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[3] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[4] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[5] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[6] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[7] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[8] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[9] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[10] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[11] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[12] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[13] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[14] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[15] <= QPSK_modulator:QPSK_mod4.I_out
Q_out1[0] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[1] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[2] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[3] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[4] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[5] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[6] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[7] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[8] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[9] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[10] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[11] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[12] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[13] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[14] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[15] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out2[0] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[1] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[2] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[3] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[4] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[5] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[6] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[7] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[8] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[9] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[10] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[11] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[12] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[13] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[14] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[15] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out3[0] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[1] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[2] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[3] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[4] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[5] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[6] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[7] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[8] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[9] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[10] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[11] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[12] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[13] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[14] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[15] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out4[0] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[1] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[2] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[3] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[4] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[5] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[6] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[7] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[8] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[9] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[10] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[11] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[12] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[13] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[14] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[15] <= QPSK_modulator:QPSK_mod4.Q_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod1
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod2
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod3
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod4
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Demodulation:demod
reset => reset.IN4
I_in1[0] => I_in1[0].IN1
I_in1[1] => I_in1[1].IN1
I_in1[2] => I_in1[2].IN1
I_in1[3] => I_in1[3].IN1
I_in1[4] => I_in1[4].IN1
I_in1[5] => I_in1[5].IN1
I_in1[6] => I_in1[6].IN1
I_in1[7] => I_in1[7].IN1
I_in1[8] => I_in1[8].IN1
I_in1[9] => I_in1[9].IN1
I_in1[10] => I_in1[10].IN1
I_in1[11] => I_in1[11].IN1
I_in1[12] => I_in1[12].IN1
I_in1[13] => I_in1[13].IN1
I_in1[14] => I_in1[14].IN1
I_in1[15] => I_in1[15].IN1
I_in2[0] => I_in2[0].IN1
I_in2[1] => I_in2[1].IN1
I_in2[2] => I_in2[2].IN1
I_in2[3] => I_in2[3].IN1
I_in2[4] => I_in2[4].IN1
I_in2[5] => I_in2[5].IN1
I_in2[6] => I_in2[6].IN1
I_in2[7] => I_in2[7].IN1
I_in2[8] => I_in2[8].IN1
I_in2[9] => I_in2[9].IN1
I_in2[10] => I_in2[10].IN1
I_in2[11] => I_in2[11].IN1
I_in2[12] => I_in2[12].IN1
I_in2[13] => I_in2[13].IN1
I_in2[14] => I_in2[14].IN1
I_in2[15] => I_in2[15].IN1
I_in3[0] => I_in3[0].IN1
I_in3[1] => I_in3[1].IN1
I_in3[2] => I_in3[2].IN1
I_in3[3] => I_in3[3].IN1
I_in3[4] => I_in3[4].IN1
I_in3[5] => I_in3[5].IN1
I_in3[6] => I_in3[6].IN1
I_in3[7] => I_in3[7].IN1
I_in3[8] => I_in3[8].IN1
I_in3[9] => I_in3[9].IN1
I_in3[10] => I_in3[10].IN1
I_in3[11] => I_in3[11].IN1
I_in3[12] => I_in3[12].IN1
I_in3[13] => I_in3[13].IN1
I_in3[14] => I_in3[14].IN1
I_in3[15] => I_in3[15].IN1
I_in4[0] => I_in4[0].IN1
I_in4[1] => I_in4[1].IN1
I_in4[2] => I_in4[2].IN1
I_in4[3] => I_in4[3].IN1
I_in4[4] => I_in4[4].IN1
I_in4[5] => I_in4[5].IN1
I_in4[6] => I_in4[6].IN1
I_in4[7] => I_in4[7].IN1
I_in4[8] => I_in4[8].IN1
I_in4[9] => I_in4[9].IN1
I_in4[10] => I_in4[10].IN1
I_in4[11] => I_in4[11].IN1
I_in4[12] => I_in4[12].IN1
I_in4[13] => I_in4[13].IN1
I_in4[14] => I_in4[14].IN1
I_in4[15] => I_in4[15].IN1
Q_in1[0] => Q_in1[0].IN1
Q_in1[1] => Q_in1[1].IN1
Q_in1[2] => Q_in1[2].IN1
Q_in1[3] => Q_in1[3].IN1
Q_in1[4] => Q_in1[4].IN1
Q_in1[5] => Q_in1[5].IN1
Q_in1[6] => Q_in1[6].IN1
Q_in1[7] => Q_in1[7].IN1
Q_in1[8] => Q_in1[8].IN1
Q_in1[9] => Q_in1[9].IN1
Q_in1[10] => Q_in1[10].IN1
Q_in1[11] => Q_in1[11].IN1
Q_in1[12] => Q_in1[12].IN1
Q_in1[13] => Q_in1[13].IN1
Q_in1[14] => Q_in1[14].IN1
Q_in1[15] => Q_in1[15].IN1
Q_in2[0] => Q_in2[0].IN1
Q_in2[1] => Q_in2[1].IN1
Q_in2[2] => Q_in2[2].IN1
Q_in2[3] => Q_in2[3].IN1
Q_in2[4] => Q_in2[4].IN1
Q_in2[5] => Q_in2[5].IN1
Q_in2[6] => Q_in2[6].IN1
Q_in2[7] => Q_in2[7].IN1
Q_in2[8] => Q_in2[8].IN1
Q_in2[9] => Q_in2[9].IN1
Q_in2[10] => Q_in2[10].IN1
Q_in2[11] => Q_in2[11].IN1
Q_in2[12] => Q_in2[12].IN1
Q_in2[13] => Q_in2[13].IN1
Q_in2[14] => Q_in2[14].IN1
Q_in2[15] => Q_in2[15].IN1
Q_in3[0] => Q_in3[0].IN1
Q_in3[1] => Q_in3[1].IN1
Q_in3[2] => Q_in3[2].IN1
Q_in3[3] => Q_in3[3].IN1
Q_in3[4] => Q_in3[4].IN1
Q_in3[5] => Q_in3[5].IN1
Q_in3[6] => Q_in3[6].IN1
Q_in3[7] => Q_in3[7].IN1
Q_in3[8] => Q_in3[8].IN1
Q_in3[9] => Q_in3[9].IN1
Q_in3[10] => Q_in3[10].IN1
Q_in3[11] => Q_in3[11].IN1
Q_in3[12] => Q_in3[12].IN1
Q_in3[13] => Q_in3[13].IN1
Q_in3[14] => Q_in3[14].IN1
Q_in3[15] => Q_in3[15].IN1
Q_in4[0] => Q_in4[0].IN1
Q_in4[1] => Q_in4[1].IN1
Q_in4[2] => Q_in4[2].IN1
Q_in4[3] => Q_in4[3].IN1
Q_in4[4] => Q_in4[4].IN1
Q_in4[5] => Q_in4[5].IN1
Q_in4[6] => Q_in4[6].IN1
Q_in4[7] => Q_in4[7].IN1
Q_in4[8] => Q_in4[8].IN1
Q_in4[9] => Q_in4[9].IN1
Q_in4[10] => Q_in4[10].IN1
Q_in4[11] => Q_in4[11].IN1
Q_in4[12] => Q_in4[12].IN1
Q_in4[13] => Q_in4[13].IN1
Q_in4[14] => Q_in4[14].IN1
Q_in4[15] => Q_in4[15].IN1
data_out[0] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[1] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[2] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[3] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[4] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[5] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[6] <= QPSK_demodulator:QPSK_demod4.data_out
data_out[7] <= QPSK_demodulator:QPSK_demod4.data_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod1
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod2
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod3
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod4
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|Hamming74_Decoder:decoder1
data_in[0] => p1.IN0
data_in[1] => p2.IN0
data_in[2] => p1.IN1
data_in[2] => p2.IN1
data_in[2] => decoded_data.IN1
data_in[3] => p4.IN0
data_in[4] => p1.IN1
data_in[4] => p4.IN1
data_in[4] => decoded_data.IN1
data_in[5] => p2.IN1
data_in[5] => p4.IN1
data_in[5] => decoded_data.IN1
data_in[6] => p1.IN1
data_in[6] => p2.IN1
data_in[6] => p4.IN1
data_in[6] => decoded_data.IN1
data_out[0] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys2|Hamming74_Decoder:decoder2
data_in[0] => p1.IN0
data_in[1] => p2.IN0
data_in[2] => p1.IN1
data_in[2] => p2.IN1
data_in[2] => decoded_data.IN1
data_in[3] => p4.IN0
data_in[4] => p1.IN1
data_in[4] => p4.IN1
data_in[4] => decoded_data.IN1
data_in[5] => p2.IN1
data_in[5] => p4.IN1
data_in[5] => decoded_data.IN1
data_in[6] => p1.IN1
data_in[6] => p2.IN1
data_in[6] => p4.IN1
data_in[6] => decoded_data.IN1
data_out[0] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3
clk => clk.IN2
reset => reset.IN2
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Hamming74_Decoder:decoder1.data_out
data_out[1] <= Hamming74_Decoder:decoder1.data_out
data_out[2] <= Hamming74_Decoder:decoder1.data_out
data_out[3] <= Hamming74_Decoder:decoder1.data_out
data_out[4] <= Hamming74_Decoder:decoder2.data_out
data_out[5] <= Hamming74_Decoder:decoder2.data_out
data_out[6] <= Hamming74_Decoder:decoder2.data_out
data_out[7] <= Hamming74_Decoder:decoder2.data_out
error <= error.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|Hamming74_Encoder:encoder1
data_in[0] => p1.IN0
data_in[0] => p2.IN0
data_in[0] => data_out[2].DATAIN
data_in[1] => p1.IN1
data_in[1] => p4.IN0
data_in[1] => data_out[4].DATAIN
data_in[2] => p2.IN1
data_in[2] => p4.IN1
data_in[2] => data_out[5].DATAIN
data_in[3] => p1.IN1
data_in[3] => p2.IN1
data_in[3] => p4.IN1
data_in[3] => data_out[6].DATAIN
data_out[0] <= p1.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= p2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= p4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|Hamming74_Encoder:encoder2
data_in[0] => p1.IN0
data_in[0] => p2.IN0
data_in[0] => data_out[2].DATAIN
data_in[1] => p1.IN1
data_in[1] => p4.IN0
data_in[1] => data_out[4].DATAIN
data_in[2] => p2.IN1
data_in[2] => p4.IN1
data_in[2] => data_out[5].DATAIN
data_in[3] => p1.IN1
data_in[3] => p2.IN1
data_in[3] => p4.IN1
data_in[3] => data_out[6].DATAIN
data_out[0] <= p1.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= p2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= p4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1
clk => clk.IN2
reset => reset.IN4
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Demodulation:demod.data_out
data_out[1] <= Demodulation:demod.data_out
data_out[2] <= Demodulation:demod.data_out
data_out[3] <= Demodulation:demod.data_out
data_out[4] <= Demodulation:demod.data_out
data_out[5] <= Demodulation:demod.data_out
data_out[6] <= Demodulation:demod.data_out
data_out[7] <= Demodulation:demod.data_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Modulation:mod
reset => reset.IN4
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
I_out1[0] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[1] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[2] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[3] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[4] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[5] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[6] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[7] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[8] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[9] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[10] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[11] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[12] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[13] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[14] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[15] <= QPSK_modulator:QPSK_mod1.I_out
I_out2[0] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[1] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[2] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[3] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[4] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[5] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[6] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[7] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[8] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[9] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[10] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[11] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[12] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[13] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[14] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[15] <= QPSK_modulator:QPSK_mod2.I_out
I_out3[0] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[1] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[2] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[3] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[4] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[5] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[6] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[7] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[8] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[9] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[10] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[11] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[12] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[13] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[14] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[15] <= QPSK_modulator:QPSK_mod3.I_out
I_out4[0] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[1] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[2] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[3] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[4] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[5] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[6] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[7] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[8] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[9] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[10] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[11] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[12] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[13] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[14] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[15] <= QPSK_modulator:QPSK_mod4.I_out
Q_out1[0] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[1] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[2] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[3] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[4] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[5] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[6] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[7] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[8] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[9] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[10] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[11] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[12] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[13] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[14] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[15] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out2[0] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[1] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[2] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[3] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[4] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[5] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[6] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[7] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[8] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[9] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[10] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[11] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[12] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[13] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[14] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[15] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out3[0] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[1] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[2] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[3] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[4] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[5] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[6] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[7] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[8] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[9] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[10] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[11] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[12] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[13] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[14] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[15] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out4[0] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[1] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[2] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[3] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[4] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[5] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[6] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[7] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[8] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[9] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[10] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[11] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[12] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[13] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[14] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[15] <= QPSK_modulator:QPSK_mod4.Q_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod1
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod2
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod3
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Modulation:mod|QPSK_modulator:QPSK_mod4
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R1|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Transmitter_AWGN_Receiver:T_GN_R2|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Demodulation:demod
reset => reset.IN4
I_in1[0] => I_in1[0].IN1
I_in1[1] => I_in1[1].IN1
I_in1[2] => I_in1[2].IN1
I_in1[3] => I_in1[3].IN1
I_in1[4] => I_in1[4].IN1
I_in1[5] => I_in1[5].IN1
I_in1[6] => I_in1[6].IN1
I_in1[7] => I_in1[7].IN1
I_in1[8] => I_in1[8].IN1
I_in1[9] => I_in1[9].IN1
I_in1[10] => I_in1[10].IN1
I_in1[11] => I_in1[11].IN1
I_in1[12] => I_in1[12].IN1
I_in1[13] => I_in1[13].IN1
I_in1[14] => I_in1[14].IN1
I_in1[15] => I_in1[15].IN1
I_in2[0] => I_in2[0].IN1
I_in2[1] => I_in2[1].IN1
I_in2[2] => I_in2[2].IN1
I_in2[3] => I_in2[3].IN1
I_in2[4] => I_in2[4].IN1
I_in2[5] => I_in2[5].IN1
I_in2[6] => I_in2[6].IN1
I_in2[7] => I_in2[7].IN1
I_in2[8] => I_in2[8].IN1
I_in2[9] => I_in2[9].IN1
I_in2[10] => I_in2[10].IN1
I_in2[11] => I_in2[11].IN1
I_in2[12] => I_in2[12].IN1
I_in2[13] => I_in2[13].IN1
I_in2[14] => I_in2[14].IN1
I_in2[15] => I_in2[15].IN1
I_in3[0] => I_in3[0].IN1
I_in3[1] => I_in3[1].IN1
I_in3[2] => I_in3[2].IN1
I_in3[3] => I_in3[3].IN1
I_in3[4] => I_in3[4].IN1
I_in3[5] => I_in3[5].IN1
I_in3[6] => I_in3[6].IN1
I_in3[7] => I_in3[7].IN1
I_in3[8] => I_in3[8].IN1
I_in3[9] => I_in3[9].IN1
I_in3[10] => I_in3[10].IN1
I_in3[11] => I_in3[11].IN1
I_in3[12] => I_in3[12].IN1
I_in3[13] => I_in3[13].IN1
I_in3[14] => I_in3[14].IN1
I_in3[15] => I_in3[15].IN1
I_in4[0] => I_in4[0].IN1
I_in4[1] => I_in4[1].IN1
I_in4[2] => I_in4[2].IN1
I_in4[3] => I_in4[3].IN1
I_in4[4] => I_in4[4].IN1
I_in4[5] => I_in4[5].IN1
I_in4[6] => I_in4[6].IN1
I_in4[7] => I_in4[7].IN1
I_in4[8] => I_in4[8].IN1
I_in4[9] => I_in4[9].IN1
I_in4[10] => I_in4[10].IN1
I_in4[11] => I_in4[11].IN1
I_in4[12] => I_in4[12].IN1
I_in4[13] => I_in4[13].IN1
I_in4[14] => I_in4[14].IN1
I_in4[15] => I_in4[15].IN1
Q_in1[0] => Q_in1[0].IN1
Q_in1[1] => Q_in1[1].IN1
Q_in1[2] => Q_in1[2].IN1
Q_in1[3] => Q_in1[3].IN1
Q_in1[4] => Q_in1[4].IN1
Q_in1[5] => Q_in1[5].IN1
Q_in1[6] => Q_in1[6].IN1
Q_in1[7] => Q_in1[7].IN1
Q_in1[8] => Q_in1[8].IN1
Q_in1[9] => Q_in1[9].IN1
Q_in1[10] => Q_in1[10].IN1
Q_in1[11] => Q_in1[11].IN1
Q_in1[12] => Q_in1[12].IN1
Q_in1[13] => Q_in1[13].IN1
Q_in1[14] => Q_in1[14].IN1
Q_in1[15] => Q_in1[15].IN1
Q_in2[0] => Q_in2[0].IN1
Q_in2[1] => Q_in2[1].IN1
Q_in2[2] => Q_in2[2].IN1
Q_in2[3] => Q_in2[3].IN1
Q_in2[4] => Q_in2[4].IN1
Q_in2[5] => Q_in2[5].IN1
Q_in2[6] => Q_in2[6].IN1
Q_in2[7] => Q_in2[7].IN1
Q_in2[8] => Q_in2[8].IN1
Q_in2[9] => Q_in2[9].IN1
Q_in2[10] => Q_in2[10].IN1
Q_in2[11] => Q_in2[11].IN1
Q_in2[12] => Q_in2[12].IN1
Q_in2[13] => Q_in2[13].IN1
Q_in2[14] => Q_in2[14].IN1
Q_in2[15] => Q_in2[15].IN1
Q_in3[0] => Q_in3[0].IN1
Q_in3[1] => Q_in3[1].IN1
Q_in3[2] => Q_in3[2].IN1
Q_in3[3] => Q_in3[3].IN1
Q_in3[4] => Q_in3[4].IN1
Q_in3[5] => Q_in3[5].IN1
Q_in3[6] => Q_in3[6].IN1
Q_in3[7] => Q_in3[7].IN1
Q_in3[8] => Q_in3[8].IN1
Q_in3[9] => Q_in3[9].IN1
Q_in3[10] => Q_in3[10].IN1
Q_in3[11] => Q_in3[11].IN1
Q_in3[12] => Q_in3[12].IN1
Q_in3[13] => Q_in3[13].IN1
Q_in3[14] => Q_in3[14].IN1
Q_in3[15] => Q_in3[15].IN1
Q_in4[0] => Q_in4[0].IN1
Q_in4[1] => Q_in4[1].IN1
Q_in4[2] => Q_in4[2].IN1
Q_in4[3] => Q_in4[3].IN1
Q_in4[4] => Q_in4[4].IN1
Q_in4[5] => Q_in4[5].IN1
Q_in4[6] => Q_in4[6].IN1
Q_in4[7] => Q_in4[7].IN1
Q_in4[8] => Q_in4[8].IN1
Q_in4[9] => Q_in4[9].IN1
Q_in4[10] => Q_in4[10].IN1
Q_in4[11] => Q_in4[11].IN1
Q_in4[12] => Q_in4[12].IN1
Q_in4[13] => Q_in4[13].IN1
Q_in4[14] => Q_in4[14].IN1
Q_in4[15] => Q_in4[15].IN1
data_out[0] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[1] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[2] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[3] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[4] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[5] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[6] <= QPSK_demodulator:QPSK_demod4.data_out
data_out[7] <= QPSK_demodulator:QPSK_demod4.data_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod1
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod2
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod3
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys1|Demodulation:demod|QPSK_demodulator:QPSK_demod4
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2
clk => clk.IN2
reset => reset.IN4
noise_off => noise_off.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Demodulation:demod.data_out
data_out[1] <= Demodulation:demod.data_out
data_out[2] <= Demodulation:demod.data_out
data_out[3] <= Demodulation:demod.data_out
data_out[4] <= Demodulation:demod.data_out
data_out[5] <= Demodulation:demod.data_out
data_out[6] <= Demodulation:demod.data_out
data_out[7] <= Demodulation:demod.data_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Modulation:mod
reset => reset.IN4
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
I_out1[0] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[1] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[2] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[3] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[4] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[5] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[6] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[7] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[8] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[9] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[10] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[11] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[12] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[13] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[14] <= QPSK_modulator:QPSK_mod1.I_out
I_out1[15] <= QPSK_modulator:QPSK_mod1.I_out
I_out2[0] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[1] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[2] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[3] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[4] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[5] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[6] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[7] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[8] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[9] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[10] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[11] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[12] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[13] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[14] <= QPSK_modulator:QPSK_mod2.I_out
I_out2[15] <= QPSK_modulator:QPSK_mod2.I_out
I_out3[0] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[1] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[2] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[3] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[4] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[5] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[6] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[7] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[8] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[9] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[10] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[11] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[12] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[13] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[14] <= QPSK_modulator:QPSK_mod3.I_out
I_out3[15] <= QPSK_modulator:QPSK_mod3.I_out
I_out4[0] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[1] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[2] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[3] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[4] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[5] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[6] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[7] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[8] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[9] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[10] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[11] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[12] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[13] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[14] <= QPSK_modulator:QPSK_mod4.I_out
I_out4[15] <= QPSK_modulator:QPSK_mod4.I_out
Q_out1[0] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[1] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[2] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[3] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[4] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[5] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[6] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[7] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[8] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[9] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[10] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[11] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[12] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[13] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[14] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out1[15] <= QPSK_modulator:QPSK_mod1.Q_out
Q_out2[0] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[1] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[2] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[3] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[4] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[5] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[6] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[7] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[8] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[9] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[10] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[11] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[12] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[13] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[14] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out2[15] <= QPSK_modulator:QPSK_mod2.Q_out
Q_out3[0] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[1] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[2] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[3] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[4] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[5] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[6] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[7] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[8] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[9] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[10] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[11] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[12] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[13] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[14] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out3[15] <= QPSK_modulator:QPSK_mod3.Q_out
Q_out4[0] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[1] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[2] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[3] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[4] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[5] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[6] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[7] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[8] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[9] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[10] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[11] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[12] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[13] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[14] <= QPSK_modulator:QPSK_mod4.Q_out
Q_out4[15] <= QPSK_modulator:QPSK_mod4.Q_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod1
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod2
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod3
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Modulation:mod|QPSK_modulator:QPSK_mod4
reset => I_out.OUTPUTSELECT
reset => I_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
reset => Q_out.OUTPUTSELECT
data_in[0] => Decoder0.IN1
data_in[1] => Decoder0.IN0
I_out[0] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
I_out[1] <= <GND>
I_out[2] <= <GND>
I_out[3] <= <GND>
I_out[4] <= <GND>
I_out[5] <= <GND>
I_out[6] <= <GND>
I_out[7] <= <GND>
I_out[8] <= <GND>
I_out[9] <= <GND>
I_out[10] <= <GND>
I_out[11] <= <GND>
I_out[12] <= <GND>
I_out[13] <= <GND>
I_out[14] <= <GND>
I_out[15] <= I_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[0] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= <GND>
Q_out[2] <= <GND>
Q_out[3] <= <GND>
Q_out[4] <= <GND>
Q_out[5] <= <GND>
Q_out[6] <= <GND>
Q_out[7] <= <GND>
Q_out[8] <= <GND>
Q_out[9] <= <GND>
Q_out[10] <= <GND>
Q_out[11] <= <GND>
Q_out[12] <= <GND>
Q_out[13] <= <GND>
Q_out[14] <= <GND>
Q_out[15] <= Q_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R1|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2
clk => clk.IN1
reset => reset.IN1
noise_off => noise_off.IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
out1[0] <= Receiver:receiver.data_out1
out1[1] <= Receiver:receiver.data_out1
out1[2] <= Receiver:receiver.data_out1
out1[3] <= Receiver:receiver.data_out1
out1[4] <= Receiver:receiver.data_out1
out1[5] <= Receiver:receiver.data_out1
out1[6] <= Receiver:receiver.data_out1
out1[7] <= Receiver:receiver.data_out1
out1[8] <= Receiver:receiver.data_out1
out1[9] <= Receiver:receiver.data_out1
out1[10] <= Receiver:receiver.data_out1
out1[11] <= Receiver:receiver.data_out1
out1[12] <= Receiver:receiver.data_out1
out1[13] <= Receiver:receiver.data_out1
out1[14] <= Receiver:receiver.data_out1
out1[15] <= Receiver:receiver.data_out1
out2[0] <= Receiver:receiver.data_out2
out2[1] <= Receiver:receiver.data_out2
out2[2] <= Receiver:receiver.data_out2
out2[3] <= Receiver:receiver.data_out2
out2[4] <= Receiver:receiver.data_out2
out2[5] <= Receiver:receiver.data_out2
out2[6] <= Receiver:receiver.data_out2
out2[7] <= Receiver:receiver.data_out2
out2[8] <= Receiver:receiver.data_out2
out2[9] <= Receiver:receiver.data_out2
out2[10] <= Receiver:receiver.data_out2
out2[11] <= Receiver:receiver.data_out2
out2[12] <= Receiver:receiver.data_out2
out2[13] <= Receiver:receiver.data_out2
out2[14] <= Receiver:receiver.data_out2
out2[15] <= Receiver:receiver.data_out2
out3[0] <= Receiver:receiver.data_out3
out3[1] <= Receiver:receiver.data_out3
out3[2] <= Receiver:receiver.data_out3
out3[3] <= Receiver:receiver.data_out3
out3[4] <= Receiver:receiver.data_out3
out3[5] <= Receiver:receiver.data_out3
out3[6] <= Receiver:receiver.data_out3
out3[7] <= Receiver:receiver.data_out3
out3[8] <= Receiver:receiver.data_out3
out3[9] <= Receiver:receiver.data_out3
out3[10] <= Receiver:receiver.data_out3
out3[11] <= Receiver:receiver.data_out3
out3[12] <= Receiver:receiver.data_out3
out3[13] <= Receiver:receiver.data_out3
out3[14] <= Receiver:receiver.data_out3
out3[15] <= Receiver:receiver.data_out3
out4[0] <= Receiver:receiver.data_out4
out4[1] <= Receiver:receiver.data_out4
out4[2] <= Receiver:receiver.data_out4
out4[3] <= Receiver:receiver.data_out4
out4[4] <= Receiver:receiver.data_out4
out4[5] <= Receiver:receiver.data_out4
out4[6] <= Receiver:receiver.data_out4
out4[7] <= Receiver:receiver.data_out4
out4[8] <= Receiver:receiver.data_out4
out4[9] <= Receiver:receiver.data_out4
out4[10] <= Receiver:receiver.data_out4
out4[11] <= Receiver:receiver.data_out4
out4[12] <= Receiver:receiver.data_out4
out4[13] <= Receiver:receiver.data_out4
out4[14] <= Receiver:receiver.data_out4
out4[15] <= Receiver:receiver.data_out4


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|Transmitter:transmitter
data_in1[0] => data_out1[0].DATAIN
data_in1[1] => data_out1[1].DATAIN
data_in1[2] => data_out1[2].DATAIN
data_in1[3] => data_out1[3].DATAIN
data_in1[4] => data_out1[4].DATAIN
data_in1[5] => data_out1[5].DATAIN
data_in1[6] => data_out1[6].DATAIN
data_in1[7] => data_out1[7].DATAIN
data_in1[8] => data_out1[8].DATAIN
data_in1[9] => data_out1[9].DATAIN
data_in1[10] => data_out1[10].DATAIN
data_in1[11] => data_out1[11].DATAIN
data_in1[12] => data_out1[12].DATAIN
data_in1[13] => data_out1[13].DATAIN
data_in1[14] => data_out1[14].DATAIN
data_in1[15] => data_out1[15].DATAIN
data_in2[0] => data_out2[0].DATAIN
data_in2[1] => data_out2[1].DATAIN
data_in2[2] => data_out2[2].DATAIN
data_in2[3] => data_out2[3].DATAIN
data_in2[4] => data_out2[4].DATAIN
data_in2[5] => data_out2[5].DATAIN
data_in2[6] => data_out2[6].DATAIN
data_in2[7] => data_out2[7].DATAIN
data_in2[8] => data_out2[8].DATAIN
data_in2[9] => data_out2[9].DATAIN
data_in2[10] => data_out2[10].DATAIN
data_in2[11] => data_out2[11].DATAIN
data_in2[12] => data_out2[12].DATAIN
data_in2[13] => data_out2[13].DATAIN
data_in2[14] => data_out2[14].DATAIN
data_in2[15] => data_out2[15].DATAIN
data_in3[0] => data_out3[0].DATAIN
data_in3[1] => data_out3[1].DATAIN
data_in3[2] => data_out3[2].DATAIN
data_in3[3] => data_out3[3].DATAIN
data_in3[4] => data_out3[4].DATAIN
data_in3[5] => data_out3[5].DATAIN
data_in3[6] => data_out3[6].DATAIN
data_in3[7] => data_out3[7].DATAIN
data_in3[8] => data_out3[8].DATAIN
data_in3[9] => data_out3[9].DATAIN
data_in3[10] => data_out3[10].DATAIN
data_in3[11] => data_out3[11].DATAIN
data_in3[12] => data_out3[12].DATAIN
data_in3[13] => data_out3[13].DATAIN
data_in3[14] => data_out3[14].DATAIN
data_in3[15] => data_out3[15].DATAIN
data_in4[0] => data_out4[0].DATAIN
data_in4[1] => data_out4[1].DATAIN
data_in4[2] => data_out4[2].DATAIN
data_in4[3] => data_out4[3].DATAIN
data_in4[4] => data_out4[4].DATAIN
data_in4[5] => data_out4[5].DATAIN
data_in4[6] => data_out4[6].DATAIN
data_in4[7] => data_out4[7].DATAIN
data_in4[8] => data_out4[8].DATAIN
data_in4[9] => data_out4[9].DATAIN
data_in4[10] => data_out4[10].DATAIN
data_in4[11] => data_out4[11].DATAIN
data_in4[12] => data_out4[12].DATAIN
data_in4[13] => data_out4[13].DATAIN
data_in4[14] => data_out4[14].DATAIN
data_in4[15] => data_out4[15].DATAIN
data_out1[0] <= data_in1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_in1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_in1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_in1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_in1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_in1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_in1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_in1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_in1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_in1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_in1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_in1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_in1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_in1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_in1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_in2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_in2[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_in2[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_in2[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_in2[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_in2[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_in2[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_in2[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_in2[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_in2[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_in2[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_in2[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_in2[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_in2[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_in3[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_in3[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_in3[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_in3[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_in3[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_in3[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_in3[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_in3[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_in3[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_in3[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_in3[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_in3[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_in3[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_in3[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_in4[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_in4[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_in4[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_in4[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_in4[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_in4[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_in4[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_in4[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_in4[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_in4[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_in4[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_in4[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_in4[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_in4[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN
clk => clk.IN3
reset => reset.IN3
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out1.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out2.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out3.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
noise_off => data_out4.OUTPUTSELECT
data_in1[0] => Add0.IN16
data_in1[0] => Add4.IN16
data_in1[0] => data_out1.DATAB
data_in1[1] => Add0.IN15
data_in1[1] => Add4.IN15
data_in1[1] => data_out1.DATAB
data_in1[2] => Add0.IN14
data_in1[2] => Add4.IN14
data_in1[2] => data_out1.DATAB
data_in1[3] => Add0.IN13
data_in1[3] => Add4.IN13
data_in1[3] => data_out1.DATAB
data_in1[4] => Add0.IN12
data_in1[4] => Add4.IN12
data_in1[4] => data_out1.DATAB
data_in1[5] => Add0.IN11
data_in1[5] => Add4.IN11
data_in1[5] => data_out1.DATAB
data_in1[6] => Add0.IN10
data_in1[6] => Add4.IN10
data_in1[6] => data_out1.DATAB
data_in1[7] => Add0.IN9
data_in1[7] => Add4.IN9
data_in1[7] => data_out1.DATAB
data_in1[8] => Add0.IN8
data_in1[8] => Add4.IN8
data_in1[8] => data_out1.DATAB
data_in1[9] => Add0.IN7
data_in1[9] => Add4.IN7
data_in1[9] => data_out1.DATAB
data_in1[10] => Add0.IN6
data_in1[10] => Add4.IN6
data_in1[10] => data_out1.DATAB
data_in1[11] => Add0.IN5
data_in1[11] => Add4.IN5
data_in1[11] => data_out1.DATAB
data_in1[12] => Add0.IN4
data_in1[12] => Add4.IN4
data_in1[12] => data_out1.DATAB
data_in1[13] => Add0.IN3
data_in1[13] => Add4.IN3
data_in1[13] => data_out1.DATAB
data_in1[14] => Add0.IN2
data_in1[14] => Add4.IN2
data_in1[14] => data_out1.DATAB
data_in1[15] => Add0.IN1
data_in1[15] => Add4.IN1
data_in1[15] => data_out1.DATAB
data_in2[0] => Add1.IN16
data_in2[0] => Add5.IN16
data_in2[0] => data_out2.DATAB
data_in2[1] => Add1.IN15
data_in2[1] => Add5.IN15
data_in2[1] => data_out2.DATAB
data_in2[2] => Add1.IN14
data_in2[2] => Add5.IN14
data_in2[2] => data_out2.DATAB
data_in2[3] => Add1.IN13
data_in2[3] => Add5.IN13
data_in2[3] => data_out2.DATAB
data_in2[4] => Add1.IN12
data_in2[4] => Add5.IN12
data_in2[4] => data_out2.DATAB
data_in2[5] => Add1.IN11
data_in2[5] => Add5.IN11
data_in2[5] => data_out2.DATAB
data_in2[6] => Add1.IN10
data_in2[6] => Add5.IN10
data_in2[6] => data_out2.DATAB
data_in2[7] => Add1.IN9
data_in2[7] => Add5.IN9
data_in2[7] => data_out2.DATAB
data_in2[8] => Add1.IN8
data_in2[8] => Add5.IN8
data_in2[8] => data_out2.DATAB
data_in2[9] => Add1.IN7
data_in2[9] => Add5.IN7
data_in2[9] => data_out2.DATAB
data_in2[10] => Add1.IN6
data_in2[10] => Add5.IN6
data_in2[10] => data_out2.DATAB
data_in2[11] => Add1.IN5
data_in2[11] => Add5.IN5
data_in2[11] => data_out2.DATAB
data_in2[12] => Add1.IN4
data_in2[12] => Add5.IN4
data_in2[12] => data_out2.DATAB
data_in2[13] => Add1.IN3
data_in2[13] => Add5.IN3
data_in2[13] => data_out2.DATAB
data_in2[14] => Add1.IN2
data_in2[14] => Add5.IN2
data_in2[14] => data_out2.DATAB
data_in2[15] => Add1.IN1
data_in2[15] => Add5.IN1
data_in2[15] => data_out2.DATAB
data_in3[0] => Add2.IN16
data_in3[0] => Add6.IN16
data_in3[0] => data_out3.DATAB
data_in3[1] => Add2.IN15
data_in3[1] => Add6.IN15
data_in3[1] => data_out3.DATAB
data_in3[2] => Add2.IN14
data_in3[2] => Add6.IN14
data_in3[2] => data_out3.DATAB
data_in3[3] => Add2.IN13
data_in3[3] => Add6.IN13
data_in3[3] => data_out3.DATAB
data_in3[4] => Add2.IN12
data_in3[4] => Add6.IN12
data_in3[4] => data_out3.DATAB
data_in3[5] => Add2.IN11
data_in3[5] => Add6.IN11
data_in3[5] => data_out3.DATAB
data_in3[6] => Add2.IN10
data_in3[6] => Add6.IN10
data_in3[6] => data_out3.DATAB
data_in3[7] => Add2.IN9
data_in3[7] => Add6.IN9
data_in3[7] => data_out3.DATAB
data_in3[8] => Add2.IN8
data_in3[8] => Add6.IN8
data_in3[8] => data_out3.DATAB
data_in3[9] => Add2.IN7
data_in3[9] => Add6.IN7
data_in3[9] => data_out3.DATAB
data_in3[10] => Add2.IN6
data_in3[10] => Add6.IN6
data_in3[10] => data_out3.DATAB
data_in3[11] => Add2.IN5
data_in3[11] => Add6.IN5
data_in3[11] => data_out3.DATAB
data_in3[12] => Add2.IN4
data_in3[12] => Add6.IN4
data_in3[12] => data_out3.DATAB
data_in3[13] => Add2.IN3
data_in3[13] => Add6.IN3
data_in3[13] => data_out3.DATAB
data_in3[14] => Add2.IN2
data_in3[14] => Add6.IN2
data_in3[14] => data_out3.DATAB
data_in3[15] => Add2.IN1
data_in3[15] => Add6.IN1
data_in3[15] => data_out3.DATAB
data_in4[0] => Add3.IN16
data_in4[0] => Add7.IN16
data_in4[0] => data_out4.DATAB
data_in4[1] => Add3.IN15
data_in4[1] => Add7.IN15
data_in4[1] => data_out4.DATAB
data_in4[2] => Add3.IN14
data_in4[2] => Add7.IN14
data_in4[2] => data_out4.DATAB
data_in4[3] => Add3.IN13
data_in4[3] => Add7.IN13
data_in4[3] => data_out4.DATAB
data_in4[4] => Add3.IN12
data_in4[4] => Add7.IN12
data_in4[4] => data_out4.DATAB
data_in4[5] => Add3.IN11
data_in4[5] => Add7.IN11
data_in4[5] => data_out4.DATAB
data_in4[6] => Add3.IN10
data_in4[6] => Add7.IN10
data_in4[6] => data_out4.DATAB
data_in4[7] => Add3.IN9
data_in4[7] => Add7.IN9
data_in4[7] => data_out4.DATAB
data_in4[8] => Add3.IN8
data_in4[8] => Add7.IN8
data_in4[8] => data_out4.DATAB
data_in4[9] => Add3.IN7
data_in4[9] => Add7.IN7
data_in4[9] => data_out4.DATAB
data_in4[10] => Add3.IN6
data_in4[10] => Add7.IN6
data_in4[10] => data_out4.DATAB
data_in4[11] => Add3.IN5
data_in4[11] => Add7.IN5
data_in4[11] => data_out4.DATAB
data_in4[12] => Add3.IN4
data_in4[12] => Add7.IN4
data_in4[12] => data_out4.DATAB
data_in4[13] => Add3.IN3
data_in4[13] => Add7.IN3
data_in4[13] => data_out4.DATAB
data_in4[14] => Add3.IN2
data_in4[14] => Add7.IN2
data_in4[14] => data_out4.DATAB
data_in4[15] => Add3.IN1
data_in4[15] => Add7.IN1
data_in4[15] => data_out4.DATAB
data_out1[0] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3.DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|RandomValueGenerator:rand_gen
clk => lfsr_state[0].CLK
clk => lfsr_state[1].CLK
clk => lfsr_state[2].CLK
clk => lfsr_state[3].CLK
clk => lfsr_state[4].CLK
clk => lfsr_state[5].CLK
clk => lfsr_state[6].CLK
clk => lfsr_state[7].CLK
clk => lfsr_state[8].CLK
clk => lfsr_state[9].CLK
clk => lfsr_state[10].CLK
clk => lfsr_state[11].CLK
clk => lfsr_state[12].CLK
clk => lfsr_state[13].CLK
clk => lfsr_state[14].CLK
clk => lfsr_state[15].CLK
clk => lfsr_state[16].CLK
clk => lfsr_state[17].CLK
clk => lfsr_state[18].CLK
clk => lfsr_state[19].CLK
clk => lfsr_state[20].CLK
clk => lfsr_state[21].CLK
clk => lfsr_state[22].CLK
clk => lfsr_state[23].CLK
clk => lfsr_state[24].CLK
clk => lfsr_state[25].CLK
clk => lfsr_state[26].CLK
clk => lfsr_state[27].CLK
clk => lfsr_state[28].CLK
clk => lfsr_state[29].CLK
clk => lfsr_state[30].CLK
clk => lfsr_state[31].CLK
reset => ~NO_FANOUT~
random_value[0] <= lfsr_state[0].DB_MAX_OUTPUT_PORT_TYPE
random_value[1] <= lfsr_state[1].DB_MAX_OUTPUT_PORT_TYPE
random_value[2] <= lfsr_state[2].DB_MAX_OUTPUT_PORT_TYPE
random_value[3] <= lfsr_state[3].DB_MAX_OUTPUT_PORT_TYPE
random_value[4] <= lfsr_state[4].DB_MAX_OUTPUT_PORT_TYPE
random_value[5] <= lfsr_state[5].DB_MAX_OUTPUT_PORT_TYPE
random_value[6] <= lfsr_state[6].DB_MAX_OUTPUT_PORT_TYPE
random_value[7] <= lfsr_state[7].DB_MAX_OUTPUT_PORT_TYPE
random_value[8] <= lfsr_state[8].DB_MAX_OUTPUT_PORT_TYPE
random_value[9] <= lfsr_state[9].DB_MAX_OUTPUT_PORT_TYPE
random_value[10] <= lfsr_state[10].DB_MAX_OUTPUT_PORT_TYPE
random_value[11] <= lfsr_state[11].DB_MAX_OUTPUT_PORT_TYPE
random_value[12] <= lfsr_state[12].DB_MAX_OUTPUT_PORT_TYPE
random_value[13] <= lfsr_state[13].DB_MAX_OUTPUT_PORT_TYPE
random_value[14] <= lfsr_state[14].DB_MAX_OUTPUT_PORT_TYPE
random_value[15] <= lfsr_state[15].DB_MAX_OUTPUT_PORT_TYPE
random_value[16] <= lfsr_state[16].DB_MAX_OUTPUT_PORT_TYPE
random_value[17] <= lfsr_state[17].DB_MAX_OUTPUT_PORT_TYPE
random_value[18] <= lfsr_state[18].DB_MAX_OUTPUT_PORT_TYPE
random_value[19] <= lfsr_state[19].DB_MAX_OUTPUT_PORT_TYPE
random_value[20] <= lfsr_state[20].DB_MAX_OUTPUT_PORT_TYPE
random_value[21] <= lfsr_state[21].DB_MAX_OUTPUT_PORT_TYPE
random_value[22] <= lfsr_state[22].DB_MAX_OUTPUT_PORT_TYPE
random_value[23] <= lfsr_state[23].DB_MAX_OUTPUT_PORT_TYPE
random_value[24] <= lfsr_state[24].DB_MAX_OUTPUT_PORT_TYPE
random_value[25] <= lfsr_state[25].DB_MAX_OUTPUT_PORT_TYPE
random_value[26] <= lfsr_state[26].DB_MAX_OUTPUT_PORT_TYPE
random_value[27] <= lfsr_state[27].DB_MAX_OUTPUT_PORT_TYPE
random_value[28] <= lfsr_state[28].DB_MAX_OUTPUT_PORT_TYPE
random_value[29] <= lfsr_state[29].DB_MAX_OUTPUT_PORT_TYPE
random_value[30] <= lfsr_state[30].DB_MAX_OUTPUT_PORT_TYPE
random_value[31] <= lfsr_state[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_m0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_m0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_m0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_m0o1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m0o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m0o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m0o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m0o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m0o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m0o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m0o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m0o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m0o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m0o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m0o1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Good_Channel:Good_channel|AWGN_21db:LUP_21db|altsyncram:altsyncram_component|altsyncram_m0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel
clk => clk.IN1
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
data_out1[0] <= data_out1_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_out4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= data_out4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out4[2] <= data_out4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out4[3] <= data_out4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out4[4] <= data_out4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out4[5] <= data_out4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out4[6] <= data_out4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out4[7] <= data_out4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out4[8] <= data_out4_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out4[9] <= data_out4_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out4[10] <= data_out4_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out4[11] <= data_out4_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out4[12] <= data_out4_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out4[13] <= data_out4_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out4[14] <= data_out4_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out4[15] <= data_out4_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvn1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvn1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvn1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvn1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvn1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvn1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvn1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvn1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvn1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvn1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvn1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvn1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvn1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvn1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvn1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvn1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvn1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvn1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvn1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvn1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvn1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|AWGN_Channel:AWGN|Bad_Channel:Bad_channel|AWGN_9db:LUP_9db|altsyncram:altsyncram_component|altsyncram_cvn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Transmitter_AWGN_Receiver:T_GN_R2|Receiver:receiver
data_in1[0] => ~NO_FANOUT~
data_in1[1] => ~NO_FANOUT~
data_in1[2] => ~NO_FANOUT~
data_in1[3] => ~NO_FANOUT~
data_in1[4] => ~NO_FANOUT~
data_in1[5] => ~NO_FANOUT~
data_in1[6] => ~NO_FANOUT~
data_in1[7] => ~NO_FANOUT~
data_in1[8] => ~NO_FANOUT~
data_in1[9] => ~NO_FANOUT~
data_in1[10] => ~NO_FANOUT~
data_in1[11] => ~NO_FANOUT~
data_in1[12] => ~NO_FANOUT~
data_in1[13] => ~NO_FANOUT~
data_in1[14] => ~NO_FANOUT~
data_in1[15] => data_out1[15].DATAIN
data_in1[15] => data_out1[0].DATAIN
data_in2[0] => ~NO_FANOUT~
data_in2[1] => ~NO_FANOUT~
data_in2[2] => ~NO_FANOUT~
data_in2[3] => ~NO_FANOUT~
data_in2[4] => ~NO_FANOUT~
data_in2[5] => ~NO_FANOUT~
data_in2[6] => ~NO_FANOUT~
data_in2[7] => ~NO_FANOUT~
data_in2[8] => ~NO_FANOUT~
data_in2[9] => ~NO_FANOUT~
data_in2[10] => ~NO_FANOUT~
data_in2[11] => ~NO_FANOUT~
data_in2[12] => ~NO_FANOUT~
data_in2[13] => ~NO_FANOUT~
data_in2[14] => ~NO_FANOUT~
data_in2[15] => data_out2[15].DATAIN
data_in2[15] => data_out2[0].DATAIN
data_in3[0] => ~NO_FANOUT~
data_in3[1] => ~NO_FANOUT~
data_in3[2] => ~NO_FANOUT~
data_in3[3] => ~NO_FANOUT~
data_in3[4] => ~NO_FANOUT~
data_in3[5] => ~NO_FANOUT~
data_in3[6] => ~NO_FANOUT~
data_in3[7] => ~NO_FANOUT~
data_in3[8] => ~NO_FANOUT~
data_in3[9] => ~NO_FANOUT~
data_in3[10] => ~NO_FANOUT~
data_in3[11] => ~NO_FANOUT~
data_in3[12] => ~NO_FANOUT~
data_in3[13] => ~NO_FANOUT~
data_in3[14] => ~NO_FANOUT~
data_in3[15] => data_out3[15].DATAIN
data_in3[15] => data_out3[0].DATAIN
data_in4[0] => ~NO_FANOUT~
data_in4[1] => ~NO_FANOUT~
data_in4[2] => ~NO_FANOUT~
data_in4[3] => ~NO_FANOUT~
data_in4[4] => ~NO_FANOUT~
data_in4[5] => ~NO_FANOUT~
data_in4[6] => ~NO_FANOUT~
data_in4[7] => ~NO_FANOUT~
data_in4[8] => ~NO_FANOUT~
data_in4[9] => ~NO_FANOUT~
data_in4[10] => ~NO_FANOUT~
data_in4[11] => ~NO_FANOUT~
data_in4[12] => ~NO_FANOUT~
data_in4[13] => ~NO_FANOUT~
data_in4[14] => ~NO_FANOUT~
data_in4[15] => data_out4[15].DATAIN
data_in4[15] => data_out4[0].DATAIN
data_out1[0] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= <GND>
data_out1[2] <= <GND>
data_out1[3] <= <GND>
data_out1[4] <= <GND>
data_out1[5] <= <GND>
data_out1[6] <= <GND>
data_out1[7] <= <GND>
data_out1[8] <= <GND>
data_out1[9] <= <GND>
data_out1[10] <= <GND>
data_out1[11] <= <GND>
data_out1[12] <= <GND>
data_out1[13] <= <GND>
data_out1[14] <= <GND>
data_out1[15] <= data_in1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= <GND>
data_out2[2] <= <GND>
data_out2[3] <= <GND>
data_out2[4] <= <GND>
data_out2[5] <= <GND>
data_out2[6] <= <GND>
data_out2[7] <= <GND>
data_out2[8] <= <GND>
data_out2[9] <= <GND>
data_out2[10] <= <GND>
data_out2[11] <= <GND>
data_out2[12] <= <GND>
data_out2[13] <= <GND>
data_out2[14] <= <GND>
data_out2[15] <= data_in2[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= <GND>
data_out3[2] <= <GND>
data_out3[3] <= <GND>
data_out3[4] <= <GND>
data_out3[5] <= <GND>
data_out3[6] <= <GND>
data_out3[7] <= <GND>
data_out3[8] <= <GND>
data_out3[9] <= <GND>
data_out3[10] <= <GND>
data_out3[11] <= <GND>
data_out3[12] <= <GND>
data_out3[13] <= <GND>
data_out3[14] <= <GND>
data_out3[15] <= data_in3[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[0] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE
data_out4[1] <= <GND>
data_out4[2] <= <GND>
data_out4[3] <= <GND>
data_out4[4] <= <GND>
data_out4[5] <= <GND>
data_out4[6] <= <GND>
data_out4[7] <= <GND>
data_out4[8] <= <GND>
data_out4[9] <= <GND>
data_out4[10] <= <GND>
data_out4[11] <= <GND>
data_out4[12] <= <GND>
data_out4[13] <= <GND>
data_out4[14] <= <GND>
data_out4[15] <= data_in4[15].DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Demodulation:demod
reset => reset.IN4
I_in1[0] => I_in1[0].IN1
I_in1[1] => I_in1[1].IN1
I_in1[2] => I_in1[2].IN1
I_in1[3] => I_in1[3].IN1
I_in1[4] => I_in1[4].IN1
I_in1[5] => I_in1[5].IN1
I_in1[6] => I_in1[6].IN1
I_in1[7] => I_in1[7].IN1
I_in1[8] => I_in1[8].IN1
I_in1[9] => I_in1[9].IN1
I_in1[10] => I_in1[10].IN1
I_in1[11] => I_in1[11].IN1
I_in1[12] => I_in1[12].IN1
I_in1[13] => I_in1[13].IN1
I_in1[14] => I_in1[14].IN1
I_in1[15] => I_in1[15].IN1
I_in2[0] => I_in2[0].IN1
I_in2[1] => I_in2[1].IN1
I_in2[2] => I_in2[2].IN1
I_in2[3] => I_in2[3].IN1
I_in2[4] => I_in2[4].IN1
I_in2[5] => I_in2[5].IN1
I_in2[6] => I_in2[6].IN1
I_in2[7] => I_in2[7].IN1
I_in2[8] => I_in2[8].IN1
I_in2[9] => I_in2[9].IN1
I_in2[10] => I_in2[10].IN1
I_in2[11] => I_in2[11].IN1
I_in2[12] => I_in2[12].IN1
I_in2[13] => I_in2[13].IN1
I_in2[14] => I_in2[14].IN1
I_in2[15] => I_in2[15].IN1
I_in3[0] => I_in3[0].IN1
I_in3[1] => I_in3[1].IN1
I_in3[2] => I_in3[2].IN1
I_in3[3] => I_in3[3].IN1
I_in3[4] => I_in3[4].IN1
I_in3[5] => I_in3[5].IN1
I_in3[6] => I_in3[6].IN1
I_in3[7] => I_in3[7].IN1
I_in3[8] => I_in3[8].IN1
I_in3[9] => I_in3[9].IN1
I_in3[10] => I_in3[10].IN1
I_in3[11] => I_in3[11].IN1
I_in3[12] => I_in3[12].IN1
I_in3[13] => I_in3[13].IN1
I_in3[14] => I_in3[14].IN1
I_in3[15] => I_in3[15].IN1
I_in4[0] => I_in4[0].IN1
I_in4[1] => I_in4[1].IN1
I_in4[2] => I_in4[2].IN1
I_in4[3] => I_in4[3].IN1
I_in4[4] => I_in4[4].IN1
I_in4[5] => I_in4[5].IN1
I_in4[6] => I_in4[6].IN1
I_in4[7] => I_in4[7].IN1
I_in4[8] => I_in4[8].IN1
I_in4[9] => I_in4[9].IN1
I_in4[10] => I_in4[10].IN1
I_in4[11] => I_in4[11].IN1
I_in4[12] => I_in4[12].IN1
I_in4[13] => I_in4[13].IN1
I_in4[14] => I_in4[14].IN1
I_in4[15] => I_in4[15].IN1
Q_in1[0] => Q_in1[0].IN1
Q_in1[1] => Q_in1[1].IN1
Q_in1[2] => Q_in1[2].IN1
Q_in1[3] => Q_in1[3].IN1
Q_in1[4] => Q_in1[4].IN1
Q_in1[5] => Q_in1[5].IN1
Q_in1[6] => Q_in1[6].IN1
Q_in1[7] => Q_in1[7].IN1
Q_in1[8] => Q_in1[8].IN1
Q_in1[9] => Q_in1[9].IN1
Q_in1[10] => Q_in1[10].IN1
Q_in1[11] => Q_in1[11].IN1
Q_in1[12] => Q_in1[12].IN1
Q_in1[13] => Q_in1[13].IN1
Q_in1[14] => Q_in1[14].IN1
Q_in1[15] => Q_in1[15].IN1
Q_in2[0] => Q_in2[0].IN1
Q_in2[1] => Q_in2[1].IN1
Q_in2[2] => Q_in2[2].IN1
Q_in2[3] => Q_in2[3].IN1
Q_in2[4] => Q_in2[4].IN1
Q_in2[5] => Q_in2[5].IN1
Q_in2[6] => Q_in2[6].IN1
Q_in2[7] => Q_in2[7].IN1
Q_in2[8] => Q_in2[8].IN1
Q_in2[9] => Q_in2[9].IN1
Q_in2[10] => Q_in2[10].IN1
Q_in2[11] => Q_in2[11].IN1
Q_in2[12] => Q_in2[12].IN1
Q_in2[13] => Q_in2[13].IN1
Q_in2[14] => Q_in2[14].IN1
Q_in2[15] => Q_in2[15].IN1
Q_in3[0] => Q_in3[0].IN1
Q_in3[1] => Q_in3[1].IN1
Q_in3[2] => Q_in3[2].IN1
Q_in3[3] => Q_in3[3].IN1
Q_in3[4] => Q_in3[4].IN1
Q_in3[5] => Q_in3[5].IN1
Q_in3[6] => Q_in3[6].IN1
Q_in3[7] => Q_in3[7].IN1
Q_in3[8] => Q_in3[8].IN1
Q_in3[9] => Q_in3[9].IN1
Q_in3[10] => Q_in3[10].IN1
Q_in3[11] => Q_in3[11].IN1
Q_in3[12] => Q_in3[12].IN1
Q_in3[13] => Q_in3[13].IN1
Q_in3[14] => Q_in3[14].IN1
Q_in3[15] => Q_in3[15].IN1
Q_in4[0] => Q_in4[0].IN1
Q_in4[1] => Q_in4[1].IN1
Q_in4[2] => Q_in4[2].IN1
Q_in4[3] => Q_in4[3].IN1
Q_in4[4] => Q_in4[4].IN1
Q_in4[5] => Q_in4[5].IN1
Q_in4[6] => Q_in4[6].IN1
Q_in4[7] => Q_in4[7].IN1
Q_in4[8] => Q_in4[8].IN1
Q_in4[9] => Q_in4[9].IN1
Q_in4[10] => Q_in4[10].IN1
Q_in4[11] => Q_in4[11].IN1
Q_in4[12] => Q_in4[12].IN1
Q_in4[13] => Q_in4[13].IN1
Q_in4[14] => Q_in4[14].IN1
Q_in4[15] => Q_in4[15].IN1
data_out[0] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[1] <= QPSK_demodulator:QPSK_demod1.data_out
data_out[2] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[3] <= QPSK_demodulator:QPSK_demod2.data_out
data_out[4] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[5] <= QPSK_demodulator:QPSK_demod3.data_out
data_out[6] <= QPSK_demodulator:QPSK_demod4.data_out
data_out[7] <= QPSK_demodulator:QPSK_demod4.data_out


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod1
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod2
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod3
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|System_Medium:Sys2|Demodulation:demod|QPSK_demodulator:QPSK_demod4
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
I_in[0] => Equal0.IN16
I_in[0] => Equal1.IN0
I_in[0] => Equal2.IN16
I_in[0] => Equal3.IN0
I_in[1] => Equal0.IN15
I_in[1] => Equal1.IN16
I_in[1] => Equal2.IN15
I_in[1] => Equal3.IN16
I_in[2] => Equal0.IN14
I_in[2] => Equal1.IN15
I_in[2] => Equal2.IN14
I_in[2] => Equal3.IN15
I_in[3] => Equal0.IN13
I_in[3] => Equal1.IN14
I_in[3] => Equal2.IN13
I_in[3] => Equal3.IN14
I_in[4] => Equal0.IN12
I_in[4] => Equal1.IN13
I_in[4] => Equal2.IN12
I_in[4] => Equal3.IN13
I_in[5] => Equal0.IN11
I_in[5] => Equal1.IN12
I_in[5] => Equal2.IN11
I_in[5] => Equal3.IN12
I_in[6] => Equal0.IN10
I_in[6] => Equal1.IN11
I_in[6] => Equal2.IN10
I_in[6] => Equal3.IN11
I_in[7] => Equal0.IN9
I_in[7] => Equal1.IN10
I_in[7] => Equal2.IN9
I_in[7] => Equal3.IN10
I_in[8] => Equal0.IN8
I_in[8] => Equal1.IN9
I_in[8] => Equal2.IN8
I_in[8] => Equal3.IN9
I_in[9] => Equal0.IN7
I_in[9] => Equal1.IN8
I_in[9] => Equal2.IN7
I_in[9] => Equal3.IN8
I_in[10] => Equal0.IN6
I_in[10] => Equal1.IN7
I_in[10] => Equal2.IN6
I_in[10] => Equal3.IN7
I_in[11] => Equal0.IN5
I_in[11] => Equal1.IN6
I_in[11] => Equal2.IN5
I_in[11] => Equal3.IN6
I_in[12] => Equal0.IN4
I_in[12] => Equal1.IN5
I_in[12] => Equal2.IN4
I_in[12] => Equal3.IN5
I_in[13] => Equal0.IN3
I_in[13] => Equal1.IN4
I_in[13] => Equal2.IN3
I_in[13] => Equal3.IN4
I_in[14] => Equal0.IN2
I_in[14] => Equal1.IN3
I_in[14] => Equal2.IN2
I_in[14] => Equal3.IN3
I_in[15] => Equal0.IN0
I_in[15] => Equal1.IN2
I_in[15] => Equal2.IN0
I_in[15] => Equal3.IN2
Q_in[0] => Equal0.IN31
Q_in[0] => Equal1.IN31
Q_in[0] => Equal2.IN1
Q_in[0] => Equal3.IN1
Q_in[1] => Equal0.IN30
Q_in[1] => Equal1.IN30
Q_in[1] => Equal2.IN31
Q_in[1] => Equal3.IN31
Q_in[2] => Equal0.IN29
Q_in[2] => Equal1.IN29
Q_in[2] => Equal2.IN30
Q_in[2] => Equal3.IN30
Q_in[3] => Equal0.IN28
Q_in[3] => Equal1.IN28
Q_in[3] => Equal2.IN29
Q_in[3] => Equal3.IN29
Q_in[4] => Equal0.IN27
Q_in[4] => Equal1.IN27
Q_in[4] => Equal2.IN28
Q_in[4] => Equal3.IN28
Q_in[5] => Equal0.IN26
Q_in[5] => Equal1.IN26
Q_in[5] => Equal2.IN27
Q_in[5] => Equal3.IN27
Q_in[6] => Equal0.IN25
Q_in[6] => Equal1.IN25
Q_in[6] => Equal2.IN26
Q_in[6] => Equal3.IN26
Q_in[7] => Equal0.IN24
Q_in[7] => Equal1.IN24
Q_in[7] => Equal2.IN25
Q_in[7] => Equal3.IN25
Q_in[8] => Equal0.IN23
Q_in[8] => Equal1.IN23
Q_in[8] => Equal2.IN24
Q_in[8] => Equal3.IN24
Q_in[9] => Equal0.IN22
Q_in[9] => Equal1.IN22
Q_in[9] => Equal2.IN23
Q_in[9] => Equal3.IN23
Q_in[10] => Equal0.IN21
Q_in[10] => Equal1.IN21
Q_in[10] => Equal2.IN22
Q_in[10] => Equal3.IN22
Q_in[11] => Equal0.IN20
Q_in[11] => Equal1.IN20
Q_in[11] => Equal2.IN21
Q_in[11] => Equal3.IN21
Q_in[12] => Equal0.IN19
Q_in[12] => Equal1.IN19
Q_in[12] => Equal2.IN20
Q_in[12] => Equal3.IN20
Q_in[13] => Equal0.IN18
Q_in[13] => Equal1.IN18
Q_in[13] => Equal2.IN19
Q_in[13] => Equal3.IN19
Q_in[14] => Equal0.IN17
Q_in[14] => Equal1.IN17
Q_in[14] => Equal2.IN18
Q_in[14] => Equal3.IN18
Q_in[15] => Equal0.IN1
Q_in[15] => Equal1.IN1
Q_in[15] => Equal2.IN17
Q_in[15] => Equal3.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|Hamming74_Decoder:decoder1
data_in[0] => p1.IN0
data_in[1] => p2.IN0
data_in[2] => p1.IN1
data_in[2] => p2.IN1
data_in[2] => decoded_data.IN1
data_in[3] => p4.IN0
data_in[4] => p1.IN1
data_in[4] => p4.IN1
data_in[4] => decoded_data.IN1
data_in[5] => p2.IN1
data_in[5] => p4.IN1
data_in[5] => decoded_data.IN1
data_in[6] => p1.IN1
data_in[6] => p2.IN1
data_in[6] => p4.IN1
data_in[6] => decoded_data.IN1
data_out[0] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|System:Sys_right|Encoder_System_Medium_Decoder:sys3|Hamming74_Decoder:decoder2
data_in[0] => p1.IN0
data_in[1] => p2.IN0
data_in[2] => p1.IN1
data_in[2] => p2.IN1
data_in[2] => decoded_data.IN1
data_in[3] => p4.IN0
data_in[4] => p1.IN1
data_in[4] => p4.IN1
data_in[4] => decoded_data.IN1
data_in[5] => p2.IN1
data_in[5] => p4.IN1
data_in[5] => decoded_data.IN1
data_in[6] => p1.IN1
data_in[6] => p2.IN1
data_in[6] => p4.IN1
data_in[6] => decoded_data.IN1
data_out[0] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= decoded_data.DB_MAX_OUTPUT_PORT_TYPE
error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|clock_generator:my_clock_gen
CLOCK2_50 => CLOCK2_50.IN1
reset => reset.IN1
AUD_XCK <= altpll:DE_Clock_Generator_Audio.clk


|top_level|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
inclk[0] => altpll_1uu1:auto_generated.inclk[0]
inclk[1] => altpll_1uu1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_1uu1:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_1uu1:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top_level|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated
areset => generic_pll1.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|top_level|audio_and_video_config:cfg
clk => clk.IN3
reset => reset.IN3
I2C_SDAT <> Altera_UP_I2C:I2C_Controller.i2c_sdata
I2C_SCLK <= Altera_UP_I2C:I2C_Controller.i2c_sclk


|top_level|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
clk => rom_address_counter[0].CLK
clk => rom_address_counter[1].CLK
clk => rom_address_counter[2].CLK
clk => rom_address_counter[3].CLK
clk => rom_address_counter[4].CLK
clk => rom_address_counter[5].CLK
clk => auto_init_error~reg0.CLK
clk => send_stop_bit~reg0.CLK
clk => send_start_bit~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => s_i2c_auto_init~1.DATAIN
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => send_start_bit.OUTPUTSELECT
reset => send_stop_bit.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always6.IN0
transfer_complete => transfer_data.OUTPUTSELECT
transfer_complete => send_start_bit.OUTPUTSELECT
transfer_complete => send_stop_bit.OUTPUTSELECT
transfer_complete => change_state.IN1
transfer_complete => Selector3.IN3
transfer_complete => Selector5.IN3
transfer_complete => Selector4.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start_bit <= send_start_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_stop_bit <= send_stop_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => current_byte[2].CLK
clk => current_byte[3].CLK
clk => current_byte[4].CLK
clk => current_byte[5].CLK
clk => current_byte[6].CLK
clk => current_byte[7].CLK
clk => current_bit[0].CLK
clk => current_bit[1].CLK
clk => current_bit[2].CLK
clk => data_from_i2c[0]~reg0.CLK
clk => data_from_i2c[1]~reg0.CLK
clk => data_from_i2c[2]~reg0.CLK
clk => data_from_i2c[3]~reg0.CLK
clk => data_from_i2c[4]~reg0.CLK
clk => data_from_i2c[5]~reg0.CLK
clk => data_from_i2c[6]~reg0.CLK
clk => data_from_i2c[7]~reg0.CLK
clk => ack~reg0.CLK
clk => i2c_scen~reg0.CLK
clk => s_i2c_transceiver~1.DATAIN
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => i2c_scen.OUTPUTSELECT
reset => ack.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
clear_ack => ack.OUTPUTSELECT
clk_400KHz => i2c_sclk.DATAIN
clk_400KHz => always1.IN0
start_and_stop_en => always3.IN0
start_and_stop_en => always4.IN0
start_and_stop_en => Selector2.IN4
start_and_stop_en => Selector6.IN3
start_and_stop_en => Selector5.IN2
start_and_stop_en => Selector1.IN2
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => always1.IN1
change_output_bit_en => always2.IN0
change_output_bit_en => always5.IN0
change_output_bit_en => Selector6.IN4
change_output_bit_en => Selector4.IN2
change_output_bit_en => Selector2.IN2
send_start_bit => always1.IN1
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.DATAA
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.DATAA
data_in[0] => current_byte.DATAB
data_in[1] => current_byte.DATAB
data_in[2] => current_byte.DATAB
data_in[3] => current_byte.DATAB
data_in[4] => current_byte.DATAB
data_in[5] => current_byte.DATAB
data_in[6] => current_byte.DATAB
data_in[7] => current_byte.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => Selector6.IN5
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => Selector0.IN2
read_byte => i2c_sdata.IN0
read_byte => i2c_sdata.IN0
num_bits_to_transfer[0] => current_bit.DATAB
num_bits_to_transfer[1] => current_bit.DATAB
num_bits_to_transfer[2] => current_bit.DATAB
i2c_sdata <> i2c_sdata
i2c_sclk <= clk_400KHz.DB_MAX_OUTPUT_PORT_TYPE
i2c_scen <= i2c_scen~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_clk <= enable_clk.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[0] <= data_from_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[1] <= data_from_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[2] <= data_from_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[3] <= data_from_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[4] <= data_from_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[5] <= data_from_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[6] <= data_from_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[7] <= data_from_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete.DB_MAX_OUTPUT_PORT_TYPE


|top_level|audio_codec:codec
clk => clk.IN5
reset => reset.IN5
read => comb.IN1
read => comb.IN1
write => comb.IN1
write => comb.IN1
writedata_left[0] => writedata_left[0].IN1
writedata_left[1] => writedata_left[1].IN1
writedata_left[2] => writedata_left[2].IN1
writedata_left[3] => writedata_left[3].IN1
writedata_left[4] => writedata_left[4].IN1
writedata_left[5] => writedata_left[5].IN1
writedata_left[6] => writedata_left[6].IN1
writedata_left[7] => writedata_left[7].IN1
writedata_left[8] => writedata_left[8].IN1
writedata_left[9] => writedata_left[9].IN1
writedata_left[10] => writedata_left[10].IN1
writedata_left[11] => writedata_left[11].IN1
writedata_left[12] => writedata_left[12].IN1
writedata_left[13] => writedata_left[13].IN1
writedata_left[14] => writedata_left[14].IN1
writedata_left[15] => writedata_left[15].IN1
writedata_left[16] => writedata_left[16].IN1
writedata_left[17] => writedata_left[17].IN1
writedata_left[18] => writedata_left[18].IN1
writedata_left[19] => writedata_left[19].IN1
writedata_left[20] => writedata_left[20].IN1
writedata_left[21] => writedata_left[21].IN1
writedata_left[22] => writedata_left[22].IN1
writedata_left[23] => writedata_left[23].IN1
writedata_right[0] => writedata_right[0].IN1
writedata_right[1] => writedata_right[1].IN1
writedata_right[2] => writedata_right[2].IN1
writedata_right[3] => writedata_right[3].IN1
writedata_right[4] => writedata_right[4].IN1
writedata_right[5] => writedata_right[5].IN1
writedata_right[6] => writedata_right[6].IN1
writedata_right[7] => writedata_right[7].IN1
writedata_right[8] => writedata_right[8].IN1
writedata_right[9] => writedata_right[9].IN1
writedata_right[10] => writedata_right[10].IN1
writedata_right[11] => writedata_right[11].IN1
writedata_right[12] => writedata_right[12].IN1
writedata_right[13] => writedata_right[13].IN1
writedata_right[14] => writedata_right[14].IN1
writedata_right[15] => writedata_right[15].IN1
writedata_right[16] => writedata_right[16].IN1
writedata_right[17] => writedata_right[17].IN1
writedata_right[18] => writedata_right[18].IN1
writedata_right[19] => writedata_right[19].IN1
writedata_right[20] => writedata_right[20].IN1
writedata_right[21] => writedata_right[21].IN1
writedata_right[22] => writedata_right[22].IN1
writedata_right[23] => writedata_right[23].IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
read_ready <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write_ready <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
readdata_left[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_right[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|top_level|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|top_level|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|top_level|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|top_level|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|top_level|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


