
*** Running vivado
    with args -log evo_v1_ADC_IRQ_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source evo_v1_ADC_IRQ_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source evo_v1_ADC_IRQ_0_0.tcl -notrace
Command: synth_design -top evo_v1_ADC_IRQ_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11932 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 385.594 ; gain = 78.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'evo_v1_ADC_IRQ_0_0' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_ADC_IRQ_0_0/synth/evo_v1_ADC_IRQ_0_0.vhd:91]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter MAXIMUM bound to: 65536 - type: integer 
INFO: [Synth 8-3491] module 'ADC_IRQ_v1_0' declared at 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0.vhd:5' bound to instance 'U0' of component 'ADC_IRQ_v1_0' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_ADC_IRQ_0_0/synth/evo_v1_ADC_IRQ_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'ADC_IRQ_v1_0' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0.vhd:59]
	Parameter MAXIMUM bound to: 65536 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter MAXIMUM bound to: 65536 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ADC_IRQ_v1_0_S00_AXI' declared at 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:5' bound to instance 'ADC_IRQ_v1_0_S00_AXI_inst' of component 'ADC_IRQ_v1_0_S00_AXI' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'ADC_IRQ_v1_0_S00_AXI' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:95]
	Parameter MAXIMUM bound to: 65536 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:338]
INFO: [Synth 8-226] default block is never used [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:720]
INFO: [Synth 8-226] default block is never used [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:854]
INFO: [Synth 8-226] default block is never used [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:878]
WARNING: [Synth 8-614] signal 'Channel' is read in the process but is not in the sensitivity list [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:876]
WARNING: [Synth 8-614] signal 'addr_i' is read in the process but is not in the sensitivity list [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:876]
WARNING: [Synth 8-614] signal 'data_i' is read in the process but is not in the sensitivity list [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:876]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:336]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element indice_i_reg was removed.  [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:908]
INFO: [Synth 8-256] done synthesizing module 'ADC_IRQ_v1_0_S00_AXI' (1#1) [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'ADC_IRQ_v1_0' (2#1) [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'evo_v1_ADC_IRQ_0_0' (3#1) [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_ADC_IRQ_0_0/synth/evo_v1_ADC_IRQ_0_0.vhd:91]
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port Eos
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 432.691 ; gain = 125.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 432.691 ; gain = 125.738
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 729.824 ; gain = 1.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 729.824 ; gain = 422.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 729.824 ; gain = 422.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 729.824 ; gain = 422.871
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "last_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_15" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'addr_out_reg' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:880]
WARNING: [Synth 8-327] inferring latch for variable 'addr_i_reg' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:884]
WARNING: [Synth 8-327] inferring latch for variable 'value_i_reg' [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ipshared/ef48/hdl/ADC_IRQ_v1_0_S00_AXI.vhd:892]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 729.824 ; gain = 422.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	               16 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 48    
	  32 Input     32 Bit        Muxes := 32    
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADC_IRQ_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	               16 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 48    
	  32 Input     32 Bit        Muxes := 32    
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port Eos
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ADC_IRQ_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/ADC_IRQ_v1_0_S00_AXI_inst /aw_en_reg)
INFO: [Synth 8-3886] merging instance 'U0/ADC_IRQ_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/ADC_IRQ_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ADC_IRQ_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/ADC_IRQ_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/ADC_IRQ_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ADC_IRQ_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ADC_IRQ_v1_0_S00_AXI_inst /\addr_out_reg[6] )
WARNING: [Synth 8-3332] Sequential element (addr_out_reg[6]) is unused and will be removed from module ADC_IRQ_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (aw_en_reg) is unused and will be removed from module ADC_IRQ_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module ADC_IRQ_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module ADC_IRQ_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module ADC_IRQ_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module ADC_IRQ_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module ADC_IRQ_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module ADC_IRQ_v1_0_S00_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 729.824 ; gain = 422.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 738.375 ; gain = 431.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 739.375 ; gain = 432.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 763.480 ; gain = 456.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 763.480 ; gain = 456.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 763.480 ; gain = 456.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 763.480 ; gain = 456.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 763.480 ; gain = 456.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 763.480 ; gain = 456.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 763.480 ; gain = 456.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    96|
|2     |LUT1   |     2|
|3     |LUT2   |    31|
|4     |LUT3   |   133|
|5     |LUT4   |     3|
|6     |LUT5   |   264|
|7     |LUT6   |   521|
|8     |MUXF7  |   132|
|9     |MUXF8  |     1|
|10    |FDCE   |     2|
|11    |FDRE   |  1323|
|12    |FDSE   |     7|
|13    |LD     |    27|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |  2542|
|2     |  U0                          |ADC_IRQ_v1_0         |  2542|
|3     |    ADC_IRQ_v1_0_S00_AXI_inst |ADC_IRQ_v1_0_S00_AXI |  2538|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 763.480 ; gain = 456.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 763.480 ; gain = 159.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 763.480 ; gain = 456.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'evo_v1_ADC_IRQ_0_0' is not ideal for floorplanning, since the cellview 'ADC_IRQ_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  LD => LDCE: 21 instances
  LD => LDCE (inverted pins: G): 6 instances

44 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 763.480 ; gain = 465.289
INFO: [Common 17-1381] The checkpoint 'C:/Projet/Vivado/Evo/Evo.runs/evo_v1_ADC_IRQ_0_0_synth_1/evo_v1_ADC_IRQ_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_ADC_IRQ_0_0/evo_v1_ADC_IRQ_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Projet/Vivado/Evo/Evo.runs/evo_v1_ADC_IRQ_0_0_synth_1/evo_v1_ADC_IRQ_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.052 . Memory (MB): peak = 763.480 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 17:56:08 2017...
