# ğŸ§­ HeaRTOS Roadmap

This roadmap outlines the evolution of HeaRTOS from its current v0.2.x stage to the planned 1.0.0 release.

> Note: may change during its course of development.

---

## âœ… Completed (v0.2.x)

- Core scheduler (static tasks)
- Null and POSIX ports (simulation / verification tester application)
- Binary semaphores (ISR-safe give)
- Version + port metadata via CMake
- Example: `two_tasks` and `sem_basic`

---

## ğŸ”§ v0.3.0 â€” *Cortexâ€‘M Foundation*
- Cortexâ€‘M port: context switching, SysTick, PendSV
- STM32H7 compilation target
- Tick + timeslice enforcement
- Port abstraction cleanup (`hrt_port_yield_to_scheduler`)
- Example: Blinky / UART echo demo

---

## âš™ï¸ v0.4.0 â€” *Synchronization & Mutexes*
- Counting semaphores
- Mutex wrapper with basic priority inheritance
- Immediate handoff optimization on semaphore give
- Expanded unit tests (POSIX)

---

## ğŸ“¬ v0.5.0 â€” *Queues & Events*
- Message queues (SPSC â†’ MPMC)
- Event flags (bitmask groups)
- Task notification API
- Timeout variants of IPC (`hrt_sem_take_timeout`, etc.)

---

## ğŸ•’ v0.6.0 â€” *Timing & Tickless Idle*
- Tickless idle (auto sleep until next event)
- Highâ€‘resolution timers
- `hrt_delay_until()` API

---

## ğŸ§© v0.7.0 â€” *Dualâ€‘Core & AMP Support*
- CM4â†”CM7 communication primitives (AMP)
- Shared memory mailbox interface

---

## ğŸ§ª v0.8.0 â€” *Testing & Determinism*
- POSIX simulation test harness
- Cortexâ€‘M simulation validation
- Continuous integration with coverage

---

## ğŸ§± v0.9.0 â€” *Stabilization*
- Code cleanup, strict warnings
- Static analysis & MISRA review
- Docs freeze draft

---

## ğŸ v1.0.0 â€” *Production Release*
- Fully verified Cortexâ€‘M port (STM32H7)
- Deterministic scheduler with preemption
- Complete IPC suite (semaphores, mutexes, queues, events)
- Tickless idle + timers
- Unit tests and examples
- Documentation freeze (API, Porting, Design)

---

## ğŸ§­ Beyond 1.0
- Multiâ€‘core load balancing (SMP experiment)
- Dynamic memory configuration (optional)
- Distributed scheduling primitives
- Fileâ€‘backed POSIX simulation mode
