Return-Path: <linux-aspeed+bounces-3935-lists+linux-aspeed=lfdr.de@lists.ozlabs.org>
Delivered-To: lists+linux-aspeed@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id 6JdQNH9T5mmwuwEAu9opvQ
	(envelope-from <linux-aspeed+bounces-3935-lists+linux-aspeed=lfdr.de@lists.ozlabs.org>)
	for <lists+linux-aspeed@lfdr.de>; Mon, 20 Apr 2026 18:25:35 +0200
X-Original-To: lists+linux-aspeed@lfdr.de
Received: from lists.ozlabs.org (lists.ozlabs.org [IPv6:2404:9400:21b9:f100::1])
	by mail.lfdr.de (Postfix) with ESMTPS id AB3EF42F723
	for <lists+linux-aspeed@lfdr.de>; Mon, 20 Apr 2026 18:25:34 +0200 (CEST)
Received: from boromir.ozlabs.org (localhost [127.0.0.1])
	by lists.ozlabs.org (Postfix) with ESMTP id 4fzrSV6cQLz2ypw;
	Tue, 21 Apr 2026 02:25:30 +1000 (AEST)
X-Original-To: linux-aspeed@lists.ozlabs.org
Authentication-Results: lists.ozlabs.org; arc=none smtp.remote-ip="2600:3c04:e001:324:0:1991:8:25"
ARC-Seal: i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707; t=1776702330;
	cv=none; b=OhN8Uny6vIMZYnBq2oP0cpKSJYYlypsrjrPTncVQNFPebcTXZv6Heyh+3vRpWyV+QPtb1R7DwbvClm76s/4bahUj364LTPRLtMINf7LoHfnyxszUeH4RjrZdhDWXNXOLu7DPHnzJXLJ3chbUrNkl8UovnY6wIq64GQlkd8qYhvbYR1wMkQp8YH/uWodt3BOFwWuSbfvvVuGOM6Lox+ghgwOGIDN76SV5CTgif08hOLr+Y/UwuxOzYxMmTr7sFZN5zFC4UmujJ5CmgQWoKcpwAqB2U3Po5OJcVddZIXvqV2xKVBpOHcHNBZOEzdmqDiVkXwdCdtujIx8ih8Z5u5mt/w==
ARC-Message-Signature: i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707;
	t=1776702330; c=relaxed/relaxed;
	bh=O0j6Y5fo3lPBTeyE1P2x/R8t3RgjCaFMUua6bxb1xDA=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=jI8N28V3O6FPB4C0LJrHwysyDdJErFGWA6N0bEccR1AXZVSlxGvF0cFMzoAJ04RqVzEFSLUUmrM9Uv8ngeZ5LNqP+DRU6yp7ucXTZCQWnfzABsXy5S1KjNLedi4sRXupXS7WxfOtE0rvj8cJTUl/8VPz2C34i8Paz7oS/zqHNOI2pwchTvZrTEvNavhR5iS74w7Rw0msr5Vgpzle0aD0/ac4zaKS0BEexcvIr8zX7RGk4ko3KA73tn8Dy0XJLHLzzmsTs9Z7vq2qgTqB8r8nyAd59p4QoyWQIRnf5opqLndpS2HH8oNFgXWHHH5FEzbsdzOdViLXXaw9pOBAIDOM2A==
ARC-Authentication-Results: i=1; lists.ozlabs.org; dmarc=pass (p=quarantine dis=none) header.from=kernel.org; dkim=pass (2048-bit key; unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20201202 header.b=o7ocB/hf; dkim-atps=neutral; spf=pass (client-ip=2600:3c04:e001:324:0:1991:8:25; helo=tor.source.kernel.org; envelope-from=conor@kernel.org; receiver=lists.ozlabs.org) smtp.mailfrom=kernel.org
Authentication-Results: lists.ozlabs.org; dmarc=pass (p=quarantine dis=none) header.from=kernel.org
Authentication-Results: lists.ozlabs.org;
	dkim=pass (2048-bit key; unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20201202 header.b=o7ocB/hf;
	dkim-atps=neutral
Authentication-Results: lists.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=kernel.org (client-ip=2600:3c04:e001:324:0:1991:8:25; helo=tor.source.kernel.org; envelope-from=conor@kernel.org; receiver=lists.ozlabs.org)
Received: from tor.source.kernel.org (tor.source.kernel.org [IPv6:2600:3c04:e001:324:0:1991:8:25])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange x25519 server-signature RSA-PSS (2048 bits) server-digest SHA256)
	(No client certificate requested)
	by lists.ozlabs.org (Postfix) with ESMTPS id 4fzrST19vXz2xc8;
	Tue, 21 Apr 2026 02:25:29 +1000 (AEST)
Received: from smtp.kernel.org (transwarp.subspace.kernel.org [100.75.92.58])
	by tor.source.kernel.org (Postfix) with ESMTP id D2812600CB;
	Mon, 20 Apr 2026 16:25:26 +0000 (UTC)
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 3D6C4C19425;
	Mon, 20 Apr 2026 16:25:23 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1776702326;
	bh=vKSaU5HrcwkU18F3cmHI8YeCt5M+OLQJr3KqetRN3Tk=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=o7ocB/hfx9vZMQhnW0xfVtNS2JAGKGjcmR9qkjMPN9TLfeQjgmb7m5ml7xHRmjhj6
	 2F3HoRNq1GMTAPV8KdLt/yYi9LyJKVZBo78YexTJ4EvONtM1XOX3JSHFLZrDOyaV0r
	 RUECmfqEY7mDAje6eQz9dokd4OczJtTBr1vh6waRzA0zKn7onIc0yd9ObTNsUv7IaL
	 gFnXx/Uwu0BZDpRrdWVDAKqKA5wZZPCStjamKT6n5ABRGVlCziob9XjjmcJwXCVHhR
	 whFKSFLU4MspnnQSqMcRwe+lCIJIIqZ86T8dFbanbO3m7AZVdZmn4RMHZgNSKRSmzv
	 nEQY+2/sY/BIA==
Date: Mon, 20 Apr 2026 17:25:20 +0100
From: Conor Dooley <conor@kernel.org>
To: Billy Tsai <billy_tsai@aspeedtech.com>
Cc: Lee Jones <lee@kernel.org>, Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>, Joel Stanley <joel@jms.id.au>,
	Andrew Jeffery <andrew@codeconstruct.com.au>,
	Linus Walleij <linusw@kernel.org>,
	Bartosz Golaszewski <brgl@kernel.org>,
	Ryan Chen <ryan_chen@aspeedtech.com>,
	Andrew Jeffery <andrew@aj.id.au>,
	"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
	"linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org>,
	"linux-aspeed@lists.ozlabs.org" <linux-aspeed@lists.ozlabs.org>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	"openbmc@lists.ozlabs.org" <openbmc@lists.ozlabs.org>,
	"linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org>,
	"linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>
Subject: Re: [PATCH v7 1/3] dt-bindings: pinctrl: Add
 aspeed,ast2700-soc0-pinctrl
Message-ID: <20260420-footprint-both-967ccd6c120c@spud>
References: <20260416-upstream_pinctrl-v7-0-d72762253163@aspeedtech.com>
 <20260416-upstream_pinctrl-v7-1-d72762253163@aspeedtech.com>
 <20260416-brutishly-saga-ba7168a4cd14@spud>
 <OSQPR06MB7252EB0C2A1A3313DE49406B8B202@OSQPR06MB7252.apcprd06.prod.outlook.com>
 <20260417-anemia-borrower-fb90ac02b417@spud>
 <OSQPR06MB7252BD7967D2567AD6DA7A1D8B2F2@OSQPR06MB7252.apcprd06.prod.outlook.com>
X-Mailing-List: linux-aspeed@lists.ozlabs.org
List-Id: <linux-aspeed.lists.ozlabs.org>
List-Help: <mailto:linux-aspeed+help@lists.ozlabs.org>
List-Owner: <mailto:linux-aspeed+owner@lists.ozlabs.org>
List-Post: <mailto:linux-aspeed@lists.ozlabs.org>
List-Archive: <https://lore.kernel.org/linux-aspeed/>,
  <https://lists.ozlabs.org/pipermail/linux-aspeed/>
List-Subscribe: <mailto:linux-aspeed+subscribe@lists.ozlabs.org>,
  <mailto:linux-aspeed+subscribe-digest@lists.ozlabs.org>,
  <mailto:linux-aspeed+subscribe-nomail@lists.ozlabs.org>
List-Unsubscribe: <mailto:linux-aspeed+unsubscribe@lists.ozlabs.org>
Precedence: list
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha512;
	protocol="application/pgp-signature"; boundary="roj+lL+oXiCy3ZFO"
Content-Disposition: inline
In-Reply-To: <OSQPR06MB7252BD7967D2567AD6DA7A1D8B2F2@OSQPR06MB7252.apcprd06.prod.outlook.com>
X-Spam-Status: No, score=-0.2 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS
	autolearn=disabled version=4.0.1
X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-25) on lists.ozlabs.org
X-Spamd-Result: default: False [-2.31 / 15.00];
	SIGNED_PGP(-2.00)[];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[lists.ozlabs.org:s=201707:i=1];
	MID_RHS_NOT_FQDN(0.50)[];
	DMARC_POLICY_ALLOW(-0.50)[kernel.org,quarantine];
	MIME_GOOD(-0.20)[multipart/signed,text/plain];
	R_SPF_ALLOW(-0.20)[+ip6:2404:9400:21b9:f100::1];
	R_DKIM_ALLOW(-0.20)[kernel.org:s=k20201202];
	MAILLIST(-0.20)[generic];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-3935-lists,linux-aspeed=lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	RCVD_COUNT_THREE(0.00)[4];
	MIME_TRACE(0.00)[0:+,1:+,2:~];
	TO_DN_EQ_ADDR_SOME(0.00)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	MISSING_XM_UA(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	FROM_NEQ_ENVFROM(0.00)[conor@kernel.org,linux-aspeed@lists.ozlabs.org];
	FROM_HAS_DN(0.00)[];
	DKIM_TRACE(0.00)[kernel.org:+];
	TAGGED_RCPT(0.00)[linux-aspeed,dt];
	ASN(0.00)[asn:133159, ipnet:2404:9400:2000::/36, country:AU];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[18];
	TO_DN_SOME(0.00)[]
X-Rspamd-Queue-Id: AB3EF42F723
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr


--roj+lL+oXiCy3ZFO
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Mon, Apr 20, 2026 at 07:22:57AM +0000, Billy Tsai wrote:
> > > > > +=A0=A0=A0 properties:
> > > > > +=A0=A0=A0=A0=A0 function:
> > > > > +=A0=A0=A0=A0=A0=A0=A0 enum:
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - EMMC
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - JTAGDDR
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - JTAGM0
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - JTAGPCIEA
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - JTAGPCIEB
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - JTAGPSP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - JTAGSSP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - JTAGTSP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - JTAGUSB3A
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - JTAGUSB3B
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - PCIERC0PERST
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - PCIERC1PERST
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - TSPRSTN
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - UFSCLKI
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AD0
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AD1
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AH
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AHP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AHPD0
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AXH
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AXH2B
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AXHD1
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AXHP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AXHP2B
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AXHPD1
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BD0
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BD1
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BH
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BHP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BHPD0
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BXH
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BXH2A
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BXHD1
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BXHP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BXHP2A
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BXHPD1
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3AXH
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3AXH2B
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3AXHD
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3AXHP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3AXHP2B
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3AXHPD
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3BXH
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3BXH2A
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3BXHD
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3BXHP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3BXHP2A
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3BXHPD
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - VB
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - VGADDC
> > > > > +
> > > > > +=A0=A0=A0=A0=A0 groups:
> > > > > +=A0=A0=A0=A0=A0=A0=A0 enum:
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - EMMCCDN
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - EMMCG1
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - EMMCG4
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - EMMCG8
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - EMMCWPN
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - JTAG0
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - PCIERC0PERST
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - PCIERC1PERST
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - TSPRSTN
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - UFSCLKI
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2A
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AAP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2ABP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2ADAP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AH
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2AHAP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2B
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BAP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BBP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BDBP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BH
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB2BHBP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3A
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3AAP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3ABP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3B
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3BAP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - USB3BBP
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - VB0
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - VB1
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - VGADDC
> > > > > +=A0=A0=A0=A0=A0 pins:
> > > > > +=A0=A0=A0=A0=A0=A0=A0 enum:
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - AB13
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - AB14
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - AC13
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - AC14
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - AD13
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - AD14
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - AE13
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - AE14
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - AE15
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - AF13
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - AF14
> > > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0 - AF15
>=20
> > > > Why do you have groups and pins?
> > > > Is it valid in your device to have groups and pins in the same node?
>=20
> > > The intent is to support both group-based mux selection and
> > > configuration, as well as per-pin configuration.
>=20
> > > In our hardware:
> > > - `function` + `groups` are used for pinmux selection.
> > > - `pins` is used for per-pin configuration (e.g. drive strength,
> > >=A0=A0 bias settings).
> > > - `groups` may also be used for group-level configuration.
>=20
> > > As a result, both `groups` and `pins` may appear in the same node,
> > > but they serve different purposes and do not conflict:
> > > - `groups` selects the mux function and may apply configuration to
> > >=A0=A0 the entire group.
> > > - `pins` allows overriding or specifying configuration for individual
> > >=A0=A0 pins.
>=20
> > > In most cases, only one of them is needed, but both are allowed when
> > > both group-level and per-pin configuration are required.
>=20
> > To be honest, that sounds like your groups are not sufficiently
> > granular and should be reduced such that you can use them for pin
> > settings.
>=20
> The intent was to keep the binding flexible, but in practice the mixed
> use of `groups` and `pins` in the same node is not expected to be used.
>=20
> Given that, I agree this flexibility is unnecessary and makes the
> binding semantics less clear. I'll rework the binding to make the
> expected usage explicit rather than allowing combinations that do not
> correspond to a real use case.
>=20
> In particular, I'll split the constraints as follows:
>=20
> - For pinmux, the presence of `function` will require `groups`, and
>   `pins` will not be allowed. This reflects the hardware design, where
>   the groups are defined by the pins affected by a given mux expression
>=20
> - For pin configuration, exactly one of `groups` or `pins` will be
>   required (using oneOf), so that configuration is applied either at
>   group level or per-pin, but not both.
>=20
>=20
> - if:
>     required:
>       - function
>   then:
>     required:
>       - groups
>     not:
>       required:
>         - pins
>   else:
>     oneOf:
>       - required:
>           - groups
>         not:
>           required:
>             - pins
>       - required:
>           - pins
>         not:
>           required:
>             - groups
> Does this match what you had in mind?

It's an improvement I think, but I am wondering why you cannot do
without pins entirely and apply pinconf stuff at the group level?
Of course that may not be possible with the current groups, but if you
made the groups more granular, would it be possible?

--roj+lL+oXiCy3ZFO
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iHUEABYKAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCaeZTcAAKCRB4tDGHoIJi
0jjnAQCJjvUhxSmvm6JbWAIrKcOuvydUZBHto/wUhz9++BkJLwD9Fg/O6O+DtRL6
AYqmQLNXienEf51791AHyKXF5o+pJgs=
=NBXc
-----END PGP SIGNATURE-----

--roj+lL+oXiCy3ZFO--

