#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Dec 16 14:49:47 2020
# Process ID: 23848
# Current directory: C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1
# Command line: vivado.exe -log tempest_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tempest_top.tcl
# Log file: C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/tempest_top.vds
# Journal file: C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source tempest_top.tcl -notrace
Command: synth_design -top tempest_top -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/vgRAM/vgRAM.xco
C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/RAM/RAM.xco

INFO: [IP_Flow 19-2162] IP 'vgRAM' is locked:
* IP definition 'Block Memory Generator (6.1)' for IP 'vgRAM' has a newer major version in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc3s500evq100-4' used to customize the IP 'vgRAM' do not match.
INFO: [IP_Flow 19-2162] IP 'RAM' is locked:
* IP definition 'Block Memory Generator (6.1)' for IP 'RAM' has a newer major version in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc3s500evq100-4' used to customize the IP 'RAM' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21028
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1191.848 ; gain = 65.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tempest_top' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/tempest_top.v:3]
INFO: [Synth 8-638] synthesizing module 'T65' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65.vhd:105]
INFO: [Synth 8-3491] module 'T65_MCode' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_MCode.vhd:69' bound to instance 'mcode' of component 'T65_MCode' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65.vhd:208]
INFO: [Synth 8-638] synthesizing module 'T65_MCode' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_MCode.vhd:103]
INFO: [Synth 8-226] default block is never used [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_MCode.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'T65_MCode' (1#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_MCode.vhd:103]
INFO: [Synth 8-3491] module 'T65_ALU' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_ALU.vhd:64' bound to instance 'alu' of component 'T65_ALU' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65.vhd:241]
INFO: [Synth 8-638] synthesizing module 'T65_ALU' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_ALU.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'T65_ALU' (2#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_ALU.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'T65' (3#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65.vhd:105]
INFO: [Synth 8-6157] synthesizing module 'T65_Address_Decoder' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:129]
WARNING: [Synth 8-567] referenced signal 'RESET_n' should be on the sensitivity list [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:127]
INFO: [Synth 8-226] default block is never used [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:255]
INFO: [Synth 8-6157] synthesizing module 'RAM' [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/RAM/RAM.v:40]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (4#1) [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/RAM/RAM.v:40]
INFO: [Synth 8-6157] synthesizing module 'ROMX' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/ROMX_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROMX' (5#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/ROMX_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM1' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/ROM1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM1' (6#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/ROM1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM3' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/ROM3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM3' (7#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/ROM3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM5' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/ROM5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM5' (8#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/ROM5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM7' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/ROM7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM7' (9#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/ROM7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'T65_Address_Decoder' (10#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'clk_gen_top' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/clk_gen_top.v:21]
INFO: [Synth 8-6157] synthesizing module 'dcm' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/dcm.v:25]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (11#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (12#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
INFO: [Synth 8-6157] synthesizing module 'DCM_SP' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:10837]
	Parameter CLKDV_DIVIDE bound to: 2.000000 - type: double 
	Parameter CLKFX_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFX_MULTIPLY bound to: 3 - type: integer 
	Parameter CLKIN_DIVIDE_BY_2 bound to: FALSE - type: string 
	Parameter CLKIN_PERIOD bound to: 31.250000 - type: double 
	Parameter CLKOUT_PHASE_SHIFT bound to: NONE - type: string 
	Parameter CLK_FEEDBACK bound to: 1X - type: string 
	Parameter DESKEW_ADJUST bound to: SYSTEM_SYNCHRONOUS - type: string 
	Parameter DFS_FREQUENCY_MODE bound to: LOW - type: string 
	Parameter DLL_FREQUENCY_MODE bound to: LOW - type: string 
	Parameter DSS_MODE bound to: NONE - type: string 
	Parameter DUTY_CYCLE_CORRECTION bound to: TRUE - type: string 
	Parameter FACTORY_JF bound to: 16'b1100000010000000 
	Parameter PHASE_SHIFT bound to: 0 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DCM_SP' (13#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:10837]
INFO: [Synth 8-6155] done synthesizing module 'dcm' (14#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/dcm.v:25]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_top' (15#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/clk_gen_top.v:21]
INFO: [Synth 8-6157] synthesizing module 'vg_top' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_top.v:21]
INFO: [Synth 8-6157] synthesizing module 'data_out' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/data_out.v:21]
WARNING: [Synth 8-567] referenced signal 'DVYa' should be on the sensitivity list [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/data_out.v:68]
INFO: [Synth 8-6155] done synthesizing module 'data_out' (16#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/data_out.v:21]
INFO: [Synth 8-6157] synthesizing module 'vg_state' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_state.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_state.v:181]
INFO: [Synth 8-6155] done synthesizing module 'vg_state' (17#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_state.v:21]
INFO: [Synth 8-6157] synthesizing module 'vg_fsm_cntrl' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_fsm_cntrl.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vg_fsm_cntrl' (18#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_fsm_cntrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'vg_data_shifter' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_data_shifter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vg_data_shifter' (19#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_data_shifter.v:21]
INFO: [Synth 8-6157] synthesizing module 'vg_sp_pc' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_sp_pc.v:21]
WARNING: [Synth 8-567] referenced signal 'IB' should be on the sensitivity list [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_sp_pc.v:72]
INFO: [Synth 8-6155] done synthesizing module 'vg_sp_pc' (20#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_sp_pc.v:21]
INFO: [Synth 8-6157] synthesizing module 'vg_vec_timer_cntrl' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_vec_timer_cntrl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vg_vec_timer_cntrl' (21#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_vec_timer_cntrl.v:21]
INFO: [Synth 8-6157] synthesizing module 'vg_vec_timer' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_vec_timer.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vg_vec_timer' (22#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_vec_timer.v:21]
INFO: [Synth 8-6157] synthesizing module 'vg_addr_dec' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_addr_dec_sim.v:1]
INFO: [Synth 8-6157] synthesizing module 'vgRAM' [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/vgRAM/vgRAM.v:40]
INFO: [Synth 8-6155] done synthesizing module 'vgRAM' (23#1) [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/vgRAM/vgRAM.v:40]
INFO: [Synth 8-6157] synthesizing module 'vgROM' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/vgROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vgROM' (24#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/vgROM_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_addr_dec_sim.v:66]
INFO: [Synth 8-6155] done synthesizing module 'vg_addr_dec' (25#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_addr_dec_sim.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vg_top' (26#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_top.v:21]
INFO: [Synth 8-6157] synthesizing module 'Schematic_3B' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/Schematic_3B.v:22]
INFO: [Synth 8-6157] synthesizing module 'MB_Address_Decode' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_Address_Decode.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MB_Address_Decode' (27#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_Address_Decode.v:21]
INFO: [Synth 8-6157] synthesizing module 'POKEY_TOP' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/POKEY_TOP.v:21]
INFO: [Synth 8-638] synthesizing module 'ASTEROIDS_POKEY' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/asteroids_pokey.vhd:70]
INFO: [Synth 8-226] default block is never used [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/asteroids_pokey.vhd:268]
WARNING: [Synth 8-614] signal 'pot_fin' is read in the process but is not in the sensitivity list [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/asteroids_pokey.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'ASTEROIDS_POKEY' (28#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/asteroids_pokey.vhd:70]
WARNING: [Synth 8-567] referenced signal 'EDB_IN' should be on the sensitivity list [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/POKEY_TOP.v:90]
INFO: [Synth 8-6155] done synthesizing module 'POKEY_TOP' (29#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/POKEY_TOP.v:21]
INFO: [Synth 8-6157] synthesizing module 'MB_Top' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_Top.v:21]
INFO: [Synth 8-6157] synthesizing module 'MB_Timer_Control' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_Timer_Control.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MB_Timer_Control' (30#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_Timer_Control.v:21]
INFO: [Synth 8-6157] synthesizing module 'MBControl1' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MBControl1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MBControl1' (31#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MBControl1.v:21]
INFO: [Synth 8-6157] synthesizing module 'MBControl2' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MBControl2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MBControl2' (32#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MBControl2.v:21]
INFO: [Synth 8-6157] synthesizing module 'MBControl3' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MBControl3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MBControl3' (33#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MBControl3.v:23]
INFO: [Synth 8-6157] synthesizing module 'MB_A1' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_A1.v:19]
INFO: [Synth 8-6155] done synthesizing module 'MB_A1' (34#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_A1.v:19]
INFO: [Synth 8-6157] synthesizing module 'MB_B1' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_B1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MB_B1' (35#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_B1.v:21]
INFO: [Synth 8-6157] synthesizing module 'MB_Program_Counter' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_Program_Counter.v:19]
INFO: [Synth 8-6155] done synthesizing module 'MB_Program_Counter' (36#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_Program_Counter.v:19]
INFO: [Synth 8-6157] synthesizing module 'ALU_Top' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/ALU_Top.v:21]
INFO: [Synth 8-638] synthesizing module 'am2901_E2' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901_E2.vhd:25]
INFO: [Synth 8-3491] module 'ram_regs_E2' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:8' bound to instance 'u1' of component 'ram_regs_E2' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901_E2.vhd:36]
INFO: [Synth 8-638] synthesizing module 'ram_regs_E2' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:17]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
INFO: [Synth 8-638] synthesizing module 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:21]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ureg' (37#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:21]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:26]
WARNING: [Synth 8-614] signal 'ram_en' is read in the process but is not in the sensitivity list [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ram_regs_E2' (38#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs_E2.vhd:17]
INFO: [Synth 8-3491] module 'q_reg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/q_reg.vhd:8' bound to instance 'u2' of component 'q_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901_E2.vhd:37]
INFO: [Synth 8-638] synthesizing module 'q_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/q_reg.vhd:16]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'u1' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/q_reg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'q_reg' (39#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/q_reg.vhd:16]
INFO: [Synth 8-3491] module 'src_op' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/src_op.vhd:7' bound to instance 'u3' of component 'src_op' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901_E2.vhd:38]
INFO: [Synth 8-638] synthesizing module 'src_op' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/src_op.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'src_op' (40#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/src_op.vhd:13]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/alu.vhd:7' bound to instance 'u4' of component 'alu' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901_E2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/alu.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/alu.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'alu' (41#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/alu.vhd:17]
INFO: [Synth 8-3491] module 'out_mux' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/out_mux.vhd:7' bound to instance 'u5' of component 'out_mux' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901_E2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'out_mux' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/out_mux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'out_mux' (42#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/out_mux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'am2901_E2' (43#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901_E2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'am2901' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901.vhd:24]
INFO: [Synth 8-3491] module 'ram_regs' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:8' bound to instance 'u1' of component 'ram_regs' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901.vhd:35]
INFO: [Synth 8-638] synthesizing module 'ram_regs' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:16]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ureg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ureg.vhd:14' bound to instance 'ram' of component 'ureg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:25]
WARNING: [Synth 8-614] signal 'ram_en' is read in the process but is not in the sensitivity list [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ram_regs' (44#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/ram_regs.vhd:16]
INFO: [Synth 8-3491] module 'q_reg' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/q_reg.vhd:8' bound to instance 'u2' of component 'q_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901.vhd:36]
INFO: [Synth 8-3491] module 'src_op' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/src_op.vhd:7' bound to instance 'u3' of component 'src_op' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901.vhd:37]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/alu.vhd:7' bound to instance 'u4' of component 'alu' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901.vhd:38]
INFO: [Synth 8-3491] module 'out_mux' declared at 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/out_mux.vhd:7' bound to instance 'u5' of component 'out_mux' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'am2901' (45#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/am2901/am2901.vhd:24]
WARNING: [Synth 8-567] referenced signal 'YLO' should be on the sensitivity list [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/ALU_Top.v:113]
WARNING: [Synth 8-567] referenced signal 'ALU_LOWER_OUT' should be on the sensitivity list [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/ALU_Top.v:113]
WARNING: [Synth 8-567] referenced signal 'YHI' should be on the sensitivity list [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/ALU_Top.v:113]
WARNING: [Synth 8-567] referenced signal 'ALU_UPPER_OUT' should be on the sensitivity list [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/ALU_Top.v:113]
WARNING: [Synth 8-567] referenced signal 'EDB_IN' should be on the sensitivity list [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/ALU_Top.v:113]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Top' (46#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/ALU_Top.v:21]
WARNING: [Synth 8-7071] port 'alu_upper_tmp' of module 'ALU_Top' is unconnected for instance 'ALUs' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_Top.v:108]
WARNING: [Synth 8-7071] port 'alu_lower_tmp' of module 'ALU_Top' is unconnected for instance 'ALUs' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_Top.v:108]
WARNING: [Synth 8-7023] instance 'ALUs' of module 'ALU_Top' has 18 connections declared, but only 16 given [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_Top.v:108]
INFO: [Synth 8-6157] synthesizing module 'CombinedROM' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/CombinedROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CombinedROM' (47#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/.Xil/Vivado-23848-DESKTOP-BAT3C69/realtime/CombinedROM_stub.v:6]
WARNING: [Synth 8-567] referenced signal 'CombinedROMS' should be on the sensitivity list [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_Top.v:128]
INFO: [Synth 8-6155] done synthesizing module 'MB_Top' (48#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_Top.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Schematic_3B' (49#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/Schematic_3B.v:22]
INFO: [Synth 8-6155] done synthesizing module 'tempest_top' (50#1) [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/tempest_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1286.844 ; gain = 160.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1304.777 ; gain = 178.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1304.777 ; gain = 178.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1304.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'clocks/clk32_to_clk96/CLKIN_IBUFG_INST' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-365] DCM_ADV instance 'clocks/clk32_to_clk96/DCM_SP_INST' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
WARNING: [Netlist 29-365] DCM_ADV instance 'clocks/clk32_to_clk96/DCM_SP_INST' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/ROMX/ROMX/ROMX_in_context.xdc] for cell 'addr_dec/ROMX'
Finished Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/ROMX/ROMX/ROMX_in_context.xdc] for cell 'addr_dec/ROMX'
Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/ROM1/ROM1/ROM1_in_context.xdc] for cell 'addr_dec/ROM1'
Finished Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/ROM1/ROM1/ROM1_in_context.xdc] for cell 'addr_dec/ROM1'
Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/ROM3/ROM3/ROM3_in_context.xdc] for cell 'addr_dec/ROM3'
Finished Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/ROM3/ROM3/ROM3_in_context.xdc] for cell 'addr_dec/ROM3'
Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/ROM5/ROM5/ROM5_in_context.xdc] for cell 'addr_dec/ROM5'
Finished Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/ROM5/ROM5/ROM5_in_context.xdc] for cell 'addr_dec/ROM5'
Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/ROM7/ROM7/ROM7_in_context.xdc] for cell 'addr_dec/ROM7'
Finished Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/ROM7/ROM7/ROM7_in_context.xdc] for cell 'addr_dec/ROM7'
Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/vgROM/vgROM/vgROM_in_context.xdc] for cell 'vg_top/ADEC/vgROM'
Finished Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/vgROM/vgROM/vgROM_in_context.xdc] for cell 'vg_top/ADEC/vgROM'
Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/CombinedROM/CombinedROM/CombinedROM_in_context.xdc] for cell 'MB/MB/ROM_MB'
Finished Parsing XDC File [c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/CombinedROM/CombinedROM/CombinedROM_in_context.xdc] for cell 'MB/MB/ROM_MB'
Parsing XDC File [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_i'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'clk_i'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'sw_i[0]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw_i[1]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw_i[2]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw_i[3]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw_i[4]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw_i[5]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw_i[6]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw_i[7]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw_i[8]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw_i[9]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw_i[10]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw_i[11]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw_i[12]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw_i[13]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw_i[14]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw_i[15]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led_o[8]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'led_o[9]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led_o[10]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'led_o[11]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led_o[12]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led_o[13]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led_o[14]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led_o[15]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'rgb1_blue_o'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'rgb1_green_o'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'rgb1_red_o'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'rgb2_blue_o'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'rgb2_green_o'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'rgb2_red_o'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[0]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[1]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[2]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[3]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[4]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[5]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[6]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[7]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[0]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[1]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[2]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[3]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[4]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[5]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[6]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[7]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'rstn_i'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'btnc_i'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'btnu_i'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'btnl_i'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'btnr_i'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'btnd_i'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'vga_red_o[0]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'vga_red_o[1]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'vga_red_o[2]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'vga_red_o[3]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'vga_green_o[0]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'vga_green_o[1]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'vga_green_o[2]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'vga_green_o[3]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'vga_blue_o[0]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'vga_blue_o[1]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'vga_blue_o[2]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'vga_blue_o[3]'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'vga_hs_o'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'vga_vs_o'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'pwm_audio_o'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'pwm_sdaudio_o'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:216]
WARNING: [Vivado 12-508] No pins matched 'Inst_Audio/DDR/rstn_reg/C'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:258]
WARNING: [Vivado 12-508] No pins matched 'Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r*/PRE'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:258]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[*]/D} -hier'. [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc:261]
Finished Parsing XDC File [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/tempest_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/constrs_1/imports/TEMPEST/est/project_1/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tempest_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tempest_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1393.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DCM_SP => MMCME2_ADV: 1 instance 
  IBUFG => IBUF: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1393.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1393.887 ; gain = 267.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1393.887 ; gain = 267.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for vg_top/ADEC/vgRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for addr_dec/RAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for addr_dec/ROMX. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for addr_dec/ROM1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for addr_dec/ROM3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for addr_dec/ROM5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for addr_dec/ROM7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vg_top/ADEC/vgROM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MB/MB/ROM_MB. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1393.887 ; gain = 267.719
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'prev_state_reg' in module 'vg_state'
WARNING: [Synth 8-327] inferring latch for variable 'Din_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:476]
WARNING: [Synth 8-327] inferring latch for variable 'Din_MB_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:477]
WARNING: [Synth 8-327] inferring latch for variable 'Din_RAM_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:481]
WARNING: [Synth 8-327] inferring latch for variable 'Din_VG_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:504]
WARNING: [Synth 8-327] inferring latch for variable 'IO_n_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:135]
WARNING: [Synth 8-327] inferring latch for variable 'VMEM_n_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'SD_en_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:136]
WARNING: [Synth 8-327] inferring latch for variable 'Dout_ROM_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:513]
WARNING: [Synth 8-327] inferring latch for variable 'AA_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'ROM_latch_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/T65_Address_Decoder.v:131]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                             0000 |                             0000
                 iSTATE7 |                             0001 |                             1001
                 iSTATE8 |                             0010 |                             1000
                 iSTATE3 |                             0011 |                             1011
                 iSTATE4 |                             0100 |                             1010
                 iSTATE2 |                             0101 |                             1100
                 iSTATE1 |                             0110 |                             1101
                 iSTATE9 |                             0111 |                             1111
                iSTATE10 |                             1000 |                             1110
                  iSTATE |                             1001 |                             0011
                 iSTATE0 |                             1010 |                             0010
                 iSTATE5 |                             1011 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prev_state_reg' using encoding 'sequential' in module 'vg_state'
WARNING: [Synth 8-327] inferring latch for variable 'IB_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_sp_pc.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'sOut_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_sp_pc.v:112]
WARNING: [Synth 8-327] inferring latch for variable 's3_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_sp_pc.v:115]
WARNING: [Synth 8-327] inferring latch for variable 's2_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_sp_pc.v:114]
WARNING: [Synth 8-327] inferring latch for variable 's1_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_sp_pc.v:113]
WARNING: [Synth 8-327] inferring latch for variable 's0_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_sp_pc.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'DVG_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/vg_addr_dec_sim.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'A1_Out_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/MB_A1.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'EDB_OUT_foo_reg' [C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/imports/TEMPEST/ALU_Top.v:115]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1393.887 ; gain = 267.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 15    
	   3 Input    7 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 6     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 9     
	   3 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 15    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 60    
	                7 Bit    Registers := 10    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 93    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 41    
+---Muxes : 
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 5     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   4 Input    9 Bit        Muxes := 2     
	   3 Input    9 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 61    
	   8 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 57    
	   4 Input    4 Bit        Muxes := 14    
	   3 Input    4 Bit        Muxes := 10    
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	  30 Input    4 Bit        Muxes := 1     
	  16 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 11    
	   3 Input    3 Bit        Muxes := 2     
	  13 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	  15 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 31    
	   3 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 8     
	   7 Input    2 Bit        Muxes := 8     
	   8 Input    2 Bit        Muxes := 3     
	  16 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	  13 Input    2 Bit        Muxes := 4     
	  15 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 25    
	   2 Input    1 Bit        Muxes := 251   
	   3 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 38    
	   7 Input    1 Bit        Muxes := 15    
	   8 Input    1 Bit        Muxes := 13    
	  13 Input    1 Bit        Muxes := 13    
	  16 Input    1 Bit        Muxes := 31    
	   5 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1393.887 ; gain = 267.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|MB_A1       | A1_Out     | 32x8          | LUT            | 
|MB_Top      | A1/A1_Out  | 32x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.887 ; gain = 267.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.887 ; gain = 267.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1403.945 ; gain = 277.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MBi_497:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin MBi_498:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin MBi_499:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin MBi_500:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin MBi_503:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin MBi_504:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin MBi_505:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin MBi_506:en to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1418.766 ; gain = 292.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1418.766 ; gain = 292.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1418.766 ; gain = 292.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1418.766 ; gain = 292.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1418.766 ; gain = 292.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1418.766 ; gain = 292.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |CombinedROM   |         1|
|2     |RAM           |         1|
|3     |ROMX          |         1|
|4     |ROM1          |         1|
|5     |ROM3          |         1|
|6     |ROM5          |         1|
|7     |ROM7          |         1|
|8     |vgRAM         |         1|
|9     |vgROM         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CombinedROM |     1|
|2     |RAM         |     1|
|3     |ROM1        |     1|
|4     |ROM3        |     1|
|5     |ROM5        |     1|
|6     |ROM7        |     1|
|7     |ROMX        |     1|
|8     |vgRAM       |     1|
|9     |vgROM       |     1|
|10    |BUFG        |     9|
|11    |CARRY4      |    24|
|12    |DCM_SP      |     1|
|13    |LUT1        |    31|
|14    |LUT2        |   157|
|15    |LUT3        |   155|
|16    |LUT4        |   124|
|17    |LUT5        |   213|
|18    |LUT6        |   541|
|19    |MUXF7       |    45|
|20    |MUXF8       |    16|
|21    |FDCE        |   163|
|22    |FDPE        |    26|
|23    |FDRE        |   330|
|24    |FDSE        |     9|
|25    |LD          |   105|
|26    |LDC         |    18|
|27    |IBUF        |     2|
|28    |IBUFG       |     1|
|29    |OBUF        |    35|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1418.766 ; gain = 292.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 1418.766 ; gain = 203.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1418.766 ; gain = 292.598
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20191124 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM.edif ...
ngc2edif: Total memory usage is 4320088 kilobytes

Reading core file 'c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/RAM/RAM.ngc' for (cell view 'RAM', library 'work')
Parsing EDIF File [./.ngc2edfcache/RAM_ngc_c4929609.edif]
Finished Parsing EDIF File [./.ngc2edfcache/RAM_ngc_c4929609.edif]
Release 14.7 - ngc2edif P_INT.20191124 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design vgRAM.ngc ...
WARNING:NetListWriters:298 - No output is written to vgRAM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file vgRAM.edif ...
ngc2edif: Total memory usage is 4320088 kilobytes

Reading core file 'c:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.srcs/sources_1/ip/vgRAM/vgRAM.ngc' for (cell view 'vgRAM', library 'work')
Parsing EDIF File [./.ngc2edfcache/vgRAM_ngc_73ae2856.edif]
Finished Parsing EDIF File [./.ngc2edfcache/vgRAM_ngc_73ae2856.edif]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1436.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'clocks/clk32_to_clk96/CLKIN_IBUFG_INST' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-365] DCM_ADV instance 'clocks/clk32_to_clk96/DCM_SP_INST' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
WARNING: [Netlist 29-365] DCM_ADV instance 'clocks/clk32_to_clk96/DCM_SP_INST' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20191124
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 21 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1436.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  DCM_SP => MMCME2_ADV: 1 instance 
  IBUFG => IBUF: 1 instance 
  LD => LDCE: 85 instances
  LD => LDCE (inverted pins: G): 20 instances
  LDC => LDCE: 17 instances
  LDC => LDCE (inverted pins: G): 1 instance 
  RAMB16_S4_S4 => RAMB18E1: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
174 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1436.418 ; gain = 310.250
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alan/Documents/GitHub/Tempest/tempest/tempest.runs/synth_1/tempest_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tempest_top_utilization_synth.rpt -pb tempest_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 16 14:51:06 2020...
