---
title: Lower udiv, sdiv, urem, srem opcodes
status: closed
priority: 2
issue-type: task
created-at: "2026-01-07T09:09:20.945976+02:00"
closed-at: "2026-01-07T09:25:29.448849+02:00"
---

File: src/generated/aarch64_lower_generated.zig add to .binary switch
Opcodes: udiv, sdiv (division), urem, srem (remainder)
Implementation per opcode (~40 lines each):
- udiv: Get operands, allocate dst, emit udiv instruction
- sdiv: Same with sdiv instruction
- urem: udiv + msub (remainder = dividend - divisor * quotient)
- srem: sdiv + msub
Dependencies: None
Estimated: 1 day
Test: lower_test.zig - test each opcode
