
Rocnikovkad.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002614  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  080026d4  080026d4  000036d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002718  08002718  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002718  08002718  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002718  08002718  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002718  08002718  00003718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800271c  0800271c  0000371c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002720  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  2000000c  0800272c  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000e4  0800272c  000040e4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000092d4  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cb4  00000000  00000000  0000d308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000950  00000000  00000000  0000efc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000714  00000000  00000000  0000f910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012b89  00000000  00000000  00010024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d225  00000000  00000000  00022bad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007111e  00000000  00000000  0002fdd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a0ef0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ff4  00000000  00000000  000a0f34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000a2f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080026bc 	.word	0x080026bc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080026bc 	.word	0x080026bc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA4   ------> ADC1_IN4
*/
void MX_GPIO_Init(void)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b08b      	sub	sp, #44	@ 0x2c
 8000224:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000226:	2414      	movs	r4, #20
 8000228:	193b      	adds	r3, r7, r4
 800022a:	0018      	movs	r0, r3
 800022c:	2314      	movs	r3, #20
 800022e:	001a      	movs	r2, r3
 8000230:	2100      	movs	r1, #0
 8000232:	f002 fa17 	bl	8002664 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000236:	4b3c      	ldr	r3, [pc, #240]	@ (8000328 <MX_GPIO_Init+0x108>)
 8000238:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800023a:	4b3b      	ldr	r3, [pc, #236]	@ (8000328 <MX_GPIO_Init+0x108>)
 800023c:	2104      	movs	r1, #4
 800023e:	430a      	orrs	r2, r1
 8000240:	635a      	str	r2, [r3, #52]	@ 0x34
 8000242:	4b39      	ldr	r3, [pc, #228]	@ (8000328 <MX_GPIO_Init+0x108>)
 8000244:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000246:	2204      	movs	r2, #4
 8000248:	4013      	ands	r3, r2
 800024a:	613b      	str	r3, [r7, #16]
 800024c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800024e:	4b36      	ldr	r3, [pc, #216]	@ (8000328 <MX_GPIO_Init+0x108>)
 8000250:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000252:	4b35      	ldr	r3, [pc, #212]	@ (8000328 <MX_GPIO_Init+0x108>)
 8000254:	2120      	movs	r1, #32
 8000256:	430a      	orrs	r2, r1
 8000258:	635a      	str	r2, [r3, #52]	@ 0x34
 800025a:	4b33      	ldr	r3, [pc, #204]	@ (8000328 <MX_GPIO_Init+0x108>)
 800025c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800025e:	2220      	movs	r2, #32
 8000260:	4013      	ands	r3, r2
 8000262:	60fb      	str	r3, [r7, #12]
 8000264:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000266:	4b30      	ldr	r3, [pc, #192]	@ (8000328 <MX_GPIO_Init+0x108>)
 8000268:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800026a:	4b2f      	ldr	r3, [pc, #188]	@ (8000328 <MX_GPIO_Init+0x108>)
 800026c:	2101      	movs	r1, #1
 800026e:	430a      	orrs	r2, r1
 8000270:	635a      	str	r2, [r3, #52]	@ 0x34
 8000272:	4b2d      	ldr	r3, [pc, #180]	@ (8000328 <MX_GPIO_Init+0x108>)
 8000274:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000276:	2201      	movs	r2, #1
 8000278:	4013      	ands	r3, r2
 800027a:	60bb      	str	r3, [r7, #8]
 800027c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800027e:	4b2a      	ldr	r3, [pc, #168]	@ (8000328 <MX_GPIO_Init+0x108>)
 8000280:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000282:	4b29      	ldr	r3, [pc, #164]	@ (8000328 <MX_GPIO_Init+0x108>)
 8000284:	2102      	movs	r1, #2
 8000286:	430a      	orrs	r2, r1
 8000288:	635a      	str	r2, [r3, #52]	@ 0x34
 800028a:	4b27      	ldr	r3, [pc, #156]	@ (8000328 <MX_GPIO_Init+0x108>)
 800028c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800028e:	2202      	movs	r2, #2
 8000290:	4013      	ands	r3, r2
 8000292:	607b      	str	r3, [r7, #4]
 8000294:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000296:	2380      	movs	r3, #128	@ 0x80
 8000298:	019b      	lsls	r3, r3, #6
 800029a:	4824      	ldr	r0, [pc, #144]	@ (800032c <MX_GPIO_Init+0x10c>)
 800029c:	2200      	movs	r2, #0
 800029e:	0019      	movs	r1, r3
 80002a0:	f000 fd62 	bl	8000d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80002a4:	23a0      	movs	r3, #160	@ 0xa0
 80002a6:	05db      	lsls	r3, r3, #23
 80002a8:	2200      	movs	r2, #0
 80002aa:	2102      	movs	r1, #2
 80002ac:	0018      	movs	r0, r3
 80002ae:	f000 fd5b 	bl	8000d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80002b2:	193b      	adds	r3, r7, r4
 80002b4:	2280      	movs	r2, #128	@ 0x80
 80002b6:	0192      	lsls	r2, r2, #6
 80002b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ba:	193b      	adds	r3, r7, r4
 80002bc:	2201      	movs	r2, #1
 80002be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002c0:	193b      	adds	r3, r7, r4
 80002c2:	2200      	movs	r2, #0
 80002c4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002c6:	193b      	adds	r3, r7, r4
 80002c8:	2200      	movs	r2, #0
 80002ca:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002cc:	193b      	adds	r3, r7, r4
 80002ce:	4a17      	ldr	r2, [pc, #92]	@ (800032c <MX_GPIO_Init+0x10c>)
 80002d0:	0019      	movs	r1, r3
 80002d2:	0010      	movs	r0, r2
 80002d4:	f000 fbd6 	bl	8000a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80002d8:	193b      	adds	r3, r7, r4
 80002da:	2202      	movs	r2, #2
 80002dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002de:	193b      	adds	r3, r7, r4
 80002e0:	2201      	movs	r2, #1
 80002e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002e4:	193b      	adds	r3, r7, r4
 80002e6:	2200      	movs	r2, #0
 80002e8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002ea:	193b      	adds	r3, r7, r4
 80002ec:	2200      	movs	r2, #0
 80002ee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002f0:	193a      	adds	r2, r7, r4
 80002f2:	23a0      	movs	r3, #160	@ 0xa0
 80002f4:	05db      	lsls	r3, r3, #23
 80002f6:	0011      	movs	r1, r2
 80002f8:	0018      	movs	r0, r3
 80002fa:	f000 fbc3 	bl	8000a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80002fe:	193b      	adds	r3, r7, r4
 8000300:	2210      	movs	r2, #16
 8000302:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000304:	193b      	adds	r3, r7, r4
 8000306:	2203      	movs	r2, #3
 8000308:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800030a:	193b      	adds	r3, r7, r4
 800030c:	2200      	movs	r2, #0
 800030e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000310:	193a      	adds	r2, r7, r4
 8000312:	23a0      	movs	r3, #160	@ 0xa0
 8000314:	05db      	lsls	r3, r3, #23
 8000316:	0011      	movs	r1, r2
 8000318:	0018      	movs	r0, r3
 800031a:	f000 fbb3 	bl	8000a84 <HAL_GPIO_Init>

}
 800031e:	46c0      	nop			@ (mov r8, r8)
 8000320:	46bd      	mov	sp, r7
 8000322:	b00b      	add	sp, #44	@ 0x2c
 8000324:	bd90      	pop	{r4, r7, pc}
 8000326:	46c0      	nop			@ (mov r8, r8)
 8000328:	40021000 	.word	0x40021000
 800032c:	50000800 	.word	0x50000800

08000330 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000334:	4b1b      	ldr	r3, [pc, #108]	@ (80003a4 <MX_I2C1_Init+0x74>)
 8000336:	4a1c      	ldr	r2, [pc, #112]	@ (80003a8 <MX_I2C1_Init+0x78>)
 8000338:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10805D88;
 800033a:	4b1a      	ldr	r3, [pc, #104]	@ (80003a4 <MX_I2C1_Init+0x74>)
 800033c:	4a1b      	ldr	r2, [pc, #108]	@ (80003ac <MX_I2C1_Init+0x7c>)
 800033e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000340:	4b18      	ldr	r3, [pc, #96]	@ (80003a4 <MX_I2C1_Init+0x74>)
 8000342:	2200      	movs	r2, #0
 8000344:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000346:	4b17      	ldr	r3, [pc, #92]	@ (80003a4 <MX_I2C1_Init+0x74>)
 8000348:	2201      	movs	r2, #1
 800034a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800034c:	4b15      	ldr	r3, [pc, #84]	@ (80003a4 <MX_I2C1_Init+0x74>)
 800034e:	2200      	movs	r2, #0
 8000350:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000352:	4b14      	ldr	r3, [pc, #80]	@ (80003a4 <MX_I2C1_Init+0x74>)
 8000354:	2200      	movs	r2, #0
 8000356:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000358:	4b12      	ldr	r3, [pc, #72]	@ (80003a4 <MX_I2C1_Init+0x74>)
 800035a:	2200      	movs	r2, #0
 800035c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800035e:	4b11      	ldr	r3, [pc, #68]	@ (80003a4 <MX_I2C1_Init+0x74>)
 8000360:	2200      	movs	r2, #0
 8000362:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000364:	4b0f      	ldr	r3, [pc, #60]	@ (80003a4 <MX_I2C1_Init+0x74>)
 8000366:	2200      	movs	r2, #0
 8000368:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800036a:	4b0e      	ldr	r3, [pc, #56]	@ (80003a4 <MX_I2C1_Init+0x74>)
 800036c:	0018      	movs	r0, r3
 800036e:	f000 fd19 	bl	8000da4 <HAL_I2C_Init>
 8000372:	1e03      	subs	r3, r0, #0
 8000374:	d001      	beq.n	800037a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000376:	f000 f919 	bl	80005ac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800037a:	4b0a      	ldr	r3, [pc, #40]	@ (80003a4 <MX_I2C1_Init+0x74>)
 800037c:	2100      	movs	r1, #0
 800037e:	0018      	movs	r0, r3
 8000380:	f001 f916 	bl	80015b0 <HAL_I2CEx_ConfigAnalogFilter>
 8000384:	1e03      	subs	r3, r0, #0
 8000386:	d001      	beq.n	800038c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000388:	f000 f910 	bl	80005ac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800038c:	4b05      	ldr	r3, [pc, #20]	@ (80003a4 <MX_I2C1_Init+0x74>)
 800038e:	2100      	movs	r1, #0
 8000390:	0018      	movs	r0, r3
 8000392:	f001 f959 	bl	8001648 <HAL_I2CEx_ConfigDigitalFilter>
 8000396:	1e03      	subs	r3, r0, #0
 8000398:	d001      	beq.n	800039e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800039a:	f000 f907 	bl	80005ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800039e:	46c0      	nop			@ (mov r8, r8)
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	20000028 	.word	0x20000028
 80003a8:	40005400 	.word	0x40005400
 80003ac:	10805d88 	.word	0x10805d88

080003b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80003b0:	b590      	push	{r4, r7, lr}
 80003b2:	b093      	sub	sp, #76	@ 0x4c
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b8:	2334      	movs	r3, #52	@ 0x34
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	0018      	movs	r0, r3
 80003be:	2314      	movs	r3, #20
 80003c0:	001a      	movs	r2, r3
 80003c2:	2100      	movs	r1, #0
 80003c4:	f002 f94e 	bl	8002664 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003c8:	2418      	movs	r4, #24
 80003ca:	193b      	adds	r3, r7, r4
 80003cc:	0018      	movs	r0, r3
 80003ce:	231c      	movs	r3, #28
 80003d0:	001a      	movs	r2, r3
 80003d2:	2100      	movs	r1, #0
 80003d4:	f002 f946 	bl	8002664 <memset>
  if(i2cHandle->Instance==I2C1)
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	4a35      	ldr	r2, [pc, #212]	@ (80004b4 <HAL_I2C_MspInit+0x104>)
 80003de:	4293      	cmp	r3, r2
 80003e0:	d163      	bne.n	80004aa <HAL_I2C_MspInit+0xfa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80003e2:	193b      	adds	r3, r7, r4
 80003e4:	2202      	movs	r2, #2
 80003e6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80003e8:	193b      	adds	r3, r7, r4
 80003ea:	2200      	movs	r2, #0
 80003ec:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003ee:	193b      	adds	r3, r7, r4
 80003f0:	0018      	movs	r0, r3
 80003f2:	f001 fc99 	bl	8001d28 <HAL_RCCEx_PeriphCLKConfig>
 80003f6:	1e03      	subs	r3, r0, #0
 80003f8:	d001      	beq.n	80003fe <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80003fa:	f000 f8d7 	bl	80005ac <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80003fe:	4b2e      	ldr	r3, [pc, #184]	@ (80004b8 <HAL_I2C_MspInit+0x108>)
 8000400:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000402:	4b2d      	ldr	r3, [pc, #180]	@ (80004b8 <HAL_I2C_MspInit+0x108>)
 8000404:	2104      	movs	r1, #4
 8000406:	430a      	orrs	r2, r1
 8000408:	635a      	str	r2, [r3, #52]	@ 0x34
 800040a:	4b2b      	ldr	r3, [pc, #172]	@ (80004b8 <HAL_I2C_MspInit+0x108>)
 800040c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800040e:	2204      	movs	r2, #4
 8000410:	4013      	ands	r3, r2
 8000412:	617b      	str	r3, [r7, #20]
 8000414:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000416:	4b28      	ldr	r3, [pc, #160]	@ (80004b8 <HAL_I2C_MspInit+0x108>)
 8000418:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800041a:	4b27      	ldr	r3, [pc, #156]	@ (80004b8 <HAL_I2C_MspInit+0x108>)
 800041c:	2101      	movs	r1, #1
 800041e:	430a      	orrs	r2, r1
 8000420:	635a      	str	r2, [r3, #52]	@ 0x34
 8000422:	4b25      	ldr	r3, [pc, #148]	@ (80004b8 <HAL_I2C_MspInit+0x108>)
 8000424:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000426:	2201      	movs	r2, #1
 8000428:	4013      	ands	r3, r2
 800042a:	613b      	str	r3, [r7, #16]
 800042c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PC14-OSCX_IN (PC14)     ------> I2C1_SDA
    PA9     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800042e:	2134      	movs	r1, #52	@ 0x34
 8000430:	187b      	adds	r3, r7, r1
 8000432:	2280      	movs	r2, #128	@ 0x80
 8000434:	01d2      	lsls	r2, r2, #7
 8000436:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000438:	000c      	movs	r4, r1
 800043a:	193b      	adds	r3, r7, r4
 800043c:	2212      	movs	r2, #18
 800043e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000440:	193b      	adds	r3, r7, r4
 8000442:	2200      	movs	r2, #0
 8000444:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000446:	193b      	adds	r3, r7, r4
 8000448:	2200      	movs	r2, #0
 800044a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF14_I2C1;
 800044c:	193b      	adds	r3, r7, r4
 800044e:	220e      	movs	r2, #14
 8000450:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000452:	193b      	adds	r3, r7, r4
 8000454:	4a19      	ldr	r2, [pc, #100]	@ (80004bc <HAL_I2C_MspInit+0x10c>)
 8000456:	0019      	movs	r1, r3
 8000458:	0010      	movs	r0, r2
 800045a:	f000 fb13 	bl	8000a84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800045e:	0021      	movs	r1, r4
 8000460:	187b      	adds	r3, r7, r1
 8000462:	2280      	movs	r2, #128	@ 0x80
 8000464:	0092      	lsls	r2, r2, #2
 8000466:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000468:	187b      	adds	r3, r7, r1
 800046a:	2212      	movs	r2, #18
 800046c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046e:	187b      	adds	r3, r7, r1
 8000470:	2200      	movs	r2, #0
 8000472:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000474:	187b      	adds	r3, r7, r1
 8000476:	2200      	movs	r2, #0
 8000478:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800047a:	187b      	adds	r3, r7, r1
 800047c:	2206      	movs	r2, #6
 800047e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000480:	187a      	adds	r2, r7, r1
 8000482:	23a0      	movs	r3, #160	@ 0xa0
 8000484:	05db      	lsls	r3, r3, #23
 8000486:	0011      	movs	r1, r2
 8000488:	0018      	movs	r0, r3
 800048a:	f000 fafb 	bl	8000a84 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800048e:	4b0a      	ldr	r3, [pc, #40]	@ (80004b8 <HAL_I2C_MspInit+0x108>)
 8000490:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000492:	4b09      	ldr	r3, [pc, #36]	@ (80004b8 <HAL_I2C_MspInit+0x108>)
 8000494:	2180      	movs	r1, #128	@ 0x80
 8000496:	0389      	lsls	r1, r1, #14
 8000498:	430a      	orrs	r2, r1
 800049a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800049c:	4b06      	ldr	r3, [pc, #24]	@ (80004b8 <HAL_I2C_MspInit+0x108>)
 800049e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80004a0:	2380      	movs	r3, #128	@ 0x80
 80004a2:	039b      	lsls	r3, r3, #14
 80004a4:	4013      	ands	r3, r2
 80004a6:	60fb      	str	r3, [r7, #12]
 80004a8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80004aa:	46c0      	nop			@ (mov r8, r8)
 80004ac:	46bd      	mov	sp, r7
 80004ae:	b013      	add	sp, #76	@ 0x4c
 80004b0:	bd90      	pop	{r4, r7, pc}
 80004b2:	46c0      	nop			@ (mov r8, r8)
 80004b4:	40005400 	.word	0x40005400
 80004b8:	40021000 	.word	0x40021000
 80004bc:	50000800 	.word	0x50000800

080004c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af02      	add	r7, sp, #8
	uint8_t dataSPI[4] = {0x01, 0x02, 0x03, 0x04};
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	4a10      	ldr	r2, [pc, #64]	@ (800050c <main+0x4c>)
 80004ca:	601a      	str	r2, [r3, #0]
	uint8_t dataI2C[3] = {0x10, 0x20, 0x30};
 80004cc:	003b      	movs	r3, r7
 80004ce:	4a10      	ldr	r2, [pc, #64]	@ (8000510 <main+0x50>)
 80004d0:	8811      	ldrh	r1, [r2, #0]
 80004d2:	8019      	strh	r1, [r3, #0]
 80004d4:	7892      	ldrb	r2, [r2, #2]
 80004d6:	709a      	strb	r2, [r3, #2]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d8:	f000 f9a3 	bl	8000822 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004dc:	f000 f81e 	bl	800051c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e0:	f7ff fe9e 	bl	8000220 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004e4:	f7ff ff24 	bl	8000330 <MX_I2C1_Init>
  MX_SPI1_Init();
 80004e8:	f000 f866 	bl	80005b8 <MX_SPI1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_SPI_Transmit(&hspi1, dataSPI, 2, 100); // 4 = lenSPI
 80004ec:	1d39      	adds	r1, r7, #4
 80004ee:	4809      	ldr	r0, [pc, #36]	@ (8000514 <main+0x54>)
 80004f0:	2364      	movs	r3, #100	@ 0x64
 80004f2:	2202      	movs	r2, #2
 80004f4:	f001 fdbc 	bl	8002070 <HAL_SPI_Transmit>
	  HAL_I2C_Master_Transmit(&hi2c1, 0x50, dataI2C, 3, 100); // 3 = lenI2C
 80004f8:	003a      	movs	r2, r7
 80004fa:	4807      	ldr	r0, [pc, #28]	@ (8000518 <main+0x58>)
 80004fc:	2364      	movs	r3, #100	@ 0x64
 80004fe:	9300      	str	r3, [sp, #0]
 8000500:	2303      	movs	r3, #3
 8000502:	2150      	movs	r1, #80	@ 0x50
 8000504:	f000 fcf4 	bl	8000ef0 <HAL_I2C_Master_Transmit>
	  HAL_SPI_Transmit(&hspi1, dataSPI, 2, 100); // 4 = lenSPI
 8000508:	46c0      	nop			@ (mov r8, r8)
 800050a:	e7ef      	b.n	80004ec <main+0x2c>
 800050c:	04030201 	.word	0x04030201
 8000510:	080026d4 	.word	0x080026d4
 8000514:	2000007c 	.word	0x2000007c
 8000518:	20000028 	.word	0x20000028

0800051c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800051c:	b590      	push	{r4, r7, lr}
 800051e:	b08d      	sub	sp, #52	@ 0x34
 8000520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000522:	2414      	movs	r4, #20
 8000524:	193b      	adds	r3, r7, r4
 8000526:	0018      	movs	r0, r3
 8000528:	231c      	movs	r3, #28
 800052a:	001a      	movs	r2, r3
 800052c:	2100      	movs	r1, #0
 800052e:	f002 f899 	bl	8002664 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000532:	003b      	movs	r3, r7
 8000534:	0018      	movs	r0, r3
 8000536:	2314      	movs	r3, #20
 8000538:	001a      	movs	r2, r3
 800053a:	2100      	movs	r1, #0
 800053c:	f002 f892 	bl	8002664 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000540:	4b19      	ldr	r3, [pc, #100]	@ (80005a8 <SystemClock_Config+0x8c>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	2207      	movs	r2, #7
 8000546:	4393      	bics	r3, r2
 8000548:	001a      	movs	r2, r3
 800054a:	4b17      	ldr	r3, [pc, #92]	@ (80005a8 <SystemClock_Config+0x8c>)
 800054c:	2101      	movs	r1, #1
 800054e:	430a      	orrs	r2, r1
 8000550:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000552:	193b      	adds	r3, r7, r4
 8000554:	2201      	movs	r2, #1
 8000556:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000558:	193b      	adds	r3, r7, r4
 800055a:	2280      	movs	r2, #128	@ 0x80
 800055c:	0252      	lsls	r2, r2, #9
 800055e:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000560:	193b      	adds	r3, r7, r4
 8000562:	0018      	movs	r0, r3
 8000564:	f001 f8bc 	bl	80016e0 <HAL_RCC_OscConfig>
 8000568:	1e03      	subs	r3, r0, #0
 800056a:	d001      	beq.n	8000570 <SystemClock_Config+0x54>
  {
    Error_Handler();
 800056c:	f000 f81e 	bl	80005ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000570:	003b      	movs	r3, r7
 8000572:	2207      	movs	r2, #7
 8000574:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000576:	003b      	movs	r3, r7
 8000578:	2201      	movs	r2, #1
 800057a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800057c:	003b      	movs	r3, r7
 800057e:	2200      	movs	r2, #0
 8000580:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000582:	003b      	movs	r3, r7
 8000584:	2200      	movs	r2, #0
 8000586:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000588:	003b      	movs	r3, r7
 800058a:	2200      	movs	r2, #0
 800058c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800058e:	003b      	movs	r3, r7
 8000590:	2101      	movs	r1, #1
 8000592:	0018      	movs	r0, r3
 8000594:	f001 fa88 	bl	8001aa8 <HAL_RCC_ClockConfig>
 8000598:	1e03      	subs	r3, r0, #0
 800059a:	d001      	beq.n	80005a0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800059c:	f000 f806 	bl	80005ac <Error_Handler>
  }
}
 80005a0:	46c0      	nop			@ (mov r8, r8)
 80005a2:	46bd      	mov	sp, r7
 80005a4:	b00d      	add	sp, #52	@ 0x34
 80005a6:	bd90      	pop	{r4, r7, pc}
 80005a8:	40022000 	.word	0x40022000

080005ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005b0:	b672      	cpsid	i
}
 80005b2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005b4:	46c0      	nop			@ (mov r8, r8)
 80005b6:	e7fd      	b.n	80005b4 <Error_Handler+0x8>

080005b8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80005bc:	4b1b      	ldr	r3, [pc, #108]	@ (800062c <MX_SPI1_Init+0x74>)
 80005be:	4a1c      	ldr	r2, [pc, #112]	@ (8000630 <MX_SPI1_Init+0x78>)
 80005c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80005c2:	4b1a      	ldr	r3, [pc, #104]	@ (800062c <MX_SPI1_Init+0x74>)
 80005c4:	2282      	movs	r2, #130	@ 0x82
 80005c6:	0052      	lsls	r2, r2, #1
 80005c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80005ca:	4b18      	ldr	r3, [pc, #96]	@ (800062c <MX_SPI1_Init+0x74>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80005d0:	4b16      	ldr	r3, [pc, #88]	@ (800062c <MX_SPI1_Init+0x74>)
 80005d2:	22e0      	movs	r2, #224	@ 0xe0
 80005d4:	00d2      	lsls	r2, r2, #3
 80005d6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005d8:	4b14      	ldr	r3, [pc, #80]	@ (800062c <MX_SPI1_Init+0x74>)
 80005da:	2200      	movs	r2, #0
 80005dc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005de:	4b13      	ldr	r3, [pc, #76]	@ (800062c <MX_SPI1_Init+0x74>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80005e4:	4b11      	ldr	r3, [pc, #68]	@ (800062c <MX_SPI1_Init+0x74>)
 80005e6:	2280      	movs	r2, #128	@ 0x80
 80005e8:	0092      	lsls	r2, r2, #2
 80005ea:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80005ec:	4b0f      	ldr	r3, [pc, #60]	@ (800062c <MX_SPI1_Init+0x74>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005f2:	4b0e      	ldr	r3, [pc, #56]	@ (800062c <MX_SPI1_Init+0x74>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80005f8:	4b0c      	ldr	r3, [pc, #48]	@ (800062c <MX_SPI1_Init+0x74>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005fe:	4b0b      	ldr	r3, [pc, #44]	@ (800062c <MX_SPI1_Init+0x74>)
 8000600:	2200      	movs	r2, #0
 8000602:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000604:	4b09      	ldr	r3, [pc, #36]	@ (800062c <MX_SPI1_Init+0x74>)
 8000606:	2207      	movs	r2, #7
 8000608:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800060a:	4b08      	ldr	r3, [pc, #32]	@ (800062c <MX_SPI1_Init+0x74>)
 800060c:	2200      	movs	r2, #0
 800060e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000610:	4b06      	ldr	r3, [pc, #24]	@ (800062c <MX_SPI1_Init+0x74>)
 8000612:	2208      	movs	r2, #8
 8000614:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000616:	4b05      	ldr	r3, [pc, #20]	@ (800062c <MX_SPI1_Init+0x74>)
 8000618:	0018      	movs	r0, r3
 800061a:	f001 fc71 	bl	8001f00 <HAL_SPI_Init>
 800061e:	1e03      	subs	r3, r0, #0
 8000620:	d001      	beq.n	8000626 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000622:	f7ff ffc3 	bl	80005ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000626:	46c0      	nop			@ (mov r8, r8)
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	2000007c 	.word	0x2000007c
 8000630:	40013000 	.word	0x40013000

08000634 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000634:	b590      	push	{r4, r7, lr}
 8000636:	b093      	sub	sp, #76	@ 0x4c
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063c:	2334      	movs	r3, #52	@ 0x34
 800063e:	18fb      	adds	r3, r7, r3
 8000640:	0018      	movs	r0, r3
 8000642:	2314      	movs	r3, #20
 8000644:	001a      	movs	r2, r3
 8000646:	2100      	movs	r1, #0
 8000648:	f002 f80c 	bl	8002664 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800064c:	2418      	movs	r4, #24
 800064e:	193b      	adds	r3, r7, r4
 8000650:	0018      	movs	r0, r3
 8000652:	231c      	movs	r3, #28
 8000654:	001a      	movs	r2, r3
 8000656:	2100      	movs	r1, #0
 8000658:	f002 f804 	bl	8002664 <memset>
  if(spiHandle->Instance==SPI1)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a33      	ldr	r2, [pc, #204]	@ (8000730 <HAL_SPI_MspInit+0xfc>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d160      	bne.n	8000728 <HAL_SPI_MspInit+0xf4>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 8000666:	193b      	adds	r3, r7, r4
 8000668:	2204      	movs	r2, #4
 800066a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 800066c:	193b      	adds	r3, r7, r4
 800066e:	2200      	movs	r2, #0
 8000670:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000672:	193b      	adds	r3, r7, r4
 8000674:	0018      	movs	r0, r3
 8000676:	f001 fb57 	bl	8001d28 <HAL_RCCEx_PeriphCLKConfig>
 800067a:	1e03      	subs	r3, r0, #0
 800067c:	d001      	beq.n	8000682 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 800067e:	f7ff ff95 	bl	80005ac <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000682:	4b2c      	ldr	r3, [pc, #176]	@ (8000734 <HAL_SPI_MspInit+0x100>)
 8000684:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000686:	4b2b      	ldr	r3, [pc, #172]	@ (8000734 <HAL_SPI_MspInit+0x100>)
 8000688:	2180      	movs	r1, #128	@ 0x80
 800068a:	0149      	lsls	r1, r1, #5
 800068c:	430a      	orrs	r2, r1
 800068e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000690:	4b28      	ldr	r3, [pc, #160]	@ (8000734 <HAL_SPI_MspInit+0x100>)
 8000692:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000694:	2380      	movs	r3, #128	@ 0x80
 8000696:	015b      	lsls	r3, r3, #5
 8000698:	4013      	ands	r3, r2
 800069a:	617b      	str	r3, [r7, #20]
 800069c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800069e:	4b25      	ldr	r3, [pc, #148]	@ (8000734 <HAL_SPI_MspInit+0x100>)
 80006a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006a2:	4b24      	ldr	r3, [pc, #144]	@ (8000734 <HAL_SPI_MspInit+0x100>)
 80006a4:	2101      	movs	r1, #1
 80006a6:	430a      	orrs	r2, r1
 80006a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80006aa:	4b22      	ldr	r3, [pc, #136]	@ (8000734 <HAL_SPI_MspInit+0x100>)
 80006ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006ae:	2201      	movs	r2, #1
 80006b0:	4013      	ands	r3, r2
 80006b2:	613b      	str	r3, [r7, #16]
 80006b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b6:	4b1f      	ldr	r3, [pc, #124]	@ (8000734 <HAL_SPI_MspInit+0x100>)
 80006b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000734 <HAL_SPI_MspInit+0x100>)
 80006bc:	2102      	movs	r1, #2
 80006be:	430a      	orrs	r2, r1
 80006c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80006c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000734 <HAL_SPI_MspInit+0x100>)
 80006c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006c6:	2202      	movs	r2, #2
 80006c8:	4013      	ands	r3, r2
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA2     ------> SPI1_MOSI
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5;
 80006ce:	2434      	movs	r4, #52	@ 0x34
 80006d0:	193b      	adds	r3, r7, r4
 80006d2:	2224      	movs	r2, #36	@ 0x24
 80006d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006d6:	193b      	adds	r3, r7, r4
 80006d8:	2202      	movs	r2, #2
 80006da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	193b      	adds	r3, r7, r4
 80006de:	2200      	movs	r2, #0
 80006e0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	2200      	movs	r2, #0
 80006e6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	2200      	movs	r2, #0
 80006ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ee:	193a      	adds	r2, r7, r4
 80006f0:	23a0      	movs	r3, #160	@ 0xa0
 80006f2:	05db      	lsls	r3, r3, #23
 80006f4:	0011      	movs	r1, r2
 80006f6:	0018      	movs	r0, r3
 80006f8:	f000 f9c4 	bl	8000a84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80006fc:	0021      	movs	r1, r4
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	2210      	movs	r2, #16
 8000702:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000704:	187b      	adds	r3, r7, r1
 8000706:	2202      	movs	r2, #2
 8000708:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000710:	187b      	adds	r3, r7, r1
 8000712:	2200      	movs	r2, #0
 8000714:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000716:	187b      	adds	r3, r7, r1
 8000718:	2200      	movs	r2, #0
 800071a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800071c:	187b      	adds	r3, r7, r1
 800071e:	4a06      	ldr	r2, [pc, #24]	@ (8000738 <HAL_SPI_MspInit+0x104>)
 8000720:	0019      	movs	r1, r3
 8000722:	0010      	movs	r0, r2
 8000724:	f000 f9ae 	bl	8000a84 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000728:	46c0      	nop			@ (mov r8, r8)
 800072a:	46bd      	mov	sp, r7
 800072c:	b013      	add	sp, #76	@ 0x4c
 800072e:	bd90      	pop	{r4, r7, pc}
 8000730:	40013000 	.word	0x40013000
 8000734:	40021000 	.word	0x40021000
 8000738:	50000400 	.word	0x50000400

0800073c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000742:	4b0f      	ldr	r3, [pc, #60]	@ (8000780 <HAL_MspInit+0x44>)
 8000744:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000746:	4b0e      	ldr	r3, [pc, #56]	@ (8000780 <HAL_MspInit+0x44>)
 8000748:	2101      	movs	r1, #1
 800074a:	430a      	orrs	r2, r1
 800074c:	641a      	str	r2, [r3, #64]	@ 0x40
 800074e:	4b0c      	ldr	r3, [pc, #48]	@ (8000780 <HAL_MspInit+0x44>)
 8000750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000752:	2201      	movs	r2, #1
 8000754:	4013      	ands	r3, r2
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800075a:	4b09      	ldr	r3, [pc, #36]	@ (8000780 <HAL_MspInit+0x44>)
 800075c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800075e:	4b08      	ldr	r3, [pc, #32]	@ (8000780 <HAL_MspInit+0x44>)
 8000760:	2180      	movs	r1, #128	@ 0x80
 8000762:	0549      	lsls	r1, r1, #21
 8000764:	430a      	orrs	r2, r1
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000768:	4b05      	ldr	r3, [pc, #20]	@ (8000780 <HAL_MspInit+0x44>)
 800076a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800076c:	2380      	movs	r3, #128	@ 0x80
 800076e:	055b      	lsls	r3, r3, #21
 8000770:	4013      	ands	r3, r2
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000776:	46c0      	nop			@ (mov r8, r8)
 8000778:	46bd      	mov	sp, r7
 800077a:	b002      	add	sp, #8
 800077c:	bd80      	pop	{r7, pc}
 800077e:	46c0      	nop			@ (mov r8, r8)
 8000780:	40021000 	.word	0x40021000

08000784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000788:	46c0      	nop			@ (mov r8, r8)
 800078a:	e7fd      	b.n	8000788 <NMI_Handler+0x4>

0800078c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000790:	46c0      	nop			@ (mov r8, r8)
 8000792:	e7fd      	b.n	8000790 <HardFault_Handler+0x4>

08000794 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000798:	46c0      	nop			@ (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}

0800079e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007a2:	46c0      	nop			@ (mov r8, r8)
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007ac:	f000 f89a 	bl	80008e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007b0:	46c0      	nop			@ (mov r8, r8)
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
	...

080007b8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007bc:	4b03      	ldr	r3, [pc, #12]	@ (80007cc <SystemInit+0x14>)
 80007be:	2280      	movs	r2, #128	@ 0x80
 80007c0:	0512      	lsls	r2, r2, #20
 80007c2:	609a      	str	r2, [r3, #8]
#endif
}
 80007c4:	46c0      	nop			@ (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	46c0      	nop			@ (mov r8, r8)
 80007cc:	e000ed00 	.word	0xe000ed00

080007d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007d0:	480d      	ldr	r0, [pc, #52]	@ (8000808 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007d2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80007d4:	f7ff fff0 	bl	80007b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80007d8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80007da:	e003      	b.n	80007e4 <LoopCopyDataInit>

080007dc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80007dc:	4b0b      	ldr	r3, [pc, #44]	@ (800080c <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80007de:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80007e0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80007e2:	3104      	adds	r1, #4

080007e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80007e4:	480a      	ldr	r0, [pc, #40]	@ (8000810 <LoopForever+0xa>)
  ldr r3, =_edata
 80007e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000814 <LoopForever+0xe>)
  adds r2, r0, r1
 80007e8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80007ea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80007ec:	d3f6      	bcc.n	80007dc <CopyDataInit>
  ldr r2, =_sbss
 80007ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000818 <LoopForever+0x12>)
  b LoopFillZerobss
 80007f0:	e002      	b.n	80007f8 <LoopFillZerobss>

080007f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80007f2:	2300      	movs	r3, #0
  str  r3, [r2]
 80007f4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007f6:	3204      	adds	r2, #4

080007f8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80007f8:	4b08      	ldr	r3, [pc, #32]	@ (800081c <LoopForever+0x16>)
  cmp r2, r3
 80007fa:	429a      	cmp	r2, r3
  bcc FillZerobss
 80007fc:	d3f9      	bcc.n	80007f2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80007fe:	f001 ff39 	bl	8002674 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000802:	f7ff fe5d 	bl	80004c0 <main>

08000806 <LoopForever>:

LoopForever:
    b LoopForever
 8000806:	e7fe      	b.n	8000806 <LoopForever>
  ldr   r0, =_estack
 8000808:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 800080c:	08002720 	.word	0x08002720
  ldr r0, =_sdata
 8000810:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000814:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000818:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800081c:	200000e4 	.word	0x200000e4

08000820 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000820:	e7fe      	b.n	8000820 <ADC1_IRQHandler>

08000822 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000822:	b580      	push	{r7, lr}
 8000824:	b082      	sub	sp, #8
 8000826:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000828:	1dfb      	adds	r3, r7, #7
 800082a:	2200      	movs	r2, #0
 800082c:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800082e:	2003      	movs	r0, #3
 8000830:	f000 f80e 	bl	8000850 <HAL_InitTick>
 8000834:	1e03      	subs	r3, r0, #0
 8000836:	d003      	beq.n	8000840 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000838:	1dfb      	adds	r3, r7, #7
 800083a:	2201      	movs	r2, #1
 800083c:	701a      	strb	r2, [r3, #0]
 800083e:	e001      	b.n	8000844 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000840:	f7ff ff7c 	bl	800073c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000844:	1dfb      	adds	r3, r7, #7
 8000846:	781b      	ldrb	r3, [r3, #0]
}
 8000848:	0018      	movs	r0, r3
 800084a:	46bd      	mov	sp, r7
 800084c:	b002      	add	sp, #8
 800084e:	bd80      	pop	{r7, pc}

08000850 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000850:	b590      	push	{r4, r7, lr}
 8000852:	b085      	sub	sp, #20
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000858:	230f      	movs	r3, #15
 800085a:	18fb      	adds	r3, r7, r3
 800085c:	2200      	movs	r2, #0
 800085e:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000860:	4b1d      	ldr	r3, [pc, #116]	@ (80008d8 <HAL_InitTick+0x88>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d02b      	beq.n	80008c0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000868:	4b1c      	ldr	r3, [pc, #112]	@ (80008dc <HAL_InitTick+0x8c>)
 800086a:	681c      	ldr	r4, [r3, #0]
 800086c:	4b1a      	ldr	r3, [pc, #104]	@ (80008d8 <HAL_InitTick+0x88>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	0019      	movs	r1, r3
 8000872:	23fa      	movs	r3, #250	@ 0xfa
 8000874:	0098      	lsls	r0, r3, #2
 8000876:	f7ff fc47 	bl	8000108 <__udivsi3>
 800087a:	0003      	movs	r3, r0
 800087c:	0019      	movs	r1, r3
 800087e:	0020      	movs	r0, r4
 8000880:	f7ff fc42 	bl	8000108 <__udivsi3>
 8000884:	0003      	movs	r3, r0
 8000886:	0018      	movs	r0, r3
 8000888:	f000 f8ef 	bl	8000a6a <HAL_SYSTICK_Config>
 800088c:	1e03      	subs	r3, r0, #0
 800088e:	d112      	bne.n	80008b6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	2b03      	cmp	r3, #3
 8000894:	d80a      	bhi.n	80008ac <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000896:	6879      	ldr	r1, [r7, #4]
 8000898:	2301      	movs	r3, #1
 800089a:	425b      	negs	r3, r3
 800089c:	2200      	movs	r2, #0
 800089e:	0018      	movs	r0, r3
 80008a0:	f000 f8ce 	bl	8000a40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008a4:	4b0e      	ldr	r3, [pc, #56]	@ (80008e0 <HAL_InitTick+0x90>)
 80008a6:	687a      	ldr	r2, [r7, #4]
 80008a8:	601a      	str	r2, [r3, #0]
 80008aa:	e00d      	b.n	80008c8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80008ac:	230f      	movs	r3, #15
 80008ae:	18fb      	adds	r3, r7, r3
 80008b0:	2201      	movs	r2, #1
 80008b2:	701a      	strb	r2, [r3, #0]
 80008b4:	e008      	b.n	80008c8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80008b6:	230f      	movs	r3, #15
 80008b8:	18fb      	adds	r3, r7, r3
 80008ba:	2201      	movs	r2, #1
 80008bc:	701a      	strb	r2, [r3, #0]
 80008be:	e003      	b.n	80008c8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80008c0:	230f      	movs	r3, #15
 80008c2:	18fb      	adds	r3, r7, r3
 80008c4:	2201      	movs	r2, #1
 80008c6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80008c8:	230f      	movs	r3, #15
 80008ca:	18fb      	adds	r3, r7, r3
 80008cc:	781b      	ldrb	r3, [r3, #0]
}
 80008ce:	0018      	movs	r0, r3
 80008d0:	46bd      	mov	sp, r7
 80008d2:	b005      	add	sp, #20
 80008d4:	bd90      	pop	{r4, r7, pc}
 80008d6:	46c0      	nop			@ (mov r8, r8)
 80008d8:	20000008 	.word	0x20000008
 80008dc:	20000000 	.word	0x20000000
 80008e0:	20000004 	.word	0x20000004

080008e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008e8:	4b05      	ldr	r3, [pc, #20]	@ (8000900 <HAL_IncTick+0x1c>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	001a      	movs	r2, r3
 80008ee:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <HAL_IncTick+0x20>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	18d2      	adds	r2, r2, r3
 80008f4:	4b03      	ldr	r3, [pc, #12]	@ (8000904 <HAL_IncTick+0x20>)
 80008f6:	601a      	str	r2, [r3, #0]
}
 80008f8:	46c0      	nop			@ (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	46c0      	nop			@ (mov r8, r8)
 8000900:	20000008 	.word	0x20000008
 8000904:	200000e0 	.word	0x200000e0

08000908 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  return uwTick;
 800090c:	4b02      	ldr	r3, [pc, #8]	@ (8000918 <HAL_GetTick+0x10>)
 800090e:	681b      	ldr	r3, [r3, #0]
}
 8000910:	0018      	movs	r0, r3
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	46c0      	nop			@ (mov r8, r8)
 8000918:	200000e0 	.word	0x200000e0

0800091c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800091c:	b590      	push	{r4, r7, lr}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
 8000922:	0002      	movs	r2, r0
 8000924:	6039      	str	r1, [r7, #0]
 8000926:	1dfb      	adds	r3, r7, #7
 8000928:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800092a:	1dfb      	adds	r3, r7, #7
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000930:	d828      	bhi.n	8000984 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000932:	4a2f      	ldr	r2, [pc, #188]	@ (80009f0 <__NVIC_SetPriority+0xd4>)
 8000934:	1dfb      	adds	r3, r7, #7
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	b25b      	sxtb	r3, r3
 800093a:	089b      	lsrs	r3, r3, #2
 800093c:	33c0      	adds	r3, #192	@ 0xc0
 800093e:	009b      	lsls	r3, r3, #2
 8000940:	589b      	ldr	r3, [r3, r2]
 8000942:	1dfa      	adds	r2, r7, #7
 8000944:	7812      	ldrb	r2, [r2, #0]
 8000946:	0011      	movs	r1, r2
 8000948:	2203      	movs	r2, #3
 800094a:	400a      	ands	r2, r1
 800094c:	00d2      	lsls	r2, r2, #3
 800094e:	21ff      	movs	r1, #255	@ 0xff
 8000950:	4091      	lsls	r1, r2
 8000952:	000a      	movs	r2, r1
 8000954:	43d2      	mvns	r2, r2
 8000956:	401a      	ands	r2, r3
 8000958:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	019b      	lsls	r3, r3, #6
 800095e:	22ff      	movs	r2, #255	@ 0xff
 8000960:	401a      	ands	r2, r3
 8000962:	1dfb      	adds	r3, r7, #7
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	0018      	movs	r0, r3
 8000968:	2303      	movs	r3, #3
 800096a:	4003      	ands	r3, r0
 800096c:	00db      	lsls	r3, r3, #3
 800096e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000970:	481f      	ldr	r0, [pc, #124]	@ (80009f0 <__NVIC_SetPriority+0xd4>)
 8000972:	1dfb      	adds	r3, r7, #7
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	b25b      	sxtb	r3, r3
 8000978:	089b      	lsrs	r3, r3, #2
 800097a:	430a      	orrs	r2, r1
 800097c:	33c0      	adds	r3, #192	@ 0xc0
 800097e:	009b      	lsls	r3, r3, #2
 8000980:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000982:	e031      	b.n	80009e8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000984:	4a1b      	ldr	r2, [pc, #108]	@ (80009f4 <__NVIC_SetPriority+0xd8>)
 8000986:	1dfb      	adds	r3, r7, #7
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	0019      	movs	r1, r3
 800098c:	230f      	movs	r3, #15
 800098e:	400b      	ands	r3, r1
 8000990:	3b08      	subs	r3, #8
 8000992:	089b      	lsrs	r3, r3, #2
 8000994:	3306      	adds	r3, #6
 8000996:	009b      	lsls	r3, r3, #2
 8000998:	18d3      	adds	r3, r2, r3
 800099a:	3304      	adds	r3, #4
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	1dfa      	adds	r2, r7, #7
 80009a0:	7812      	ldrb	r2, [r2, #0]
 80009a2:	0011      	movs	r1, r2
 80009a4:	2203      	movs	r2, #3
 80009a6:	400a      	ands	r2, r1
 80009a8:	00d2      	lsls	r2, r2, #3
 80009aa:	21ff      	movs	r1, #255	@ 0xff
 80009ac:	4091      	lsls	r1, r2
 80009ae:	000a      	movs	r2, r1
 80009b0:	43d2      	mvns	r2, r2
 80009b2:	401a      	ands	r2, r3
 80009b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	019b      	lsls	r3, r3, #6
 80009ba:	22ff      	movs	r2, #255	@ 0xff
 80009bc:	401a      	ands	r2, r3
 80009be:	1dfb      	adds	r3, r7, #7
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	0018      	movs	r0, r3
 80009c4:	2303      	movs	r3, #3
 80009c6:	4003      	ands	r3, r0
 80009c8:	00db      	lsls	r3, r3, #3
 80009ca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009cc:	4809      	ldr	r0, [pc, #36]	@ (80009f4 <__NVIC_SetPriority+0xd8>)
 80009ce:	1dfb      	adds	r3, r7, #7
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	001c      	movs	r4, r3
 80009d4:	230f      	movs	r3, #15
 80009d6:	4023      	ands	r3, r4
 80009d8:	3b08      	subs	r3, #8
 80009da:	089b      	lsrs	r3, r3, #2
 80009dc:	430a      	orrs	r2, r1
 80009de:	3306      	adds	r3, #6
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	18c3      	adds	r3, r0, r3
 80009e4:	3304      	adds	r3, #4
 80009e6:	601a      	str	r2, [r3, #0]
}
 80009e8:	46c0      	nop			@ (mov r8, r8)
 80009ea:	46bd      	mov	sp, r7
 80009ec:	b003      	add	sp, #12
 80009ee:	bd90      	pop	{r4, r7, pc}
 80009f0:	e000e100 	.word	0xe000e100
 80009f4:	e000ed00 	.word	0xe000ed00

080009f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	1e5a      	subs	r2, r3, #1
 8000a04:	2380      	movs	r3, #128	@ 0x80
 8000a06:	045b      	lsls	r3, r3, #17
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	d301      	bcc.n	8000a10 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	e010      	b.n	8000a32 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a10:	4b0a      	ldr	r3, [pc, #40]	@ (8000a3c <SysTick_Config+0x44>)
 8000a12:	687a      	ldr	r2, [r7, #4]
 8000a14:	3a01      	subs	r2, #1
 8000a16:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a18:	2301      	movs	r3, #1
 8000a1a:	425b      	negs	r3, r3
 8000a1c:	2103      	movs	r1, #3
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f7ff ff7c 	bl	800091c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a24:	4b05      	ldr	r3, [pc, #20]	@ (8000a3c <SysTick_Config+0x44>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a2a:	4b04      	ldr	r3, [pc, #16]	@ (8000a3c <SysTick_Config+0x44>)
 8000a2c:	2207      	movs	r2, #7
 8000a2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a30:	2300      	movs	r3, #0
}
 8000a32:	0018      	movs	r0, r3
 8000a34:	46bd      	mov	sp, r7
 8000a36:	b002      	add	sp, #8
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	46c0      	nop			@ (mov r8, r8)
 8000a3c:	e000e010 	.word	0xe000e010

08000a40 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60b9      	str	r1, [r7, #8]
 8000a48:	607a      	str	r2, [r7, #4]
 8000a4a:	210f      	movs	r1, #15
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	1c02      	adds	r2, r0, #0
 8000a50:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000a52:	68ba      	ldr	r2, [r7, #8]
 8000a54:	187b      	adds	r3, r7, r1
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	b25b      	sxtb	r3, r3
 8000a5a:	0011      	movs	r1, r2
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f7ff ff5d 	bl	800091c <__NVIC_SetPriority>
}
 8000a62:	46c0      	nop			@ (mov r8, r8)
 8000a64:	46bd      	mov	sp, r7
 8000a66:	b004      	add	sp, #16
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b082      	sub	sp, #8
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	0018      	movs	r0, r3
 8000a76:	f7ff ffbf 	bl	80009f8 <SysTick_Config>
 8000a7a:	0003      	movs	r3, r0
}
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	b002      	add	sp, #8
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b086      	sub	sp, #24
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
 8000a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000a92:	e153      	b.n	8000d3c <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2101      	movs	r1, #1
 8000a9a:	693a      	ldr	r2, [r7, #16]
 8000a9c:	4091      	lsls	r1, r2
 8000a9e:	000a      	movs	r2, r1
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d100      	bne.n	8000aac <HAL_GPIO_Init+0x28>
 8000aaa:	e144      	b.n	8000d36 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	2b02      	cmp	r3, #2
 8000ab2:	d003      	beq.n	8000abc <HAL_GPIO_Init+0x38>
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	2b12      	cmp	r3, #18
 8000aba:	d125      	bne.n	8000b08 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000abc:	693b      	ldr	r3, [r7, #16]
 8000abe:	08da      	lsrs	r2, r3, #3
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	3208      	adds	r2, #8
 8000ac4:	0092      	lsls	r2, r2, #2
 8000ac6:	58d3      	ldr	r3, [r2, r3]
 8000ac8:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8000aca:	693b      	ldr	r3, [r7, #16]
 8000acc:	2207      	movs	r2, #7
 8000ace:	4013      	ands	r3, r2
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	220f      	movs	r2, #15
 8000ad4:	409a      	lsls	r2, r3
 8000ad6:	0013      	movs	r3, r2
 8000ad8:	43da      	mvns	r2, r3
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	4013      	ands	r3, r2
 8000ade:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	691b      	ldr	r3, [r3, #16]
 8000ae4:	220f      	movs	r2, #15
 8000ae6:	401a      	ands	r2, r3
 8000ae8:	693b      	ldr	r3, [r7, #16]
 8000aea:	2107      	movs	r1, #7
 8000aec:	400b      	ands	r3, r1
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	409a      	lsls	r2, r3
 8000af2:	0013      	movs	r3, r2
 8000af4:	697a      	ldr	r2, [r7, #20]
 8000af6:	4313      	orrs	r3, r2
 8000af8:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8000afa:	693b      	ldr	r3, [r7, #16]
 8000afc:	08da      	lsrs	r2, r3, #3
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	3208      	adds	r2, #8
 8000b02:	0092      	lsls	r2, r2, #2
 8000b04:	6979      	ldr	r1, [r7, #20]
 8000b06:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8000b0e:	693b      	ldr	r3, [r7, #16]
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	2203      	movs	r2, #3
 8000b14:	409a      	lsls	r2, r3
 8000b16:	0013      	movs	r3, r2
 8000b18:	43da      	mvns	r2, r3
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	2203      	movs	r2, #3
 8000b26:	401a      	ands	r2, r3
 8000b28:	693b      	ldr	r3, [r7, #16]
 8000b2a:	005b      	lsls	r3, r3, #1
 8000b2c:	409a      	lsls	r2, r3
 8000b2e:	0013      	movs	r3, r2
 8000b30:	697a      	ldr	r2, [r7, #20]
 8000b32:	4313      	orrs	r3, r2
 8000b34:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	697a      	ldr	r2, [r7, #20]
 8000b3a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	2b01      	cmp	r3, #1
 8000b42:	d00b      	beq.n	8000b5c <HAL_GPIO_Init+0xd8>
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	2b02      	cmp	r3, #2
 8000b4a:	d007      	beq.n	8000b5c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b50:	2b11      	cmp	r3, #17
 8000b52:	d003      	beq.n	8000b5c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	2b12      	cmp	r3, #18
 8000b5a:	d130      	bne.n	8000bbe <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	689b      	ldr	r3, [r3, #8]
 8000b60:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	005b      	lsls	r3, r3, #1
 8000b66:	2203      	movs	r2, #3
 8000b68:	409a      	lsls	r2, r3
 8000b6a:	0013      	movs	r3, r2
 8000b6c:	43da      	mvns	r2, r3
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	4013      	ands	r3, r2
 8000b72:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	68da      	ldr	r2, [r3, #12]
 8000b78:	693b      	ldr	r3, [r7, #16]
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	409a      	lsls	r2, r3
 8000b7e:	0013      	movs	r3, r2
 8000b80:	697a      	ldr	r2, [r7, #20]
 8000b82:	4313      	orrs	r3, r2
 8000b84:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	697a      	ldr	r2, [r7, #20]
 8000b8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b92:	2201      	movs	r2, #1
 8000b94:	693b      	ldr	r3, [r7, #16]
 8000b96:	409a      	lsls	r2, r3
 8000b98:	0013      	movs	r3, r2
 8000b9a:	43da      	mvns	r2, r3
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	091b      	lsrs	r3, r3, #4
 8000ba8:	2201      	movs	r2, #1
 8000baa:	401a      	ands	r2, r3
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	409a      	lsls	r2, r3
 8000bb0:	0013      	movs	r3, r2
 8000bb2:	697a      	ldr	r2, [r7, #20]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	697a      	ldr	r2, [r7, #20]
 8000bbc:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	2b03      	cmp	r3, #3
 8000bc4:	d017      	beq.n	8000bf6 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	68db      	ldr	r3, [r3, #12]
 8000bca:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8000bcc:	693b      	ldr	r3, [r7, #16]
 8000bce:	005b      	lsls	r3, r3, #1
 8000bd0:	2203      	movs	r2, #3
 8000bd2:	409a      	lsls	r2, r3
 8000bd4:	0013      	movs	r3, r2
 8000bd6:	43da      	mvns	r2, r3
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	4013      	ands	r3, r2
 8000bdc:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	689a      	ldr	r2, [r3, #8]
 8000be2:	693b      	ldr	r3, [r7, #16]
 8000be4:	005b      	lsls	r3, r3, #1
 8000be6:	409a      	lsls	r2, r3
 8000be8:	0013      	movs	r3, r2
 8000bea:	697a      	ldr	r2, [r7, #20]
 8000bec:	4313      	orrs	r3, r2
 8000bee:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	697a      	ldr	r2, [r7, #20]
 8000bf4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685a      	ldr	r2, [r3, #4]
 8000bfa:	2380      	movs	r3, #128	@ 0x80
 8000bfc:	055b      	lsls	r3, r3, #21
 8000bfe:	4013      	ands	r3, r2
 8000c00:	d100      	bne.n	8000c04 <HAL_GPIO_Init+0x180>
 8000c02:	e098      	b.n	8000d36 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000c04:	4a53      	ldr	r2, [pc, #332]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000c06:	693b      	ldr	r3, [r7, #16]
 8000c08:	089b      	lsrs	r3, r3, #2
 8000c0a:	3318      	adds	r3, #24
 8000c0c:	009b      	lsls	r3, r3, #2
 8000c0e:	589b      	ldr	r3, [r3, r2]
 8000c10:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	2203      	movs	r2, #3
 8000c16:	4013      	ands	r3, r2
 8000c18:	00db      	lsls	r3, r3, #3
 8000c1a:	220f      	movs	r2, #15
 8000c1c:	409a      	lsls	r2, r3
 8000c1e:	0013      	movs	r3, r2
 8000c20:	43da      	mvns	r2, r3
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	4013      	ands	r3, r2
 8000c26:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000c28:	687a      	ldr	r2, [r7, #4]
 8000c2a:	23a0      	movs	r3, #160	@ 0xa0
 8000c2c:	05db      	lsls	r3, r3, #23
 8000c2e:	429a      	cmp	r2, r3
 8000c30:	d019      	beq.n	8000c66 <HAL_GPIO_Init+0x1e2>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4a48      	ldr	r2, [pc, #288]	@ (8000d58 <HAL_GPIO_Init+0x2d4>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d013      	beq.n	8000c62 <HAL_GPIO_Init+0x1de>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4a47      	ldr	r2, [pc, #284]	@ (8000d5c <HAL_GPIO_Init+0x2d8>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d00d      	beq.n	8000c5e <HAL_GPIO_Init+0x1da>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4a46      	ldr	r2, [pc, #280]	@ (8000d60 <HAL_GPIO_Init+0x2dc>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d007      	beq.n	8000c5a <HAL_GPIO_Init+0x1d6>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4a45      	ldr	r2, [pc, #276]	@ (8000d64 <HAL_GPIO_Init+0x2e0>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d101      	bne.n	8000c56 <HAL_GPIO_Init+0x1d2>
 8000c52:	2305      	movs	r3, #5
 8000c54:	e008      	b.n	8000c68 <HAL_GPIO_Init+0x1e4>
 8000c56:	2306      	movs	r3, #6
 8000c58:	e006      	b.n	8000c68 <HAL_GPIO_Init+0x1e4>
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	e004      	b.n	8000c68 <HAL_GPIO_Init+0x1e4>
 8000c5e:	2302      	movs	r3, #2
 8000c60:	e002      	b.n	8000c68 <HAL_GPIO_Init+0x1e4>
 8000c62:	2301      	movs	r3, #1
 8000c64:	e000      	b.n	8000c68 <HAL_GPIO_Init+0x1e4>
 8000c66:	2300      	movs	r3, #0
 8000c68:	693a      	ldr	r2, [r7, #16]
 8000c6a:	2103      	movs	r1, #3
 8000c6c:	400a      	ands	r2, r1
 8000c6e:	00d2      	lsls	r2, r2, #3
 8000c70:	4093      	lsls	r3, r2
 8000c72:	697a      	ldr	r2, [r7, #20]
 8000c74:	4313      	orrs	r3, r2
 8000c76:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000c78:	4936      	ldr	r1, [pc, #216]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	089b      	lsrs	r3, r3, #2
 8000c7e:	3318      	adds	r3, #24
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	697a      	ldr	r2, [r7, #20]
 8000c84:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8000c86:	4a33      	ldr	r2, [pc, #204]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000c88:	2380      	movs	r3, #128	@ 0x80
 8000c8a:	58d3      	ldr	r3, [r2, r3]
 8000c8c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	43da      	mvns	r2, r3
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	4013      	ands	r3, r2
 8000c96:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685a      	ldr	r2, [r3, #4]
 8000c9c:	2380      	movs	r3, #128	@ 0x80
 8000c9e:	025b      	lsls	r3, r3, #9
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	d003      	beq.n	8000cac <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8000ca4:	697a      	ldr	r2, [r7, #20]
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8000cac:	4929      	ldr	r1, [pc, #164]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000cae:	2280      	movs	r2, #128	@ 0x80
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8000cb4:	4a27      	ldr	r2, [pc, #156]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000cb6:	2384      	movs	r3, #132	@ 0x84
 8000cb8:	58d3      	ldr	r3, [r2, r3]
 8000cba:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	43da      	mvns	r2, r3
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	685a      	ldr	r2, [r3, #4]
 8000cca:	2380      	movs	r3, #128	@ 0x80
 8000ccc:	029b      	lsls	r3, r3, #10
 8000cce:	4013      	ands	r3, r2
 8000cd0:	d003      	beq.n	8000cda <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	4313      	orrs	r3, r2
 8000cd8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8000cda:	491e      	ldr	r1, [pc, #120]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000cdc:	2284      	movs	r2, #132	@ 0x84
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	43da      	mvns	r2, r3
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	4013      	ands	r3, r2
 8000cf0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	685a      	ldr	r2, [r3, #4]
 8000cf6:	2380      	movs	r3, #128	@ 0x80
 8000cf8:	035b      	lsls	r3, r3, #13
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	d003      	beq.n	8000d06 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 8000cfe:	697a      	ldr	r2, [r7, #20]
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8000d06:	4b13      	ldr	r3, [pc, #76]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000d08:	697a      	ldr	r2, [r7, #20]
 8000d0a:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8000d0c:	4b11      	ldr	r3, [pc, #68]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	43da      	mvns	r2, r3
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	4013      	ands	r3, r2
 8000d1a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685a      	ldr	r2, [r3, #4]
 8000d20:	2380      	movs	r3, #128	@ 0x80
 8000d22:	039b      	lsls	r3, r3, #14
 8000d24:	4013      	ands	r3, r2
 8000d26:	d003      	beq.n	8000d30 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8000d28:	697a      	ldr	r2, [r7, #20]
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8000d30:	4b08      	ldr	r3, [pc, #32]	@ (8000d54 <HAL_GPIO_Init+0x2d0>)
 8000d32:	697a      	ldr	r2, [r7, #20]
 8000d34:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	40da      	lsrs	r2, r3
 8000d44:	1e13      	subs	r3, r2, #0
 8000d46:	d000      	beq.n	8000d4a <HAL_GPIO_Init+0x2c6>
 8000d48:	e6a4      	b.n	8000a94 <HAL_GPIO_Init+0x10>
  }
}
 8000d4a:	46c0      	nop			@ (mov r8, r8)
 8000d4c:	46c0      	nop			@ (mov r8, r8)
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	b006      	add	sp, #24
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40021800 	.word	0x40021800
 8000d58:	50000400 	.word	0x50000400
 8000d5c:	50000800 	.word	0x50000800
 8000d60:	50000c00 	.word	0x50000c00
 8000d64:	50001400 	.word	0x50001400

08000d68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	0008      	movs	r0, r1
 8000d72:	0011      	movs	r1, r2
 8000d74:	1cbb      	adds	r3, r7, #2
 8000d76:	1c02      	adds	r2, r0, #0
 8000d78:	801a      	strh	r2, [r3, #0]
 8000d7a:	1c7b      	adds	r3, r7, #1
 8000d7c:	1c0a      	adds	r2, r1, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d80:	1c7b      	adds	r3, r7, #1
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d004      	beq.n	8000d92 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d88:	1cbb      	adds	r3, r7, #2
 8000d8a:	881a      	ldrh	r2, [r3, #0]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d90:	e003      	b.n	8000d9a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d92:	1cbb      	adds	r3, r7, #2
 8000d94:	881a      	ldrh	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000d9a:	46c0      	nop			@ (mov r8, r8)
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	b002      	add	sp, #8
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d101      	bne.n	8000db6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e08f      	b.n	8000ed6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2241      	movs	r2, #65	@ 0x41
 8000dba:	5c9b      	ldrb	r3, [r3, r2]
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d107      	bne.n	8000dd2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2240      	movs	r2, #64	@ 0x40
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	0018      	movs	r0, r3
 8000dce:	f7ff faef 	bl	80003b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2241      	movs	r2, #65	@ 0x41
 8000dd6:	2124      	movs	r1, #36	@ 0x24
 8000dd8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2101      	movs	r1, #1
 8000de6:	438a      	bics	r2, r1
 8000de8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	685a      	ldr	r2, [r3, #4]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	493b      	ldr	r1, [pc, #236]	@ (8000ee0 <HAL_I2C_Init+0x13c>)
 8000df4:	400a      	ands	r2, r1
 8000df6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	689a      	ldr	r2, [r3, #8]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4938      	ldr	r1, [pc, #224]	@ (8000ee4 <HAL_I2C_Init+0x140>)
 8000e04:	400a      	ands	r2, r1
 8000e06:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d108      	bne.n	8000e22 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	689a      	ldr	r2, [r3, #8]
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2180      	movs	r1, #128	@ 0x80
 8000e1a:	0209      	lsls	r1, r1, #8
 8000e1c:	430a      	orrs	r2, r1
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	e007      	b.n	8000e32 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	689a      	ldr	r2, [r3, #8]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2184      	movs	r1, #132	@ 0x84
 8000e2c:	0209      	lsls	r1, r1, #8
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	68db      	ldr	r3, [r3, #12]
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	d109      	bne.n	8000e4e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	685a      	ldr	r2, [r3, #4]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2180      	movs	r1, #128	@ 0x80
 8000e46:	0109      	lsls	r1, r1, #4
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	605a      	str	r2, [r3, #4]
 8000e4c:	e007      	b.n	8000e5e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	685a      	ldr	r2, [r3, #4]
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4923      	ldr	r1, [pc, #140]	@ (8000ee8 <HAL_I2C_Init+0x144>)
 8000e5a:	400a      	ands	r2, r1
 8000e5c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	685a      	ldr	r2, [r3, #4]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4920      	ldr	r1, [pc, #128]	@ (8000eec <HAL_I2C_Init+0x148>)
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	68da      	ldr	r2, [r3, #12]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	491a      	ldr	r1, [pc, #104]	@ (8000ee4 <HAL_I2C_Init+0x140>)
 8000e7a:	400a      	ands	r2, r1
 8000e7c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	691a      	ldr	r2, [r3, #16]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	695b      	ldr	r3, [r3, #20]
 8000e86:	431a      	orrs	r2, r3
 8000e88:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	699b      	ldr	r3, [r3, #24]
 8000e8e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	430a      	orrs	r2, r1
 8000e96:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	69d9      	ldr	r1, [r3, #28]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6a1a      	ldr	r2, [r3, #32]
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	430a      	orrs	r2, r1
 8000ea6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2101      	movs	r1, #1
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2241      	movs	r2, #65	@ 0x41
 8000ec2:	2120      	movs	r1, #32
 8000ec4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2200      	movs	r2, #0
 8000eca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2242      	movs	r2, #66	@ 0x42
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	b002      	add	sp, #8
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	46c0      	nop			@ (mov r8, r8)
 8000ee0:	f0ffffff 	.word	0xf0ffffff
 8000ee4:	ffff7fff 	.word	0xffff7fff
 8000ee8:	fffff7ff 	.word	0xfffff7ff
 8000eec:	02008000 	.word	0x02008000

08000ef0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8000ef0:	b590      	push	{r4, r7, lr}
 8000ef2:	b089      	sub	sp, #36	@ 0x24
 8000ef4:	af02      	add	r7, sp, #8
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	0008      	movs	r0, r1
 8000efa:	607a      	str	r2, [r7, #4]
 8000efc:	0019      	movs	r1, r3
 8000efe:	230a      	movs	r3, #10
 8000f00:	18fb      	adds	r3, r7, r3
 8000f02:	1c02      	adds	r2, r0, #0
 8000f04:	801a      	strh	r2, [r3, #0]
 8000f06:	2308      	movs	r3, #8
 8000f08:	18fb      	adds	r3, r7, r3
 8000f0a:	1c0a      	adds	r2, r1, #0
 8000f0c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	2241      	movs	r2, #65	@ 0x41
 8000f12:	5c9b      	ldrb	r3, [r3, r2]
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	2b20      	cmp	r3, #32
 8000f18:	d000      	beq.n	8000f1c <HAL_I2C_Master_Transmit+0x2c>
 8000f1a:	e10a      	b.n	8001132 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	2240      	movs	r2, #64	@ 0x40
 8000f20:	5c9b      	ldrb	r3, [r3, r2]
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d101      	bne.n	8000f2a <HAL_I2C_Master_Transmit+0x3a>
 8000f26:	2302      	movs	r3, #2
 8000f28:	e104      	b.n	8001134 <HAL_I2C_Master_Transmit+0x244>
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	2240      	movs	r2, #64	@ 0x40
 8000f2e:	2101      	movs	r1, #1
 8000f30:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000f32:	f7ff fce9 	bl	8000908 <HAL_GetTick>
 8000f36:	0003      	movs	r3, r0
 8000f38:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000f3a:	2380      	movs	r3, #128	@ 0x80
 8000f3c:	0219      	lsls	r1, r3, #8
 8000f3e:	68f8      	ldr	r0, [r7, #12]
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2319      	movs	r3, #25
 8000f46:	2201      	movs	r2, #1
 8000f48:	f000 f91e 	bl	8001188 <I2C_WaitOnFlagUntilTimeout>
 8000f4c:	1e03      	subs	r3, r0, #0
 8000f4e:	d001      	beq.n	8000f54 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8000f50:	2301      	movs	r3, #1
 8000f52:	e0ef      	b.n	8001134 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	2241      	movs	r2, #65	@ 0x41
 8000f58:	2121      	movs	r1, #33	@ 0x21
 8000f5a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	2242      	movs	r2, #66	@ 0x42
 8000f60:	2110      	movs	r1, #16
 8000f62:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	2200      	movs	r2, #0
 8000f68:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	2208      	movs	r2, #8
 8000f74:	18ba      	adds	r2, r7, r2
 8000f76:	8812      	ldrh	r2, [r2, #0]
 8000f78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	2bff      	cmp	r3, #255	@ 0xff
 8000f88:	d906      	bls.n	8000f98 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	22ff      	movs	r2, #255	@ 0xff
 8000f8e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8000f90:	2380      	movs	r3, #128	@ 0x80
 8000f92:	045b      	lsls	r3, r3, #17
 8000f94:	617b      	str	r3, [r7, #20]
 8000f96:	e007      	b.n	8000fa8 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8000fa2:	2380      	movs	r3, #128	@ 0x80
 8000fa4:	049b      	lsls	r3, r3, #18
 8000fa6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d027      	beq.n	8001000 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fb4:	781a      	ldrb	r2, [r3, #0]
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc0:	1c5a      	adds	r2, r3, #1
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	3b01      	subs	r3, #1
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	b29a      	uxth	r2, r3
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	b2da      	uxtb	r2, r3
 8000fea:	697c      	ldr	r4, [r7, #20]
 8000fec:	230a      	movs	r3, #10
 8000fee:	18fb      	adds	r3, r7, r3
 8000ff0:	8819      	ldrh	r1, [r3, #0]
 8000ff2:	68f8      	ldr	r0, [r7, #12]
 8000ff4:	4b51      	ldr	r3, [pc, #324]	@ (800113c <HAL_I2C_Master_Transmit+0x24c>)
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	0023      	movs	r3, r4
 8000ffa:	f000 fa9f 	bl	800153c <I2C_TransferConfig>
 8000ffe:	e06f      	b.n	80010e0 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001004:	b2da      	uxtb	r2, r3
 8001006:	697c      	ldr	r4, [r7, #20]
 8001008:	230a      	movs	r3, #10
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	8819      	ldrh	r1, [r3, #0]
 800100e:	68f8      	ldr	r0, [r7, #12]
 8001010:	4b4a      	ldr	r3, [pc, #296]	@ (800113c <HAL_I2C_Master_Transmit+0x24c>)
 8001012:	9300      	str	r3, [sp, #0]
 8001014:	0023      	movs	r3, r4
 8001016:	f000 fa91 	bl	800153c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800101a:	e061      	b.n	80010e0 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	0018      	movs	r0, r3
 8001024:	f000 f908 	bl	8001238 <I2C_WaitOnTXISFlagUntilTimeout>
 8001028:	1e03      	subs	r3, r0, #0
 800102a:	d001      	beq.n	8001030 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	e081      	b.n	8001134 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001034:	781a      	ldrb	r2, [r3, #0]
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001040:	1c5a      	adds	r2, r3, #1
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800104a:	b29b      	uxth	r3, r3
 800104c:	3b01      	subs	r3, #1
 800104e:	b29a      	uxth	r2, r3
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001058:	3b01      	subs	r3, #1
 800105a:	b29a      	uxth	r2, r3
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001064:	b29b      	uxth	r3, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	d03a      	beq.n	80010e0 <HAL_I2C_Master_Transmit+0x1f0>
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800106e:	2b00      	cmp	r3, #0
 8001070:	d136      	bne.n	80010e0 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001072:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001074:	68f8      	ldr	r0, [r7, #12]
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	0013      	movs	r3, r2
 800107c:	2200      	movs	r2, #0
 800107e:	2180      	movs	r1, #128	@ 0x80
 8001080:	f000 f882 	bl	8001188 <I2C_WaitOnFlagUntilTimeout>
 8001084:	1e03      	subs	r3, r0, #0
 8001086:	d001      	beq.n	800108c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8001088:	2301      	movs	r3, #1
 800108a:	e053      	b.n	8001134 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001090:	b29b      	uxth	r3, r3
 8001092:	2bff      	cmp	r3, #255	@ 0xff
 8001094:	d911      	bls.n	80010ba <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	22ff      	movs	r2, #255	@ 0xff
 800109a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80010a0:	b2da      	uxtb	r2, r3
 80010a2:	2380      	movs	r3, #128	@ 0x80
 80010a4:	045c      	lsls	r4, r3, #17
 80010a6:	230a      	movs	r3, #10
 80010a8:	18fb      	adds	r3, r7, r3
 80010aa:	8819      	ldrh	r1, [r3, #0]
 80010ac:	68f8      	ldr	r0, [r7, #12]
 80010ae:	2300      	movs	r3, #0
 80010b0:	9300      	str	r3, [sp, #0]
 80010b2:	0023      	movs	r3, r4
 80010b4:	f000 fa42 	bl	800153c <I2C_TransferConfig>
 80010b8:	e012      	b.n	80010e0 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80010be:	b29a      	uxth	r2, r3
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80010c8:	b2da      	uxtb	r2, r3
 80010ca:	2380      	movs	r3, #128	@ 0x80
 80010cc:	049c      	lsls	r4, r3, #18
 80010ce:	230a      	movs	r3, #10
 80010d0:	18fb      	adds	r3, r7, r3
 80010d2:	8819      	ldrh	r1, [r3, #0]
 80010d4:	68f8      	ldr	r0, [r7, #12]
 80010d6:	2300      	movs	r3, #0
 80010d8:	9300      	str	r3, [sp, #0]
 80010da:	0023      	movs	r3, r4
 80010dc:	f000 fa2e 	bl	800153c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d198      	bne.n	800101c <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80010ea:	693a      	ldr	r2, [r7, #16]
 80010ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	0018      	movs	r0, r3
 80010f2:	f000 f8e7 	bl	80012c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80010f6:	1e03      	subs	r3, r0, #0
 80010f8:	d001      	beq.n	80010fe <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e01a      	b.n	8001134 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2220      	movs	r2, #32
 8001104:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	685a      	ldr	r2, [r3, #4]
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	490b      	ldr	r1, [pc, #44]	@ (8001140 <HAL_I2C_Master_Transmit+0x250>)
 8001112:	400a      	ands	r2, r1
 8001114:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	2241      	movs	r2, #65	@ 0x41
 800111a:	2120      	movs	r1, #32
 800111c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	2242      	movs	r2, #66	@ 0x42
 8001122:	2100      	movs	r1, #0
 8001124:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	2240      	movs	r2, #64	@ 0x40
 800112a:	2100      	movs	r1, #0
 800112c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800112e:	2300      	movs	r3, #0
 8001130:	e000      	b.n	8001134 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8001132:	2302      	movs	r3, #2
  }
}
 8001134:	0018      	movs	r0, r3
 8001136:	46bd      	mov	sp, r7
 8001138:	b007      	add	sp, #28
 800113a:	bd90      	pop	{r4, r7, pc}
 800113c:	80002000 	.word	0x80002000
 8001140:	fe00e800 	.word	0xfe00e800

08001144 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	699b      	ldr	r3, [r3, #24]
 8001152:	2202      	movs	r2, #2
 8001154:	4013      	ands	r3, r2
 8001156:	2b02      	cmp	r3, #2
 8001158:	d103      	bne.n	8001162 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	2200      	movs	r2, #0
 8001160:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	2201      	movs	r2, #1
 800116a:	4013      	ands	r3, r2
 800116c:	2b01      	cmp	r3, #1
 800116e:	d007      	beq.n	8001180 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	699a      	ldr	r2, [r3, #24]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2101      	movs	r1, #1
 800117c:	430a      	orrs	r2, r1
 800117e:	619a      	str	r2, [r3, #24]
  }
}
 8001180:	46c0      	nop			@ (mov r8, r8)
 8001182:	46bd      	mov	sp, r7
 8001184:	b002      	add	sp, #8
 8001186:	bd80      	pop	{r7, pc}

08001188 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	60b9      	str	r1, [r7, #8]
 8001192:	603b      	str	r3, [r7, #0]
 8001194:	1dfb      	adds	r3, r7, #7
 8001196:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001198:	e03a      	b.n	8001210 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	6839      	ldr	r1, [r7, #0]
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	0018      	movs	r0, r3
 80011a2:	f000 f8d3 	bl	800134c <I2C_IsErrorOccurred>
 80011a6:	1e03      	subs	r3, r0, #0
 80011a8:	d001      	beq.n	80011ae <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e040      	b.n	8001230 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	3301      	adds	r3, #1
 80011b2:	d02d      	beq.n	8001210 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80011b4:	f7ff fba8 	bl	8000908 <HAL_GetTick>
 80011b8:	0002      	movs	r2, r0
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	683a      	ldr	r2, [r7, #0]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d302      	bcc.n	80011ca <I2C_WaitOnFlagUntilTimeout+0x42>
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d122      	bne.n	8001210 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	68ba      	ldr	r2, [r7, #8]
 80011d2:	4013      	ands	r3, r2
 80011d4:	68ba      	ldr	r2, [r7, #8]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	425a      	negs	r2, r3
 80011da:	4153      	adcs	r3, r2
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	001a      	movs	r2, r3
 80011e0:	1dfb      	adds	r3, r7, #7
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d113      	bne.n	8001210 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ec:	2220      	movs	r2, #32
 80011ee:	431a      	orrs	r2, r3
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	2241      	movs	r2, #65	@ 0x41
 80011f8:	2120      	movs	r1, #32
 80011fa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2242      	movs	r2, #66	@ 0x42
 8001200:	2100      	movs	r1, #0
 8001202:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	2240      	movs	r2, #64	@ 0x40
 8001208:	2100      	movs	r1, #0
 800120a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800120c:	2301      	movs	r3, #1
 800120e:	e00f      	b.n	8001230 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	699b      	ldr	r3, [r3, #24]
 8001216:	68ba      	ldr	r2, [r7, #8]
 8001218:	4013      	ands	r3, r2
 800121a:	68ba      	ldr	r2, [r7, #8]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	425a      	negs	r2, r3
 8001220:	4153      	adcs	r3, r2
 8001222:	b2db      	uxtb	r3, r3
 8001224:	001a      	movs	r2, r3
 8001226:	1dfb      	adds	r3, r7, #7
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	429a      	cmp	r2, r3
 800122c:	d0b5      	beq.n	800119a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800122e:	2300      	movs	r3, #0
}
 8001230:	0018      	movs	r0, r3
 8001232:	46bd      	mov	sp, r7
 8001234:	b004      	add	sp, #16
 8001236:	bd80      	pop	{r7, pc}

08001238 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001244:	e032      	b.n	80012ac <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	68b9      	ldr	r1, [r7, #8]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	0018      	movs	r0, r3
 800124e:	f000 f87d 	bl	800134c <I2C_IsErrorOccurred>
 8001252:	1e03      	subs	r3, r0, #0
 8001254:	d001      	beq.n	800125a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e030      	b.n	80012bc <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	3301      	adds	r3, #1
 800125e:	d025      	beq.n	80012ac <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001260:	f7ff fb52 	bl	8000908 <HAL_GetTick>
 8001264:	0002      	movs	r2, r0
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	68ba      	ldr	r2, [r7, #8]
 800126c:	429a      	cmp	r2, r3
 800126e:	d302      	bcc.n	8001276 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d11a      	bne.n	80012ac <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	2202      	movs	r2, #2
 800127e:	4013      	ands	r3, r2
 8001280:	2b02      	cmp	r3, #2
 8001282:	d013      	beq.n	80012ac <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001288:	2220      	movs	r2, #32
 800128a:	431a      	orrs	r2, r3
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	2241      	movs	r2, #65	@ 0x41
 8001294:	2120      	movs	r1, #32
 8001296:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2242      	movs	r2, #66	@ 0x42
 800129c:	2100      	movs	r1, #0
 800129e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	2240      	movs	r2, #64	@ 0x40
 80012a4:	2100      	movs	r1, #0
 80012a6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e007      	b.n	80012bc <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	699b      	ldr	r3, [r3, #24]
 80012b2:	2202      	movs	r2, #2
 80012b4:	4013      	ands	r3, r2
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d1c5      	bne.n	8001246 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80012ba:	2300      	movs	r3, #0
}
 80012bc:	0018      	movs	r0, r3
 80012be:	46bd      	mov	sp, r7
 80012c0:	b004      	add	sp, #16
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80012d0:	e02f      	b.n	8001332 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	68b9      	ldr	r1, [r7, #8]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	0018      	movs	r0, r3
 80012da:	f000 f837 	bl	800134c <I2C_IsErrorOccurred>
 80012de:	1e03      	subs	r3, r0, #0
 80012e0:	d001      	beq.n	80012e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e02d      	b.n	8001342 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80012e6:	f7ff fb0f 	bl	8000908 <HAL_GetTick>
 80012ea:	0002      	movs	r2, r0
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	68ba      	ldr	r2, [r7, #8]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d302      	bcc.n	80012fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d11a      	bne.n	8001332 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	699b      	ldr	r3, [r3, #24]
 8001302:	2220      	movs	r2, #32
 8001304:	4013      	ands	r3, r2
 8001306:	2b20      	cmp	r3, #32
 8001308:	d013      	beq.n	8001332 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800130e:	2220      	movs	r2, #32
 8001310:	431a      	orrs	r2, r3
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	2241      	movs	r2, #65	@ 0x41
 800131a:	2120      	movs	r1, #32
 800131c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2242      	movs	r2, #66	@ 0x42
 8001322:	2100      	movs	r1, #0
 8001324:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	2240      	movs	r2, #64	@ 0x40
 800132a:	2100      	movs	r1, #0
 800132c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e007      	b.n	8001342 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	2220      	movs	r2, #32
 800133a:	4013      	ands	r3, r2
 800133c:	2b20      	cmp	r3, #32
 800133e:	d1c8      	bne.n	80012d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001340:	2300      	movs	r3, #0
}
 8001342:	0018      	movs	r0, r3
 8001344:	46bd      	mov	sp, r7
 8001346:	b004      	add	sp, #16
 8001348:	bd80      	pop	{r7, pc}
	...

0800134c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	@ 0x28
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001358:	2327      	movs	r3, #39	@ 0x27
 800135a:	18fb      	adds	r3, r7, r3
 800135c:	2200      	movs	r2, #0
 800135e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	699b      	ldr	r3, [r3, #24]
 8001366:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	2210      	movs	r2, #16
 8001374:	4013      	ands	r3, r2
 8001376:	d100      	bne.n	800137a <I2C_IsErrorOccurred+0x2e>
 8001378:	e079      	b.n	800146e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2210      	movs	r2, #16
 8001380:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001382:	e057      	b.n	8001434 <I2C_IsErrorOccurred+0xe8>
 8001384:	2227      	movs	r2, #39	@ 0x27
 8001386:	18bb      	adds	r3, r7, r2
 8001388:	18ba      	adds	r2, r7, r2
 800138a:	7812      	ldrb	r2, [r2, #0]
 800138c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	3301      	adds	r3, #1
 8001392:	d04f      	beq.n	8001434 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001394:	f7ff fab8 	bl	8000908 <HAL_GetTick>
 8001398:	0002      	movs	r2, r0
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	68ba      	ldr	r2, [r7, #8]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d302      	bcc.n	80013aa <I2C_IsErrorOccurred+0x5e>
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d144      	bne.n	8001434 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	685a      	ldr	r2, [r3, #4]
 80013b0:	2380      	movs	r3, #128	@ 0x80
 80013b2:	01db      	lsls	r3, r3, #7
 80013b4:	4013      	ands	r3, r2
 80013b6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80013b8:	2013      	movs	r0, #19
 80013ba:	183b      	adds	r3, r7, r0
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	2142      	movs	r1, #66	@ 0x42
 80013c0:	5c52      	ldrb	r2, [r2, r1]
 80013c2:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	699a      	ldr	r2, [r3, #24]
 80013ca:	2380      	movs	r3, #128	@ 0x80
 80013cc:	021b      	lsls	r3, r3, #8
 80013ce:	401a      	ands	r2, r3
 80013d0:	2380      	movs	r3, #128	@ 0x80
 80013d2:	021b      	lsls	r3, r3, #8
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d126      	bne.n	8001426 <I2C_IsErrorOccurred+0xda>
 80013d8:	697a      	ldr	r2, [r7, #20]
 80013da:	2380      	movs	r3, #128	@ 0x80
 80013dc:	01db      	lsls	r3, r3, #7
 80013de:	429a      	cmp	r2, r3
 80013e0:	d021      	beq.n	8001426 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80013e2:	183b      	adds	r3, r7, r0
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	2b20      	cmp	r3, #32
 80013e8:	d01d      	beq.n	8001426 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	685a      	ldr	r2, [r3, #4]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2180      	movs	r1, #128	@ 0x80
 80013f6:	01c9      	lsls	r1, r1, #7
 80013f8:	430a      	orrs	r2, r1
 80013fa:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80013fc:	f7ff fa84 	bl	8000908 <HAL_GetTick>
 8001400:	0003      	movs	r3, r0
 8001402:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001404:	e00f      	b.n	8001426 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001406:	f7ff fa7f 	bl	8000908 <HAL_GetTick>
 800140a:	0002      	movs	r2, r0
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b19      	cmp	r3, #25
 8001412:	d908      	bls.n	8001426 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001414:	6a3b      	ldr	r3, [r7, #32]
 8001416:	2220      	movs	r2, #32
 8001418:	4313      	orrs	r3, r2
 800141a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800141c:	2327      	movs	r3, #39	@ 0x27
 800141e:	18fb      	adds	r3, r7, r3
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]

              break;
 8001424:	e006      	b.n	8001434 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	2220      	movs	r2, #32
 800142e:	4013      	ands	r3, r2
 8001430:	2b20      	cmp	r3, #32
 8001432:	d1e8      	bne.n	8001406 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	699b      	ldr	r3, [r3, #24]
 800143a:	2220      	movs	r2, #32
 800143c:	4013      	ands	r3, r2
 800143e:	2b20      	cmp	r3, #32
 8001440:	d004      	beq.n	800144c <I2C_IsErrorOccurred+0x100>
 8001442:	2327      	movs	r3, #39	@ 0x27
 8001444:	18fb      	adds	r3, r7, r3
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d09b      	beq.n	8001384 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800144c:	2327      	movs	r3, #39	@ 0x27
 800144e:	18fb      	adds	r3, r7, r3
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d103      	bne.n	800145e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2220      	movs	r2, #32
 800145c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800145e:	6a3b      	ldr	r3, [r7, #32]
 8001460:	2204      	movs	r2, #4
 8001462:	4313      	orrs	r3, r2
 8001464:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001466:	2327      	movs	r3, #39	@ 0x27
 8001468:	18fb      	adds	r3, r7, r3
 800146a:	2201      	movs	r2, #1
 800146c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001476:	69ba      	ldr	r2, [r7, #24]
 8001478:	2380      	movs	r3, #128	@ 0x80
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	4013      	ands	r3, r2
 800147e:	d00c      	beq.n	800149a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001480:	6a3b      	ldr	r3, [r7, #32]
 8001482:	2201      	movs	r2, #1
 8001484:	4313      	orrs	r3, r2
 8001486:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2280      	movs	r2, #128	@ 0x80
 800148e:	0052      	lsls	r2, r2, #1
 8001490:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001492:	2327      	movs	r3, #39	@ 0x27
 8001494:	18fb      	adds	r3, r7, r3
 8001496:	2201      	movs	r2, #1
 8001498:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800149a:	69ba      	ldr	r2, [r7, #24]
 800149c:	2380      	movs	r3, #128	@ 0x80
 800149e:	00db      	lsls	r3, r3, #3
 80014a0:	4013      	ands	r3, r2
 80014a2:	d00c      	beq.n	80014be <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80014a4:	6a3b      	ldr	r3, [r7, #32]
 80014a6:	2208      	movs	r2, #8
 80014a8:	4313      	orrs	r3, r2
 80014aa:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2280      	movs	r2, #128	@ 0x80
 80014b2:	00d2      	lsls	r2, r2, #3
 80014b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80014b6:	2327      	movs	r3, #39	@ 0x27
 80014b8:	18fb      	adds	r3, r7, r3
 80014ba:	2201      	movs	r2, #1
 80014bc:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80014be:	69ba      	ldr	r2, [r7, #24]
 80014c0:	2380      	movs	r3, #128	@ 0x80
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	4013      	ands	r3, r2
 80014c6:	d00c      	beq.n	80014e2 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80014c8:	6a3b      	ldr	r3, [r7, #32]
 80014ca:	2202      	movs	r2, #2
 80014cc:	4313      	orrs	r3, r2
 80014ce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2280      	movs	r2, #128	@ 0x80
 80014d6:	0092      	lsls	r2, r2, #2
 80014d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80014da:	2327      	movs	r3, #39	@ 0x27
 80014dc:	18fb      	adds	r3, r7, r3
 80014de:	2201      	movs	r2, #1
 80014e0:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80014e2:	2327      	movs	r3, #39	@ 0x27
 80014e4:	18fb      	adds	r3, r7, r3
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d01d      	beq.n	8001528 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	0018      	movs	r0, r3
 80014f0:	f7ff fe28 	bl	8001144 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	685a      	ldr	r2, [r3, #4]
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	490e      	ldr	r1, [pc, #56]	@ (8001538 <I2C_IsErrorOccurred+0x1ec>)
 8001500:	400a      	ands	r2, r1
 8001502:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001508:	6a3b      	ldr	r3, [r7, #32]
 800150a:	431a      	orrs	r2, r3
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	2241      	movs	r2, #65	@ 0x41
 8001514:	2120      	movs	r1, #32
 8001516:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	2242      	movs	r2, #66	@ 0x42
 800151c:	2100      	movs	r1, #0
 800151e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2240      	movs	r2, #64	@ 0x40
 8001524:	2100      	movs	r1, #0
 8001526:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001528:	2327      	movs	r3, #39	@ 0x27
 800152a:	18fb      	adds	r3, r7, r3
 800152c:	781b      	ldrb	r3, [r3, #0]
}
 800152e:	0018      	movs	r0, r3
 8001530:	46bd      	mov	sp, r7
 8001532:	b00a      	add	sp, #40	@ 0x28
 8001534:	bd80      	pop	{r7, pc}
 8001536:	46c0      	nop			@ (mov r8, r8)
 8001538:	fe00e800 	.word	0xfe00e800

0800153c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800153c:	b590      	push	{r4, r7, lr}
 800153e:	b087      	sub	sp, #28
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	0008      	movs	r0, r1
 8001546:	0011      	movs	r1, r2
 8001548:	607b      	str	r3, [r7, #4]
 800154a:	240a      	movs	r4, #10
 800154c:	193b      	adds	r3, r7, r4
 800154e:	1c02      	adds	r2, r0, #0
 8001550:	801a      	strh	r2, [r3, #0]
 8001552:	2009      	movs	r0, #9
 8001554:	183b      	adds	r3, r7, r0
 8001556:	1c0a      	adds	r2, r1, #0
 8001558:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800155a:	193b      	adds	r3, r7, r4
 800155c:	881b      	ldrh	r3, [r3, #0]
 800155e:	059b      	lsls	r3, r3, #22
 8001560:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001562:	183b      	adds	r3, r7, r0
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	0419      	lsls	r1, r3, #16
 8001568:	23ff      	movs	r3, #255	@ 0xff
 800156a:	041b      	lsls	r3, r3, #16
 800156c:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800156e:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001576:	4313      	orrs	r3, r2
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	085b      	lsrs	r3, r3, #1
 800157c:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001586:	0d51      	lsrs	r1, r2, #21
 8001588:	2280      	movs	r2, #128	@ 0x80
 800158a:	00d2      	lsls	r2, r2, #3
 800158c:	400a      	ands	r2, r1
 800158e:	4907      	ldr	r1, [pc, #28]	@ (80015ac <I2C_TransferConfig+0x70>)
 8001590:	430a      	orrs	r2, r1
 8001592:	43d2      	mvns	r2, r2
 8001594:	401a      	ands	r2, r3
 8001596:	0011      	movs	r1, r2
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	430a      	orrs	r2, r1
 80015a0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80015a2:	46c0      	nop			@ (mov r8, r8)
 80015a4:	46bd      	mov	sp, r7
 80015a6:	b007      	add	sp, #28
 80015a8:	bd90      	pop	{r4, r7, pc}
 80015aa:	46c0      	nop			@ (mov r8, r8)
 80015ac:	03ff63ff 	.word	0x03ff63ff

080015b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2241      	movs	r2, #65	@ 0x41
 80015be:	5c9b      	ldrb	r3, [r3, r2]
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b20      	cmp	r3, #32
 80015c4:	d138      	bne.n	8001638 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2240      	movs	r2, #64	@ 0x40
 80015ca:	5c9b      	ldrb	r3, [r3, r2]
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d101      	bne.n	80015d4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80015d0:	2302      	movs	r3, #2
 80015d2:	e032      	b.n	800163a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2240      	movs	r2, #64	@ 0x40
 80015d8:	2101      	movs	r1, #1
 80015da:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2241      	movs	r2, #65	@ 0x41
 80015e0:	2124      	movs	r1, #36	@ 0x24
 80015e2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2101      	movs	r1, #1
 80015f0:	438a      	bics	r2, r1
 80015f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4911      	ldr	r1, [pc, #68]	@ (8001644 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001600:	400a      	ands	r2, r1
 8001602:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	6819      	ldr	r1, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	683a      	ldr	r2, [r7, #0]
 8001610:	430a      	orrs	r2, r1
 8001612:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2101      	movs	r1, #1
 8001620:	430a      	orrs	r2, r1
 8001622:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2241      	movs	r2, #65	@ 0x41
 8001628:	2120      	movs	r1, #32
 800162a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2240      	movs	r2, #64	@ 0x40
 8001630:	2100      	movs	r1, #0
 8001632:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001634:	2300      	movs	r3, #0
 8001636:	e000      	b.n	800163a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001638:	2302      	movs	r3, #2
  }
}
 800163a:	0018      	movs	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	b002      	add	sp, #8
 8001640:	bd80      	pop	{r7, pc}
 8001642:	46c0      	nop			@ (mov r8, r8)
 8001644:	ffffefff 	.word	0xffffefff

08001648 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2241      	movs	r2, #65	@ 0x41
 8001656:	5c9b      	ldrb	r3, [r3, r2]
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2b20      	cmp	r3, #32
 800165c:	d139      	bne.n	80016d2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2240      	movs	r2, #64	@ 0x40
 8001662:	5c9b      	ldrb	r3, [r3, r2]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d101      	bne.n	800166c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001668:	2302      	movs	r3, #2
 800166a:	e033      	b.n	80016d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2240      	movs	r2, #64	@ 0x40
 8001670:	2101      	movs	r1, #1
 8001672:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2241      	movs	r2, #65	@ 0x41
 8001678:	2124      	movs	r1, #36	@ 0x24
 800167a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2101      	movs	r1, #1
 8001688:	438a      	bics	r2, r1
 800168a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	4a11      	ldr	r2, [pc, #68]	@ (80016dc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001698:	4013      	ands	r3, r2
 800169a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	021b      	lsls	r3, r3, #8
 80016a0:	68fa      	ldr	r2, [r7, #12]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	68fa      	ldr	r2, [r7, #12]
 80016ac:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2101      	movs	r1, #1
 80016ba:	430a      	orrs	r2, r1
 80016bc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2241      	movs	r2, #65	@ 0x41
 80016c2:	2120      	movs	r1, #32
 80016c4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2240      	movs	r2, #64	@ 0x40
 80016ca:	2100      	movs	r1, #0
 80016cc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80016ce:	2300      	movs	r3, #0
 80016d0:	e000      	b.n	80016d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80016d2:	2302      	movs	r3, #2
  }
}
 80016d4:	0018      	movs	r0, r3
 80016d6:	46bd      	mov	sp, r7
 80016d8:	b004      	add	sp, #16
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	fffff0ff 	.word	0xfffff0ff

080016e0 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d101      	bne.n	80016f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e1d0      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	2201      	movs	r2, #1
 80016f8:	4013      	ands	r3, r2
 80016fa:	d100      	bne.n	80016fe <HAL_RCC_OscConfig+0x1e>
 80016fc:	e069      	b.n	80017d2 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016fe:	4bc8      	ldr	r3, [pc, #800]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	2238      	movs	r2, #56	@ 0x38
 8001704:	4013      	ands	r3, r2
 8001706:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	2b08      	cmp	r3, #8
 800170c:	d105      	bne.n	800171a <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d15d      	bne.n	80017d2 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e1bc      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685a      	ldr	r2, [r3, #4]
 800171e:	2380      	movs	r3, #128	@ 0x80
 8001720:	025b      	lsls	r3, r3, #9
 8001722:	429a      	cmp	r2, r3
 8001724:	d107      	bne.n	8001736 <HAL_RCC_OscConfig+0x56>
 8001726:	4bbe      	ldr	r3, [pc, #760]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	4bbd      	ldr	r3, [pc, #756]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 800172c:	2180      	movs	r1, #128	@ 0x80
 800172e:	0249      	lsls	r1, r1, #9
 8001730:	430a      	orrs	r2, r1
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	e020      	b.n	8001778 <HAL_RCC_OscConfig+0x98>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685a      	ldr	r2, [r3, #4]
 800173a:	23a0      	movs	r3, #160	@ 0xa0
 800173c:	02db      	lsls	r3, r3, #11
 800173e:	429a      	cmp	r2, r3
 8001740:	d10e      	bne.n	8001760 <HAL_RCC_OscConfig+0x80>
 8001742:	4bb7      	ldr	r3, [pc, #732]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	4bb6      	ldr	r3, [pc, #728]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001748:	2180      	movs	r1, #128	@ 0x80
 800174a:	02c9      	lsls	r1, r1, #11
 800174c:	430a      	orrs	r2, r1
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	4bb3      	ldr	r3, [pc, #716]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	4bb2      	ldr	r3, [pc, #712]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001756:	2180      	movs	r1, #128	@ 0x80
 8001758:	0249      	lsls	r1, r1, #9
 800175a:	430a      	orrs	r2, r1
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	e00b      	b.n	8001778 <HAL_RCC_OscConfig+0x98>
 8001760:	4baf      	ldr	r3, [pc, #700]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4bae      	ldr	r3, [pc, #696]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001766:	49af      	ldr	r1, [pc, #700]	@ (8001a24 <HAL_RCC_OscConfig+0x344>)
 8001768:	400a      	ands	r2, r1
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	4bac      	ldr	r3, [pc, #688]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	4bab      	ldr	r3, [pc, #684]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001772:	49ad      	ldr	r1, [pc, #692]	@ (8001a28 <HAL_RCC_OscConfig+0x348>)
 8001774:	400a      	ands	r2, r1
 8001776:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d014      	beq.n	80017aa <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001780:	f7ff f8c2 	bl	8000908 <HAL_GetTick>
 8001784:	0003      	movs	r3, r0
 8001786:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001788:	e008      	b.n	800179c <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800178a:	f7ff f8bd 	bl	8000908 <HAL_GetTick>
 800178e:	0002      	movs	r2, r0
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	2b64      	cmp	r3, #100	@ 0x64
 8001796:	d901      	bls.n	800179c <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001798:	2303      	movs	r3, #3
 800179a:	e17b      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800179c:	4ba0      	ldr	r3, [pc, #640]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	2380      	movs	r3, #128	@ 0x80
 80017a2:	029b      	lsls	r3, r3, #10
 80017a4:	4013      	ands	r3, r2
 80017a6:	d0f0      	beq.n	800178a <HAL_RCC_OscConfig+0xaa>
 80017a8:	e013      	b.n	80017d2 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017aa:	f7ff f8ad 	bl	8000908 <HAL_GetTick>
 80017ae:	0003      	movs	r3, r0
 80017b0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017b2:	e008      	b.n	80017c6 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80017b4:	f7ff f8a8 	bl	8000908 <HAL_GetTick>
 80017b8:	0002      	movs	r2, r0
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	2b64      	cmp	r3, #100	@ 0x64
 80017c0:	d901      	bls.n	80017c6 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e166      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017c6:	4b96      	ldr	r3, [pc, #600]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	2380      	movs	r3, #128	@ 0x80
 80017cc:	029b      	lsls	r3, r3, #10
 80017ce:	4013      	ands	r3, r2
 80017d0:	d1f0      	bne.n	80017b4 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	2202      	movs	r2, #2
 80017d8:	4013      	ands	r3, r2
 80017da:	d100      	bne.n	80017de <HAL_RCC_OscConfig+0xfe>
 80017dc:	e086      	b.n	80018ec <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017de:	4b90      	ldr	r3, [pc, #576]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	2238      	movs	r2, #56	@ 0x38
 80017e4:	4013      	ands	r3, r2
 80017e6:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d12f      	bne.n	800184e <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d101      	bne.n	80017fa <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e14c      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017fa:	4b89      	ldr	r3, [pc, #548]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	4a8b      	ldr	r2, [pc, #556]	@ (8001a2c <HAL_RCC_OscConfig+0x34c>)
 8001800:	4013      	ands	r3, r2
 8001802:	0019      	movs	r1, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	695b      	ldr	r3, [r3, #20]
 8001808:	021a      	lsls	r2, r3, #8
 800180a:	4b85      	ldr	r3, [pc, #532]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 800180c:	430a      	orrs	r2, r1
 800180e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d112      	bne.n	800183c <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001816:	4b82      	ldr	r3, [pc, #520]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a85      	ldr	r2, [pc, #532]	@ (8001a30 <HAL_RCC_OscConfig+0x350>)
 800181c:	4013      	ands	r3, r2
 800181e:	0019      	movs	r1, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	691a      	ldr	r2, [r3, #16]
 8001824:	4b7e      	ldr	r3, [pc, #504]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001826:	430a      	orrs	r2, r1
 8001828:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800182a:	4b7d      	ldr	r3, [pc, #500]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	0adb      	lsrs	r3, r3, #11
 8001830:	2207      	movs	r2, #7
 8001832:	4013      	ands	r3, r2
 8001834:	4a7f      	ldr	r2, [pc, #508]	@ (8001a34 <HAL_RCC_OscConfig+0x354>)
 8001836:	40da      	lsrs	r2, r3
 8001838:	4b7f      	ldr	r3, [pc, #508]	@ (8001a38 <HAL_RCC_OscConfig+0x358>)
 800183a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800183c:	4b7f      	ldr	r3, [pc, #508]	@ (8001a3c <HAL_RCC_OscConfig+0x35c>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	0018      	movs	r0, r3
 8001842:	f7ff f805 	bl	8000850 <HAL_InitTick>
 8001846:	1e03      	subs	r3, r0, #0
 8001848:	d050      	beq.n	80018ec <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e122      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d030      	beq.n	80018b8 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001856:	4b72      	ldr	r3, [pc, #456]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a75      	ldr	r2, [pc, #468]	@ (8001a30 <HAL_RCC_OscConfig+0x350>)
 800185c:	4013      	ands	r3, r2
 800185e:	0019      	movs	r1, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	691a      	ldr	r2, [r3, #16]
 8001864:	4b6e      	ldr	r3, [pc, #440]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001866:	430a      	orrs	r2, r1
 8001868:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 800186a:	4b6d      	ldr	r3, [pc, #436]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	4b6c      	ldr	r3, [pc, #432]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001870:	2180      	movs	r1, #128	@ 0x80
 8001872:	0049      	lsls	r1, r1, #1
 8001874:	430a      	orrs	r2, r1
 8001876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001878:	f7ff f846 	bl	8000908 <HAL_GetTick>
 800187c:	0003      	movs	r3, r0
 800187e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001880:	e008      	b.n	8001894 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001882:	f7ff f841 	bl	8000908 <HAL_GetTick>
 8001886:	0002      	movs	r2, r0
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e0ff      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001894:	4b62      	ldr	r3, [pc, #392]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	2380      	movs	r3, #128	@ 0x80
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	4013      	ands	r3, r2
 800189e:	d0f0      	beq.n	8001882 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018a0:	4b5f      	ldr	r3, [pc, #380]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	4a61      	ldr	r2, [pc, #388]	@ (8001a2c <HAL_RCC_OscConfig+0x34c>)
 80018a6:	4013      	ands	r3, r2
 80018a8:	0019      	movs	r1, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	695b      	ldr	r3, [r3, #20]
 80018ae:	021a      	lsls	r2, r3, #8
 80018b0:	4b5b      	ldr	r3, [pc, #364]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80018b2:	430a      	orrs	r2, r1
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	e019      	b.n	80018ec <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80018b8:	4b59      	ldr	r3, [pc, #356]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	4b58      	ldr	r3, [pc, #352]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80018be:	4960      	ldr	r1, [pc, #384]	@ (8001a40 <HAL_RCC_OscConfig+0x360>)
 80018c0:	400a      	ands	r2, r1
 80018c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c4:	f7ff f820 	bl	8000908 <HAL_GetTick>
 80018c8:	0003      	movs	r3, r0
 80018ca:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018cc:	e008      	b.n	80018e0 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80018ce:	f7ff f81b 	bl	8000908 <HAL_GetTick>
 80018d2:	0002      	movs	r2, r0
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d901      	bls.n	80018e0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e0d9      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018e0:	4b4f      	ldr	r3, [pc, #316]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	2380      	movs	r3, #128	@ 0x80
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	4013      	ands	r3, r2
 80018ea:	d1f0      	bne.n	80018ce <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2208      	movs	r2, #8
 80018f2:	4013      	ands	r3, r2
 80018f4:	d042      	beq.n	800197c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80018f6:	4b4a      	ldr	r3, [pc, #296]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	2238      	movs	r2, #56	@ 0x38
 80018fc:	4013      	ands	r3, r2
 80018fe:	2b18      	cmp	r3, #24
 8001900:	d105      	bne.n	800190e <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	699b      	ldr	r3, [r3, #24]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d138      	bne.n	800197c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e0c2      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	699b      	ldr	r3, [r3, #24]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d019      	beq.n	800194a <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001916:	4b42      	ldr	r3, [pc, #264]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001918:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800191a:	4b41      	ldr	r3, [pc, #260]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 800191c:	2101      	movs	r1, #1
 800191e:	430a      	orrs	r2, r1
 8001920:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001922:	f7fe fff1 	bl	8000908 <HAL_GetTick>
 8001926:	0003      	movs	r3, r0
 8001928:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800192a:	e008      	b.n	800193e <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800192c:	f7fe ffec 	bl	8000908 <HAL_GetTick>
 8001930:	0002      	movs	r2, r0
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e0aa      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800193e:	4b38      	ldr	r3, [pc, #224]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001940:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001942:	2202      	movs	r2, #2
 8001944:	4013      	ands	r3, r2
 8001946:	d0f1      	beq.n	800192c <HAL_RCC_OscConfig+0x24c>
 8001948:	e018      	b.n	800197c <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800194a:	4b35      	ldr	r3, [pc, #212]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 800194c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800194e:	4b34      	ldr	r3, [pc, #208]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001950:	2101      	movs	r1, #1
 8001952:	438a      	bics	r2, r1
 8001954:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001956:	f7fe ffd7 	bl	8000908 <HAL_GetTick>
 800195a:	0003      	movs	r3, r0
 800195c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001960:	f7fe ffd2 	bl	8000908 <HAL_GetTick>
 8001964:	0002      	movs	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e090      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001972:	4b2b      	ldr	r3, [pc, #172]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001974:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001976:	2202      	movs	r2, #2
 8001978:	4013      	ands	r3, r2
 800197a:	d1f1      	bne.n	8001960 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2204      	movs	r2, #4
 8001982:	4013      	ands	r3, r2
 8001984:	d100      	bne.n	8001988 <HAL_RCC_OscConfig+0x2a8>
 8001986:	e084      	b.n	8001a92 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001988:	230f      	movs	r3, #15
 800198a:	18fb      	adds	r3, r7, r3
 800198c:	2200      	movs	r2, #0
 800198e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001990:	4b23      	ldr	r3, [pc, #140]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	2238      	movs	r2, #56	@ 0x38
 8001996:	4013      	ands	r3, r2
 8001998:	2b20      	cmp	r3, #32
 800199a:	d106      	bne.n	80019aa <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d000      	beq.n	80019a6 <HAL_RCC_OscConfig+0x2c6>
 80019a4:	e075      	b.n	8001a92 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e074      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d106      	bne.n	80019c0 <HAL_RCC_OscConfig+0x2e0>
 80019b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80019b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80019b8:	2101      	movs	r1, #1
 80019ba:	430a      	orrs	r2, r1
 80019bc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019be:	e01c      	b.n	80019fa <HAL_RCC_OscConfig+0x31a>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	2b05      	cmp	r3, #5
 80019c6:	d10c      	bne.n	80019e2 <HAL_RCC_OscConfig+0x302>
 80019c8:	4b15      	ldr	r3, [pc, #84]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80019ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019cc:	4b14      	ldr	r3, [pc, #80]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80019ce:	2104      	movs	r1, #4
 80019d0:	430a      	orrs	r2, r1
 80019d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019d4:	4b12      	ldr	r3, [pc, #72]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80019d6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019d8:	4b11      	ldr	r3, [pc, #68]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80019da:	2101      	movs	r1, #1
 80019dc:	430a      	orrs	r2, r1
 80019de:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019e0:	e00b      	b.n	80019fa <HAL_RCC_OscConfig+0x31a>
 80019e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80019e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80019e8:	2101      	movs	r1, #1
 80019ea:	438a      	bics	r2, r1
 80019ec:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80019f0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001a20 <HAL_RCC_OscConfig+0x340>)
 80019f4:	2104      	movs	r1, #4
 80019f6:	438a      	bics	r2, r1
 80019f8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d028      	beq.n	8001a54 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a02:	f7fe ff81 	bl	8000908 <HAL_GetTick>
 8001a06:	0003      	movs	r3, r0
 8001a08:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001a0a:	e01d      	b.n	8001a48 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a0c:	f7fe ff7c 	bl	8000908 <HAL_GetTick>
 8001a10:	0002      	movs	r2, r0
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	4a0b      	ldr	r2, [pc, #44]	@ (8001a44 <HAL_RCC_OscConfig+0x364>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d915      	bls.n	8001a48 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e039      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>
 8001a20:	40021000 	.word	0x40021000
 8001a24:	fffeffff 	.word	0xfffeffff
 8001a28:	fffbffff 	.word	0xfffbffff
 8001a2c:	ffff80ff 	.word	0xffff80ff
 8001a30:	ffffc7ff 	.word	0xffffc7ff
 8001a34:	02dc6c00 	.word	0x02dc6c00
 8001a38:	20000000 	.word	0x20000000
 8001a3c:	20000004 	.word	0x20000004
 8001a40:	fffffeff 	.word	0xfffffeff
 8001a44:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001a48:	4b14      	ldr	r3, [pc, #80]	@ (8001a9c <HAL_RCC_OscConfig+0x3bc>)
 8001a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a4c:	2202      	movs	r2, #2
 8001a4e:	4013      	ands	r3, r2
 8001a50:	d0dc      	beq.n	8001a0c <HAL_RCC_OscConfig+0x32c>
 8001a52:	e013      	b.n	8001a7c <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a54:	f7fe ff58 	bl	8000908 <HAL_GetTick>
 8001a58:	0003      	movs	r3, r0
 8001a5a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001a5c:	e009      	b.n	8001a72 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a5e:	f7fe ff53 	bl	8000908 <HAL_GetTick>
 8001a62:	0002      	movs	r2, r0
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	4a0d      	ldr	r2, [pc, #52]	@ (8001aa0 <HAL_RCC_OscConfig+0x3c0>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d901      	bls.n	8001a72 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e010      	b.n	8001a94 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001a72:	4b0a      	ldr	r3, [pc, #40]	@ (8001a9c <HAL_RCC_OscConfig+0x3bc>)
 8001a74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a76:	2202      	movs	r2, #2
 8001a78:	4013      	ands	r3, r2
 8001a7a:	d1f0      	bne.n	8001a5e <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001a7c:	230f      	movs	r3, #15
 8001a7e:	18fb      	adds	r3, r7, r3
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d105      	bne.n	8001a92 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001a86:	4b05      	ldr	r3, [pc, #20]	@ (8001a9c <HAL_RCC_OscConfig+0x3bc>)
 8001a88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a8a:	4b04      	ldr	r3, [pc, #16]	@ (8001a9c <HAL_RCC_OscConfig+0x3bc>)
 8001a8c:	4905      	ldr	r1, [pc, #20]	@ (8001aa4 <HAL_RCC_OscConfig+0x3c4>)
 8001a8e:	400a      	ands	r2, r1
 8001a90:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8001a92:	2300      	movs	r3, #0
}
 8001a94:	0018      	movs	r0, r3
 8001a96:	46bd      	mov	sp, r7
 8001a98:	b006      	add	sp, #24
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	00001388 	.word	0x00001388
 8001aa4:	efffffff 	.word	0xefffffff

08001aa8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d101      	bne.n	8001abc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e0df      	b.n	8001c7c <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001abc:	4b71      	ldr	r3, [pc, #452]	@ (8001c84 <HAL_RCC_ClockConfig+0x1dc>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2207      	movs	r2, #7
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	683a      	ldr	r2, [r7, #0]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d91e      	bls.n	8001b08 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aca:	4b6e      	ldr	r3, [pc, #440]	@ (8001c84 <HAL_RCC_ClockConfig+0x1dc>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2207      	movs	r2, #7
 8001ad0:	4393      	bics	r3, r2
 8001ad2:	0019      	movs	r1, r3
 8001ad4:	4b6b      	ldr	r3, [pc, #428]	@ (8001c84 <HAL_RCC_ClockConfig+0x1dc>)
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001adc:	f7fe ff14 	bl	8000908 <HAL_GetTick>
 8001ae0:	0003      	movs	r3, r0
 8001ae2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ae4:	e009      	b.n	8001afa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001ae6:	f7fe ff0f 	bl	8000908 <HAL_GetTick>
 8001aea:	0002      	movs	r2, r0
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	4a65      	ldr	r2, [pc, #404]	@ (8001c88 <HAL_RCC_ClockConfig+0x1e0>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e0c0      	b.n	8001c7c <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001afa:	4b62      	ldr	r3, [pc, #392]	@ (8001c84 <HAL_RCC_ClockConfig+0x1dc>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2207      	movs	r2, #7
 8001b00:	4013      	ands	r3, r2
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d1ee      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2202      	movs	r2, #2
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d017      	beq.n	8001b42 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2204      	movs	r2, #4
 8001b18:	4013      	ands	r3, r2
 8001b1a:	d008      	beq.n	8001b2e <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001b1c:	4b5b      	ldr	r3, [pc, #364]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	4a5b      	ldr	r2, [pc, #364]	@ (8001c90 <HAL_RCC_ClockConfig+0x1e8>)
 8001b22:	401a      	ands	r2, r3
 8001b24:	4b59      	ldr	r3, [pc, #356]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001b26:	21b0      	movs	r1, #176	@ 0xb0
 8001b28:	0109      	lsls	r1, r1, #4
 8001b2a:	430a      	orrs	r2, r1
 8001b2c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b2e:	4b57      	ldr	r3, [pc, #348]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	4a58      	ldr	r2, [pc, #352]	@ (8001c94 <HAL_RCC_ClockConfig+0x1ec>)
 8001b34:	4013      	ands	r3, r2
 8001b36:	0019      	movs	r1, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	68da      	ldr	r2, [r3, #12]
 8001b3c:	4b53      	ldr	r3, [pc, #332]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2201      	movs	r2, #1
 8001b48:	4013      	ands	r3, r2
 8001b4a:	d04b      	beq.n	8001be4 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d107      	bne.n	8001b64 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b54:	4b4d      	ldr	r3, [pc, #308]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	2380      	movs	r3, #128	@ 0x80
 8001b5a:	029b      	lsls	r3, r3, #10
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	d11f      	bne.n	8001ba0 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e08b      	b.n	8001c7c <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d107      	bne.n	8001b7c <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b6c:	4b47      	ldr	r3, [pc, #284]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	2380      	movs	r3, #128	@ 0x80
 8001b72:	00db      	lsls	r3, r3, #3
 8001b74:	4013      	ands	r3, r2
 8001b76:	d113      	bne.n	8001ba0 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e07f      	b.n	8001c7c <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	2b03      	cmp	r3, #3
 8001b82:	d106      	bne.n	8001b92 <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001b84:	4b41      	ldr	r3, [pc, #260]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b88:	2202      	movs	r2, #2
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	d108      	bne.n	8001ba0 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e074      	b.n	8001c7c <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001b92:	4b3e      	ldr	r3, [pc, #248]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b96:	2202      	movs	r2, #2
 8001b98:	4013      	ands	r3, r2
 8001b9a:	d101      	bne.n	8001ba0 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e06d      	b.n	8001c7c <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ba0:	4b3a      	ldr	r3, [pc, #232]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	2207      	movs	r2, #7
 8001ba6:	4393      	bics	r3, r2
 8001ba8:	0019      	movs	r1, r3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685a      	ldr	r2, [r3, #4]
 8001bae:	4b37      	ldr	r3, [pc, #220]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bb4:	f7fe fea8 	bl	8000908 <HAL_GetTick>
 8001bb8:	0003      	movs	r3, r0
 8001bba:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bbc:	e009      	b.n	8001bd2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001bbe:	f7fe fea3 	bl	8000908 <HAL_GetTick>
 8001bc2:	0002      	movs	r2, r0
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	4a2f      	ldr	r2, [pc, #188]	@ (8001c88 <HAL_RCC_ClockConfig+0x1e0>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e054      	b.n	8001c7c <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bd2:	4b2e      	ldr	r3, [pc, #184]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	2238      	movs	r2, #56	@ 0x38
 8001bd8:	401a      	ands	r2, r3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d1ec      	bne.n	8001bbe <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001be4:	4b27      	ldr	r3, [pc, #156]	@ (8001c84 <HAL_RCC_ClockConfig+0x1dc>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2207      	movs	r2, #7
 8001bea:	4013      	ands	r3, r2
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d21e      	bcs.n	8001c30 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bf2:	4b24      	ldr	r3, [pc, #144]	@ (8001c84 <HAL_RCC_ClockConfig+0x1dc>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2207      	movs	r2, #7
 8001bf8:	4393      	bics	r3, r2
 8001bfa:	0019      	movs	r1, r3
 8001bfc:	4b21      	ldr	r3, [pc, #132]	@ (8001c84 <HAL_RCC_ClockConfig+0x1dc>)
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	430a      	orrs	r2, r1
 8001c02:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c04:	f7fe fe80 	bl	8000908 <HAL_GetTick>
 8001c08:	0003      	movs	r3, r0
 8001c0a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c0c:	e009      	b.n	8001c22 <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001c0e:	f7fe fe7b 	bl	8000908 <HAL_GetTick>
 8001c12:	0002      	movs	r2, r0
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	4a1b      	ldr	r2, [pc, #108]	@ (8001c88 <HAL_RCC_ClockConfig+0x1e0>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e02c      	b.n	8001c7c <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c22:	4b18      	ldr	r3, [pc, #96]	@ (8001c84 <HAL_RCC_ClockConfig+0x1dc>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2207      	movs	r2, #7
 8001c28:	4013      	ands	r3, r2
 8001c2a:	683a      	ldr	r2, [r7, #0]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d1ee      	bne.n	8001c0e <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2204      	movs	r2, #4
 8001c36:	4013      	ands	r3, r2
 8001c38:	d009      	beq.n	8001c4e <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001c3a:	4b14      	ldr	r3, [pc, #80]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	4a16      	ldr	r2, [pc, #88]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f0>)
 8001c40:	4013      	ands	r3, r2
 8001c42:	0019      	movs	r1, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	691a      	ldr	r2, [r3, #16]
 8001c48:	4b10      	ldr	r3, [pc, #64]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001c4e:	f000 f82b 	bl	8001ca8 <HAL_RCC_GetSysClockFreq>
 8001c52:	0001      	movs	r1, r0
 8001c54:	4b0d      	ldr	r3, [pc, #52]	@ (8001c8c <HAL_RCC_ClockConfig+0x1e4>)
 8001c56:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001c58:	0a1b      	lsrs	r3, r3, #8
 8001c5a:	220f      	movs	r2, #15
 8001c5c:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c9c <HAL_RCC_ClockConfig+0x1f4>)
 8001c60:	0092      	lsls	r2, r2, #2
 8001c62:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001c64:	221f      	movs	r2, #31
 8001c66:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001c68:	000a      	movs	r2, r1
 8001c6a:	40da      	lsrs	r2, r3
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1f8>)
 8001c6e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001c70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1fc>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	0018      	movs	r0, r3
 8001c76:	f7fe fdeb 	bl	8000850 <HAL_InitTick>
 8001c7a:	0003      	movs	r3, r0
}
 8001c7c:	0018      	movs	r0, r3
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	b004      	add	sp, #16
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40022000 	.word	0x40022000
 8001c88:	00001388 	.word	0x00001388
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	ffff84ff 	.word	0xffff84ff
 8001c94:	fffff0ff 	.word	0xfffff0ff
 8001c98:	ffff8fff 	.word	0xffff8fff
 8001c9c:	080026d8 	.word	0x080026d8
 8001ca0:	20000000 	.word	0x20000000
 8001ca4:	20000004 	.word	0x20000004

08001ca8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001cae:	4b1c      	ldr	r3, [pc, #112]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0x78>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	2238      	movs	r2, #56	@ 0x38
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	d10f      	bne.n	8001cd8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001cb8:	4b19      	ldr	r3, [pc, #100]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0x78>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	0adb      	lsrs	r3, r3, #11
 8001cbe:	2207      	movs	r2, #7
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	409a      	lsls	r2, r3
 8001cc6:	0013      	movs	r3, r2
 8001cc8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001cca:	6839      	ldr	r1, [r7, #0]
 8001ccc:	4815      	ldr	r0, [pc, #84]	@ (8001d24 <HAL_RCC_GetSysClockFreq+0x7c>)
 8001cce:	f7fe fa1b 	bl	8000108 <__udivsi3>
 8001cd2:	0003      	movs	r3, r0
 8001cd4:	607b      	str	r3, [r7, #4]
 8001cd6:	e01e      	b.n	8001d16 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001cd8:	4b11      	ldr	r3, [pc, #68]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0x78>)
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	2238      	movs	r2, #56	@ 0x38
 8001cde:	4013      	ands	r3, r2
 8001ce0:	2b08      	cmp	r3, #8
 8001ce2:	d102      	bne.n	8001cea <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ce4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d24 <HAL_RCC_GetSysClockFreq+0x7c>)
 8001ce6:	607b      	str	r3, [r7, #4]
 8001ce8:	e015      	b.n	8001d16 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001cea:	4b0d      	ldr	r3, [pc, #52]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0x78>)
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	2238      	movs	r2, #56	@ 0x38
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	2b20      	cmp	r3, #32
 8001cf4:	d103      	bne.n	8001cfe <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001cf6:	2380      	movs	r3, #128	@ 0x80
 8001cf8:	021b      	lsls	r3, r3, #8
 8001cfa:	607b      	str	r3, [r7, #4]
 8001cfc:	e00b      	b.n	8001d16 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001cfe:	4b08      	ldr	r3, [pc, #32]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0x78>)
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	2238      	movs	r2, #56	@ 0x38
 8001d04:	4013      	ands	r3, r2
 8001d06:	2b18      	cmp	r3, #24
 8001d08:	d103      	bne.n	8001d12 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001d0a:	23fa      	movs	r3, #250	@ 0xfa
 8001d0c:	01db      	lsls	r3, r3, #7
 8001d0e:	607b      	str	r3, [r7, #4]
 8001d10:	e001      	b.n	8001d16 <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8001d16:	687b      	ldr	r3, [r7, #4]
}
 8001d18:	0018      	movs	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	b002      	add	sp, #8
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40021000 	.word	0x40021000
 8001d24:	02dc6c00 	.word	0x02dc6c00

08001d28 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001d30:	2313      	movs	r3, #19
 8001d32:	18fb      	adds	r3, r7, r3
 8001d34:	2200      	movs	r2, #0
 8001d36:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001d38:	2312      	movs	r3, #18
 8001d3a:	18fb      	adds	r3, r7, r3
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2240      	movs	r2, #64	@ 0x40
 8001d46:	4013      	ands	r3, r2
 8001d48:	d100      	bne.n	8001d4c <HAL_RCCEx_PeriphCLKConfig+0x24>
 8001d4a:	e079      	b.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d4c:	2011      	movs	r0, #17
 8001d4e:	183b      	adds	r3, r7, r0
 8001d50:	2200      	movs	r2, #0
 8001d52:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d54:	4b63      	ldr	r3, [pc, #396]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001d56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d58:	2380      	movs	r3, #128	@ 0x80
 8001d5a:	055b      	lsls	r3, r3, #21
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	d110      	bne.n	8001d82 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d60:	4b60      	ldr	r3, [pc, #384]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001d62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d64:	4b5f      	ldr	r3, [pc, #380]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001d66:	2180      	movs	r1, #128	@ 0x80
 8001d68:	0549      	lsls	r1, r1, #21
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d6e:	4b5d      	ldr	r3, [pc, #372]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001d70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d72:	2380      	movs	r3, #128	@ 0x80
 8001d74:	055b      	lsls	r3, r3, #21
 8001d76:	4013      	ands	r3, r2
 8001d78:	60bb      	str	r3, [r7, #8]
 8001d7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d7c:	183b      	adds	r3, r7, r0
 8001d7e:	2201      	movs	r2, #1
 8001d80:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8001d82:	4b58      	ldr	r3, [pc, #352]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001d84:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d86:	23c0      	movs	r3, #192	@ 0xc0
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d019      	beq.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	697a      	ldr	r2, [r7, #20]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d014      	beq.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8001d9e:	4b51      	ldr	r3, [pc, #324]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001da0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001da2:	4a51      	ldr	r2, [pc, #324]	@ (8001ee8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001da8:	4b4e      	ldr	r3, [pc, #312]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001daa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001dac:	4b4d      	ldr	r3, [pc, #308]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001dae:	2180      	movs	r1, #128	@ 0x80
 8001db0:	0249      	lsls	r1, r1, #9
 8001db2:	430a      	orrs	r2, r1
 8001db4:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001db6:	4b4b      	ldr	r3, [pc, #300]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001db8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001dba:	4b4a      	ldr	r3, [pc, #296]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001dbc:	494b      	ldr	r1, [pc, #300]	@ (8001eec <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001dbe:	400a      	ands	r2, r1
 8001dc0:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8001dc2:	4b48      	ldr	r3, [pc, #288]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001dc4:	697a      	ldr	r2, [r7, #20]
 8001dc6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	4013      	ands	r3, r2
 8001dce:	d016      	beq.n	8001dfe <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dd0:	f7fe fd9a 	bl	8000908 <HAL_GetTick>
 8001dd4:	0003      	movs	r3, r0
 8001dd6:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001dd8:	e00c      	b.n	8001df4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dda:	f7fe fd95 	bl	8000908 <HAL_GetTick>
 8001dde:	0002      	movs	r2, r0
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	4a42      	ldr	r2, [pc, #264]	@ (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d904      	bls.n	8001df4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8001dea:	2313      	movs	r3, #19
 8001dec:	18fb      	adds	r3, r7, r3
 8001dee:	2203      	movs	r2, #3
 8001df0:	701a      	strb	r2, [r3, #0]
          break;
 8001df2:	e004      	b.n	8001dfe <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001df4:	4b3b      	ldr	r3, [pc, #236]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001df6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001df8:	2202      	movs	r2, #2
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	d0ed      	beq.n	8001dda <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8001dfe:	2313      	movs	r3, #19
 8001e00:	18fb      	adds	r3, r7, r3
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d10a      	bne.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e08:	4b36      	ldr	r3, [pc, #216]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e0c:	4a36      	ldr	r2, [pc, #216]	@ (8001ee8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001e0e:	4013      	ands	r3, r2
 8001e10:	0019      	movs	r1, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	699a      	ldr	r2, [r3, #24]
 8001e16:	4b33      	ldr	r3, [pc, #204]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e1c:	e005      	b.n	8001e2a <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e1e:	2312      	movs	r3, #18
 8001e20:	18fb      	adds	r3, r7, r3
 8001e22:	2213      	movs	r2, #19
 8001e24:	18ba      	adds	r2, r7, r2
 8001e26:	7812      	ldrb	r2, [r2, #0]
 8001e28:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e2a:	2311      	movs	r3, #17
 8001e2c:	18fb      	adds	r3, r7, r3
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d105      	bne.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e34:	4b2b      	ldr	r3, [pc, #172]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e38:	4b2a      	ldr	r3, [pc, #168]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e3a:	492e      	ldr	r1, [pc, #184]	@ (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001e3c:	400a      	ands	r2, r1
 8001e3e:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2201      	movs	r2, #1
 8001e46:	4013      	ands	r3, r2
 8001e48:	d009      	beq.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001e4a:	4b26      	ldr	r3, [pc, #152]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e4e:	2203      	movs	r2, #3
 8001e50:	4393      	bics	r3, r2
 8001e52:	0019      	movs	r1, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	689a      	ldr	r2, [r3, #8]
 8001e58:	4b22      	ldr	r3, [pc, #136]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	2202      	movs	r2, #2
 8001e64:	4013      	ands	r3, r2
 8001e66:	d009      	beq.n	8001e7c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e68:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e6c:	4a22      	ldr	r2, [pc, #136]	@ (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e6e:	4013      	ands	r3, r2
 8001e70:	0019      	movs	r1, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	68da      	ldr	r2, [r3, #12]
 8001e76:	4b1b      	ldr	r3, [pc, #108]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2220      	movs	r2, #32
 8001e82:	4013      	ands	r3, r2
 8001e84:	d008      	beq.n	8001e98 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001e86:	4b17      	ldr	r3, [pc, #92]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	0899      	lsrs	r1, r3, #2
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	695a      	ldr	r2, [r3, #20]
 8001e92:	4b14      	ldr	r3, [pc, #80]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e94:	430a      	orrs	r2, r1
 8001e96:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2204      	movs	r2, #4
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	d009      	beq.n	8001eb6 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001ea2:	4b10      	ldr	r3, [pc, #64]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ea6:	4a15      	ldr	r2, [pc, #84]	@ (8001efc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	0019      	movs	r1, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	691a      	ldr	r2, [r3, #16]
 8001eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2280      	movs	r2, #128	@ 0x80
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d009      	beq.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8001ec0:	4b08      	ldr	r3, [pc, #32]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	22e0      	movs	r2, #224	@ 0xe0
 8001ec6:	4393      	bics	r3, r2
 8001ec8:	0019      	movs	r1, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	685a      	ldr	r2, [r3, #4]
 8001ece:	4b05      	ldr	r3, [pc, #20]	@ (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	601a      	str	r2, [r3, #0]
  }
  return status;
 8001ed4:	2312      	movs	r3, #18
 8001ed6:	18fb      	adds	r3, r7, r3
 8001ed8:	781b      	ldrb	r3, [r3, #0]
}
 8001eda:	0018      	movs	r0, r3
 8001edc:	46bd      	mov	sp, r7
 8001ede:	b006      	add	sp, #24
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	46c0      	nop			@ (mov r8, r8)
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	fffffcff 	.word	0xfffffcff
 8001eec:	fffeffff 	.word	0xfffeffff
 8001ef0:	00001388 	.word	0x00001388
 8001ef4:	efffffff 	.word	0xefffffff
 8001ef8:	ffffcfff 	.word	0xffffcfff
 8001efc:	ffff3fff 	.word	0xffff3fff

08001f00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e0a8      	b.n	8002064 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d109      	bne.n	8001f2e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685a      	ldr	r2, [r3, #4]
 8001f1e:	2382      	movs	r3, #130	@ 0x82
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d009      	beq.n	8001f3a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	61da      	str	r2, [r3, #28]
 8001f2c:	e005      	b.n	8001f3a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	225d      	movs	r2, #93	@ 0x5d
 8001f44:	5c9b      	ldrb	r3, [r3, r2]
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d107      	bne.n	8001f5c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	225c      	movs	r2, #92	@ 0x5c
 8001f50:	2100      	movs	r1, #0
 8001f52:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	0018      	movs	r0, r3
 8001f58:	f7fe fb6c 	bl	8000634 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	225d      	movs	r2, #93	@ 0x5d
 8001f60:	2102      	movs	r1, #2
 8001f62:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2140      	movs	r1, #64	@ 0x40
 8001f70:	438a      	bics	r2, r1
 8001f72:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	68da      	ldr	r2, [r3, #12]
 8001f78:	23e0      	movs	r3, #224	@ 0xe0
 8001f7a:	00db      	lsls	r3, r3, #3
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d902      	bls.n	8001f86 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	e002      	b.n	8001f8c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001f86:	2380      	movs	r3, #128	@ 0x80
 8001f88:	015b      	lsls	r3, r3, #5
 8001f8a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68da      	ldr	r2, [r3, #12]
 8001f90:	23f0      	movs	r3, #240	@ 0xf0
 8001f92:	011b      	lsls	r3, r3, #4
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d008      	beq.n	8001faa <HAL_SPI_Init+0xaa>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	68da      	ldr	r2, [r3, #12]
 8001f9c:	23e0      	movs	r3, #224	@ 0xe0
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d002      	beq.n	8001faa <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685a      	ldr	r2, [r3, #4]
 8001fae:	2382      	movs	r3, #130	@ 0x82
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	401a      	ands	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6899      	ldr	r1, [r3, #8]
 8001fb8:	2384      	movs	r3, #132	@ 0x84
 8001fba:	021b      	lsls	r3, r3, #8
 8001fbc:	400b      	ands	r3, r1
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	691b      	ldr	r3, [r3, #16]
 8001fc4:	2102      	movs	r1, #2
 8001fc6:	400b      	ands	r3, r1
 8001fc8:	431a      	orrs	r2, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	695b      	ldr	r3, [r3, #20]
 8001fce:	2101      	movs	r1, #1
 8001fd0:	400b      	ands	r3, r1
 8001fd2:	431a      	orrs	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6999      	ldr	r1, [r3, #24]
 8001fd8:	2380      	movs	r3, #128	@ 0x80
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	400b      	ands	r3, r1
 8001fde:	431a      	orrs	r2, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	69db      	ldr	r3, [r3, #28]
 8001fe4:	2138      	movs	r1, #56	@ 0x38
 8001fe6:	400b      	ands	r3, r1
 8001fe8:	431a      	orrs	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a1b      	ldr	r3, [r3, #32]
 8001fee:	2180      	movs	r1, #128	@ 0x80
 8001ff0:	400b      	ands	r3, r1
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	0011      	movs	r1, r2
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ffa:	2380      	movs	r3, #128	@ 0x80
 8001ffc:	019b      	lsls	r3, r3, #6
 8001ffe:	401a      	ands	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	430a      	orrs	r2, r1
 8002006:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	0c1b      	lsrs	r3, r3, #16
 800200e:	2204      	movs	r2, #4
 8002010:	401a      	ands	r2, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002016:	2110      	movs	r1, #16
 8002018:	400b      	ands	r3, r1
 800201a:	431a      	orrs	r2, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002020:	2108      	movs	r1, #8
 8002022:	400b      	ands	r3, r1
 8002024:	431a      	orrs	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68d9      	ldr	r1, [r3, #12]
 800202a:	23f0      	movs	r3, #240	@ 0xf0
 800202c:	011b      	lsls	r3, r3, #4
 800202e:	400b      	ands	r3, r1
 8002030:	431a      	orrs	r2, r3
 8002032:	0011      	movs	r1, r2
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	2380      	movs	r3, #128	@ 0x80
 8002038:	015b      	lsls	r3, r3, #5
 800203a:	401a      	ands	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	430a      	orrs	r2, r1
 8002042:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	69da      	ldr	r2, [r3, #28]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4907      	ldr	r1, [pc, #28]	@ (800206c <HAL_SPI_Init+0x16c>)
 8002050:	400a      	ands	r2, r1
 8002052:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	225d      	movs	r2, #93	@ 0x5d
 800205e:	2101      	movs	r1, #1
 8002060:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002062:	2300      	movs	r3, #0
}
 8002064:	0018      	movs	r0, r3
 8002066:	46bd      	mov	sp, r7
 8002068:	b004      	add	sp, #16
 800206a:	bd80      	pop	{r7, pc}
 800206c:	fffff7ff 	.word	0xfffff7ff

08002070 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b088      	sub	sp, #32
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	603b      	str	r3, [r7, #0]
 800207c:	1dbb      	adds	r3, r7, #6
 800207e:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002080:	f7fe fc42 	bl	8000908 <HAL_GetTick>
 8002084:	0003      	movs	r3, r0
 8002086:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002088:	231a      	movs	r3, #26
 800208a:	18fb      	adds	r3, r7, r3
 800208c:	1dba      	adds	r2, r7, #6
 800208e:	8812      	ldrh	r2, [r2, #0]
 8002090:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	225d      	movs	r2, #93	@ 0x5d
 8002096:	5c9b      	ldrb	r3, [r3, r2]
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b01      	cmp	r3, #1
 800209c:	d001      	beq.n	80020a2 <HAL_SPI_Transmit+0x32>
  {
    return HAL_BUSY;
 800209e:	2302      	movs	r3, #2
 80020a0:	e165      	b.n	800236e <HAL_SPI_Transmit+0x2fe>
  }

  if ((pData == NULL) || (Size == 0U))
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d003      	beq.n	80020b0 <HAL_SPI_Transmit+0x40>
 80020a8:	1dbb      	adds	r3, r7, #6
 80020aa:	881b      	ldrh	r3, [r3, #0]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d101      	bne.n	80020b4 <HAL_SPI_Transmit+0x44>
  {
    return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e15c      	b.n	800236e <HAL_SPI_Transmit+0x2fe>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	225c      	movs	r2, #92	@ 0x5c
 80020b8:	5c9b      	ldrb	r3, [r3, r2]
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d101      	bne.n	80020c2 <HAL_SPI_Transmit+0x52>
 80020be:	2302      	movs	r3, #2
 80020c0:	e155      	b.n	800236e <HAL_SPI_Transmit+0x2fe>
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	225c      	movs	r2, #92	@ 0x5c
 80020c6:	2101      	movs	r1, #1
 80020c8:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	225d      	movs	r2, #93	@ 0x5d
 80020ce:	2103      	movs	r1, #3
 80020d0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2200      	movs	r2, #0
 80020d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	68ba      	ldr	r2, [r7, #8]
 80020dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	1dba      	adds	r2, r7, #6
 80020e2:	8812      	ldrh	r2, [r2, #0]
 80020e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	1dba      	adds	r2, r7, #6
 80020ea:	8812      	ldrh	r2, [r2, #0]
 80020ec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2200      	movs	r2, #0
 80020f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2244      	movs	r2, #68	@ 0x44
 80020f8:	2100      	movs	r1, #0
 80020fa:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2246      	movs	r2, #70	@ 0x46
 8002100:	2100      	movs	r1, #0
 8002102:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2200      	movs	r2, #0
 8002108:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2200      	movs	r2, #0
 800210e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	2380      	movs	r3, #128	@ 0x80
 8002116:	021b      	lsls	r3, r3, #8
 8002118:	429a      	cmp	r2, r3
 800211a:	d110      	bne.n	800213e <HAL_SPI_Transmit+0xce>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2140      	movs	r1, #64	@ 0x40
 8002128:	438a      	bics	r2, r1
 800212a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2180      	movs	r1, #128	@ 0x80
 8002138:	01c9      	lsls	r1, r1, #7
 800213a:	430a      	orrs	r2, r1
 800213c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2240      	movs	r2, #64	@ 0x40
 8002146:	4013      	ands	r3, r2
 8002148:	2b40      	cmp	r3, #64	@ 0x40
 800214a:	d007      	beq.n	800215c <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2140      	movs	r1, #64	@ 0x40
 8002158:	430a      	orrs	r2, r1
 800215a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	68da      	ldr	r2, [r3, #12]
 8002160:	23e0      	movs	r3, #224	@ 0xe0
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	429a      	cmp	r2, r3
 8002166:	d953      	bls.n	8002210 <HAL_SPI_Transmit+0x1a0>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d004      	beq.n	800217a <HAL_SPI_Transmit+0x10a>
 8002170:	231a      	movs	r3, #26
 8002172:	18fb      	adds	r3, r7, r3
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d144      	bne.n	8002204 <HAL_SPI_Transmit+0x194>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800217e:	881a      	ldrh	r2, [r3, #0]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800218a:	1c9a      	adds	r2, r3, #2
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002194:	b29b      	uxth	r3, r3
 8002196:	3b01      	subs	r3, #1
 8002198:	b29a      	uxth	r2, r3
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800219e:	e031      	b.n	8002204 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	2202      	movs	r2, #2
 80021a8:	4013      	ands	r3, r2
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d112      	bne.n	80021d4 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021b2:	881a      	ldrh	r2, [r3, #0]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021be:	1c9a      	adds	r2, r3, #2
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	3b01      	subs	r3, #1
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80021d2:	e017      	b.n	8002204 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80021d4:	f7fe fb98 	bl	8000908 <HAL_GetTick>
 80021d8:	0002      	movs	r2, r0
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	683a      	ldr	r2, [r7, #0]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d802      	bhi.n	80021ea <HAL_SPI_Transmit+0x17a>
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	3301      	adds	r3, #1
 80021e8:	d102      	bne.n	80021f0 <HAL_SPI_Transmit+0x180>
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d109      	bne.n	8002204 <HAL_SPI_Transmit+0x194>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	225d      	movs	r2, #93	@ 0x5d
 80021f4:	2101      	movs	r1, #1
 80021f6:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	225c      	movs	r2, #92	@ 0x5c
 80021fc:	2100      	movs	r1, #0
 80021fe:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e0b4      	b.n	800236e <HAL_SPI_Transmit+0x2fe>
    while (hspi->TxXferCount > 0U)
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002208:	b29b      	uxth	r3, r3
 800220a:	2b00      	cmp	r3, #0
 800220c:	d1c8      	bne.n	80021a0 <HAL_SPI_Transmit+0x130>
 800220e:	e085      	b.n	800231c <HAL_SPI_Transmit+0x2ac>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d005      	beq.n	8002224 <HAL_SPI_Transmit+0x1b4>
 8002218:	231a      	movs	r3, #26
 800221a:	18fb      	adds	r3, r7, r3
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d000      	beq.n	8002224 <HAL_SPI_Transmit+0x1b4>
 8002222:	e076      	b.n	8002312 <HAL_SPI_Transmit+0x2a2>
    {
      if (hspi->TxXferCount > 1U)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002228:	b29b      	uxth	r3, r3
 800222a:	2b01      	cmp	r3, #1
 800222c:	d912      	bls.n	8002254 <HAL_SPI_Transmit+0x1e4>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002232:	881a      	ldrh	r2, [r3, #0]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800223e:	1c9a      	adds	r2, r3, #2
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002248:	b29b      	uxth	r3, r3
 800224a:	3b02      	subs	r3, #2
 800224c:	b29a      	uxth	r2, r3
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002252:	e05e      	b.n	8002312 <HAL_SPI_Transmit+0x2a2>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	330c      	adds	r3, #12
 800225e:	7812      	ldrb	r2, [r2, #0]
 8002260:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002266:	1c5a      	adds	r2, r3, #1
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002270:	b29b      	uxth	r3, r3
 8002272:	3b01      	subs	r3, #1
 8002274:	b29a      	uxth	r2, r3
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800227a:	e04a      	b.n	8002312 <HAL_SPI_Transmit+0x2a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	2202      	movs	r2, #2
 8002284:	4013      	ands	r3, r2
 8002286:	2b02      	cmp	r3, #2
 8002288:	d12b      	bne.n	80022e2 <HAL_SPI_Transmit+0x272>
      {
        if (hspi->TxXferCount > 1U)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800228e:	b29b      	uxth	r3, r3
 8002290:	2b01      	cmp	r3, #1
 8002292:	d912      	bls.n	80022ba <HAL_SPI_Transmit+0x24a>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002298:	881a      	ldrh	r2, [r3, #0]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022a4:	1c9a      	adds	r2, r3, #2
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	3b02      	subs	r3, #2
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80022b8:	e02b      	b.n	8002312 <HAL_SPI_Transmit+0x2a2>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	330c      	adds	r3, #12
 80022c4:	7812      	ldrb	r2, [r2, #0]
 80022c6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022cc:	1c5a      	adds	r2, r3, #1
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80022d6:	b29b      	uxth	r3, r3
 80022d8:	3b01      	subs	r3, #1
 80022da:	b29a      	uxth	r2, r3
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80022e0:	e017      	b.n	8002312 <HAL_SPI_Transmit+0x2a2>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80022e2:	f7fe fb11 	bl	8000908 <HAL_GetTick>
 80022e6:	0002      	movs	r2, r0
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	683a      	ldr	r2, [r7, #0]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d802      	bhi.n	80022f8 <HAL_SPI_Transmit+0x288>
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	3301      	adds	r3, #1
 80022f6:	d102      	bne.n	80022fe <HAL_SPI_Transmit+0x28e>
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d109      	bne.n	8002312 <HAL_SPI_Transmit+0x2a2>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	225d      	movs	r2, #93	@ 0x5d
 8002302:	2101      	movs	r1, #1
 8002304:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	225c      	movs	r2, #92	@ 0x5c
 800230a:	2100      	movs	r1, #0
 800230c:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e02d      	b.n	800236e <HAL_SPI_Transmit+0x2fe>
    while (hspi->TxXferCount > 0U)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002316:	b29b      	uxth	r3, r3
 8002318:	2b00      	cmp	r3, #0
 800231a:	d1af      	bne.n	800227c <HAL_SPI_Transmit+0x20c>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800231c:	69fa      	ldr	r2, [r7, #28]
 800231e:	6839      	ldr	r1, [r7, #0]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	0018      	movs	r0, r3
 8002324:	f000 f958 	bl	80025d8 <SPI_EndRxTxTransaction>
 8002328:	1e03      	subs	r3, r0, #0
 800232a:	d002      	beq.n	8002332 <HAL_SPI_Transmit+0x2c2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2220      	movs	r2, #32
 8002330:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d10a      	bne.n	8002350 <HAL_SPI_Transmit+0x2e0>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800233a:	2300      	movs	r3, #0
 800233c:	617b      	str	r3, [r7, #20]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	617b      	str	r3, [r7, #20]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	225d      	movs	r2, #93	@ 0x5d
 8002354:	2101      	movs	r1, #1
 8002356:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	225c      	movs	r2, #92	@ 0x5c
 800235c:	2100      	movs	r1, #0
 800235e:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <HAL_SPI_Transmit+0x2fc>
  {
    return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e000      	b.n	800236e <HAL_SPI_Transmit+0x2fe>
  }
  else
  {
    return HAL_OK;
 800236c:	2300      	movs	r3, #0
  }
}
 800236e:	0018      	movs	r0, r3
 8002370:	46bd      	mov	sp, r7
 8002372:	b008      	add	sp, #32
 8002374:	bd80      	pop	{r7, pc}
	...

08002378 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b088      	sub	sp, #32
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	603b      	str	r3, [r7, #0]
 8002384:	1dfb      	adds	r3, r7, #7
 8002386:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002388:	f7fe fabe 	bl	8000908 <HAL_GetTick>
 800238c:	0002      	movs	r2, r0
 800238e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002390:	1a9b      	subs	r3, r3, r2
 8002392:	683a      	ldr	r2, [r7, #0]
 8002394:	18d3      	adds	r3, r2, r3
 8002396:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002398:	f7fe fab6 	bl	8000908 <HAL_GetTick>
 800239c:	0003      	movs	r3, r0
 800239e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80023a0:	4b3a      	ldr	r3, [pc, #232]	@ (800248c <SPI_WaitFlagStateUntilTimeout+0x114>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	015b      	lsls	r3, r3, #5
 80023a6:	0d1b      	lsrs	r3, r3, #20
 80023a8:	69fa      	ldr	r2, [r7, #28]
 80023aa:	4353      	muls	r3, r2
 80023ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80023ae:	e058      	b.n	8002462 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	3301      	adds	r3, #1
 80023b4:	d055      	beq.n	8002462 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80023b6:	f7fe faa7 	bl	8000908 <HAL_GetTick>
 80023ba:	0002      	movs	r2, r0
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	69fa      	ldr	r2, [r7, #28]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d902      	bls.n	80023cc <SPI_WaitFlagStateUntilTimeout+0x54>
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d142      	bne.n	8002452 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	21e0      	movs	r1, #224	@ 0xe0
 80023d8:	438a      	bics	r2, r1
 80023da:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	685a      	ldr	r2, [r3, #4]
 80023e0:	2382      	movs	r3, #130	@ 0x82
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d113      	bne.n	8002410 <SPI_WaitFlagStateUntilTimeout+0x98>
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	2380      	movs	r3, #128	@ 0x80
 80023ee:	021b      	lsls	r3, r3, #8
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d005      	beq.n	8002400 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	2380      	movs	r3, #128	@ 0x80
 80023fa:	00db      	lsls	r3, r3, #3
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d107      	bne.n	8002410 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2140      	movs	r1, #64	@ 0x40
 800240c:	438a      	bics	r2, r1
 800240e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002414:	2380      	movs	r3, #128	@ 0x80
 8002416:	019b      	lsls	r3, r3, #6
 8002418:	429a      	cmp	r2, r3
 800241a:	d110      	bne.n	800243e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	491a      	ldr	r1, [pc, #104]	@ (8002490 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002428:	400a      	ands	r2, r1
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	2180      	movs	r1, #128	@ 0x80
 8002438:	0189      	lsls	r1, r1, #6
 800243a:	430a      	orrs	r2, r1
 800243c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	225d      	movs	r2, #93	@ 0x5d
 8002442:	2101      	movs	r1, #1
 8002444:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	225c      	movs	r2, #92	@ 0x5c
 800244a:	2100      	movs	r1, #0
 800244c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e017      	b.n	8002482 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d101      	bne.n	800245c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002458:	2300      	movs	r3, #0
 800245a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	3b01      	subs	r3, #1
 8002460:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	68ba      	ldr	r2, [r7, #8]
 800246a:	4013      	ands	r3, r2
 800246c:	68ba      	ldr	r2, [r7, #8]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	425a      	negs	r2, r3
 8002472:	4153      	adcs	r3, r2
 8002474:	b2db      	uxtb	r3, r3
 8002476:	001a      	movs	r2, r3
 8002478:	1dfb      	adds	r3, r7, #7
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	429a      	cmp	r2, r3
 800247e:	d197      	bne.n	80023b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002480:	2300      	movs	r3, #0
}
 8002482:	0018      	movs	r0, r3
 8002484:	46bd      	mov	sp, r7
 8002486:	b008      	add	sp, #32
 8002488:	bd80      	pop	{r7, pc}
 800248a:	46c0      	nop			@ (mov r8, r8)
 800248c:	20000000 	.word	0x20000000
 8002490:	ffffdfff 	.word	0xffffdfff

08002494 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b08a      	sub	sp, #40	@ 0x28
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
 80024a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80024a2:	2317      	movs	r3, #23
 80024a4:	18fb      	adds	r3, r7, r3
 80024a6:	2200      	movs	r2, #0
 80024a8:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80024aa:	f7fe fa2d 	bl	8000908 <HAL_GetTick>
 80024ae:	0002      	movs	r2, r0
 80024b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024b2:	1a9b      	subs	r3, r3, r2
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	18d3      	adds	r3, r2, r3
 80024b8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80024ba:	f7fe fa25 	bl	8000908 <HAL_GetTick>
 80024be:	0003      	movs	r3, r0
 80024c0:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	330c      	adds	r3, #12
 80024c8:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80024ca:	4b41      	ldr	r3, [pc, #260]	@ (80025d0 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	0013      	movs	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	189b      	adds	r3, r3, r2
 80024d4:	00da      	lsls	r2, r3, #3
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	0d1b      	lsrs	r3, r3, #20
 80024da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024dc:	4353      	muls	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80024e0:	e068      	b.n	80025b4 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	23c0      	movs	r3, #192	@ 0xc0
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d10a      	bne.n	8002502 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d107      	bne.n	8002502 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	b2da      	uxtb	r2, r3
 80024f8:	2117      	movs	r1, #23
 80024fa:	187b      	adds	r3, r7, r1
 80024fc:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80024fe:	187b      	adds	r3, r7, r1
 8002500:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	3301      	adds	r3, #1
 8002506:	d055      	beq.n	80025b4 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002508:	f7fe f9fe 	bl	8000908 <HAL_GetTick>
 800250c:	0002      	movs	r2, r0
 800250e:	6a3b      	ldr	r3, [r7, #32]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002514:	429a      	cmp	r2, r3
 8002516:	d902      	bls.n	800251e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8002518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251a:	2b00      	cmp	r3, #0
 800251c:	d142      	bne.n	80025a4 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	685a      	ldr	r2, [r3, #4]
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	21e0      	movs	r1, #224	@ 0xe0
 800252a:	438a      	bics	r2, r1
 800252c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	685a      	ldr	r2, [r3, #4]
 8002532:	2382      	movs	r3, #130	@ 0x82
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	429a      	cmp	r2, r3
 8002538:	d113      	bne.n	8002562 <SPI_WaitFifoStateUntilTimeout+0xce>
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	689a      	ldr	r2, [r3, #8]
 800253e:	2380      	movs	r3, #128	@ 0x80
 8002540:	021b      	lsls	r3, r3, #8
 8002542:	429a      	cmp	r2, r3
 8002544:	d005      	beq.n	8002552 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	689a      	ldr	r2, [r3, #8]
 800254a:	2380      	movs	r3, #128	@ 0x80
 800254c:	00db      	lsls	r3, r3, #3
 800254e:	429a      	cmp	r2, r3
 8002550:	d107      	bne.n	8002562 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2140      	movs	r1, #64	@ 0x40
 800255e:	438a      	bics	r2, r1
 8002560:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002566:	2380      	movs	r3, #128	@ 0x80
 8002568:	019b      	lsls	r3, r3, #6
 800256a:	429a      	cmp	r2, r3
 800256c:	d110      	bne.n	8002590 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4916      	ldr	r1, [pc, #88]	@ (80025d4 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800257a:	400a      	ands	r2, r1
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2180      	movs	r1, #128	@ 0x80
 800258a:	0189      	lsls	r1, r1, #6
 800258c:	430a      	orrs	r2, r1
 800258e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	225d      	movs	r2, #93	@ 0x5d
 8002594:	2101      	movs	r1, #1
 8002596:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	225c      	movs	r2, #92	@ 0x5c
 800259c:	2100      	movs	r1, #0
 800259e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80025a0:	2303      	movs	r3, #3
 80025a2:	e010      	b.n	80025c6 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80025aa:	2300      	movs	r3, #0
 80025ac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	3b01      	subs	r3, #1
 80025b2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	4013      	ands	r3, r2
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d18e      	bne.n	80024e2 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	0018      	movs	r0, r3
 80025c8:	46bd      	mov	sp, r7
 80025ca:	b00a      	add	sp, #40	@ 0x28
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	46c0      	nop			@ (mov r8, r8)
 80025d0:	20000000 	.word	0x20000000
 80025d4:	ffffdfff 	.word	0xffffdfff

080025d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b086      	sub	sp, #24
 80025dc:	af02      	add	r7, sp, #8
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80025e4:	68ba      	ldr	r2, [r7, #8]
 80025e6:	23c0      	movs	r3, #192	@ 0xc0
 80025e8:	0159      	lsls	r1, r3, #5
 80025ea:	68f8      	ldr	r0, [r7, #12]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	9300      	str	r3, [sp, #0]
 80025f0:	0013      	movs	r3, r2
 80025f2:	2200      	movs	r2, #0
 80025f4:	f7ff ff4e 	bl	8002494 <SPI_WaitFifoStateUntilTimeout>
 80025f8:	1e03      	subs	r3, r0, #0
 80025fa:	d007      	beq.n	800260c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002600:	2220      	movs	r2, #32
 8002602:	431a      	orrs	r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e027      	b.n	800265c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800260c:	68ba      	ldr	r2, [r7, #8]
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	9300      	str	r3, [sp, #0]
 8002614:	0013      	movs	r3, r2
 8002616:	2200      	movs	r2, #0
 8002618:	2180      	movs	r1, #128	@ 0x80
 800261a:	f7ff fead 	bl	8002378 <SPI_WaitFlagStateUntilTimeout>
 800261e:	1e03      	subs	r3, r0, #0
 8002620:	d007      	beq.n	8002632 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002626:	2220      	movs	r2, #32
 8002628:	431a      	orrs	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e014      	b.n	800265c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002632:	68ba      	ldr	r2, [r7, #8]
 8002634:	23c0      	movs	r3, #192	@ 0xc0
 8002636:	00d9      	lsls	r1, r3, #3
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	0013      	movs	r3, r2
 8002640:	2200      	movs	r2, #0
 8002642:	f7ff ff27 	bl	8002494 <SPI_WaitFifoStateUntilTimeout>
 8002646:	1e03      	subs	r3, r0, #0
 8002648:	d007      	beq.n	800265a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800264e:	2220      	movs	r2, #32
 8002650:	431a      	orrs	r2, r3
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e000      	b.n	800265c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800265a:	2300      	movs	r3, #0
}
 800265c:	0018      	movs	r0, r3
 800265e:	46bd      	mov	sp, r7
 8002660:	b004      	add	sp, #16
 8002662:	bd80      	pop	{r7, pc}

08002664 <memset>:
 8002664:	0003      	movs	r3, r0
 8002666:	1882      	adds	r2, r0, r2
 8002668:	4293      	cmp	r3, r2
 800266a:	d100      	bne.n	800266e <memset+0xa>
 800266c:	4770      	bx	lr
 800266e:	7019      	strb	r1, [r3, #0]
 8002670:	3301      	adds	r3, #1
 8002672:	e7f9      	b.n	8002668 <memset+0x4>

08002674 <__libc_init_array>:
 8002674:	b570      	push	{r4, r5, r6, lr}
 8002676:	2600      	movs	r6, #0
 8002678:	4c0c      	ldr	r4, [pc, #48]	@ (80026ac <__libc_init_array+0x38>)
 800267a:	4d0d      	ldr	r5, [pc, #52]	@ (80026b0 <__libc_init_array+0x3c>)
 800267c:	1b64      	subs	r4, r4, r5
 800267e:	10a4      	asrs	r4, r4, #2
 8002680:	42a6      	cmp	r6, r4
 8002682:	d109      	bne.n	8002698 <__libc_init_array+0x24>
 8002684:	2600      	movs	r6, #0
 8002686:	f000 f819 	bl	80026bc <_init>
 800268a:	4c0a      	ldr	r4, [pc, #40]	@ (80026b4 <__libc_init_array+0x40>)
 800268c:	4d0a      	ldr	r5, [pc, #40]	@ (80026b8 <__libc_init_array+0x44>)
 800268e:	1b64      	subs	r4, r4, r5
 8002690:	10a4      	asrs	r4, r4, #2
 8002692:	42a6      	cmp	r6, r4
 8002694:	d105      	bne.n	80026a2 <__libc_init_array+0x2e>
 8002696:	bd70      	pop	{r4, r5, r6, pc}
 8002698:	00b3      	lsls	r3, r6, #2
 800269a:	58eb      	ldr	r3, [r5, r3]
 800269c:	4798      	blx	r3
 800269e:	3601      	adds	r6, #1
 80026a0:	e7ee      	b.n	8002680 <__libc_init_array+0xc>
 80026a2:	00b3      	lsls	r3, r6, #2
 80026a4:	58eb      	ldr	r3, [r5, r3]
 80026a6:	4798      	blx	r3
 80026a8:	3601      	adds	r6, #1
 80026aa:	e7f2      	b.n	8002692 <__libc_init_array+0x1e>
 80026ac:	08002718 	.word	0x08002718
 80026b0:	08002718 	.word	0x08002718
 80026b4:	0800271c 	.word	0x0800271c
 80026b8:	08002718 	.word	0x08002718

080026bc <_init>:
 80026bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026be:	46c0      	nop			@ (mov r8, r8)
 80026c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026c2:	bc08      	pop	{r3}
 80026c4:	469e      	mov	lr, r3
 80026c6:	4770      	bx	lr

080026c8 <_fini>:
 80026c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ca:	46c0      	nop			@ (mov r8, r8)
 80026cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ce:	bc08      	pop	{r3}
 80026d0:	469e      	mov	lr, r3
 80026d2:	4770      	bx	lr
