// Seed: 126909799
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output wire id_2,
    output supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    output tri id_9
);
  assign module_1.id_3 = 0;
  assign id_9 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output wand id_2,
    output logic id_3,
    output supply1 id_4,
    input tri1 id_5,
    output logic id_6,
    input wand id_7,
    input wor id_8,
    output tri id_9,
    output uwire id_10,
    inout supply0 id_11,
    input supply0 id_12
    , id_14
);
  always @(1 * ~id_0 != id_5 or posedge 1) begin : LABEL_0
    id_6 = 1;
    if (-1) id_3 = id_0 == -1;
    else begin : LABEL_1
      id_6 <= 1;
    end
  end
  wire id_15;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_4,
      id_4,
      id_5,
      id_4,
      id_7,
      id_4,
      id_11,
      id_9
  );
  wire id_16;
endmodule
