// Seed: 1304222199
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    inout logic id_10,
    output id_11
);
  type_20 id_12 (
      .id_0(1),
      .id_1(id_9),
      .id_2(id_10),
      .id_3(id_3),
      .id_4(id_3)
  );
  always @(posedge id_4[1] or id_5) begin
    id_11 <= 1;
  end
  logic id_13;
  logic id_14;
  assign id_3 = 1;
endmodule
