Circuit: *** SPICE deck for cell test_Cell{lay} from library Leveille_HW7

Vgnd: both pins shorted together -- ignoring.
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
WARNING: Node D_FF@0:D_LATCH@0:TRANSGAT@0:VDD is floating.
WARNING: Node D_FF@0:D_LATCH@0:TRANSGAT@1:VDD is floating.
WARNING: Node D_FF@0:D_LATCH@1:TRANSGAT@0:VDD is floating.
WARNING: Node D_FF@0:D_LATCH@1:TRANSGAT@1:VDD is floating.

WARNING: Less than two connections to node D_FF@0:D_LATCH@0:TRANSGAT@0:VDD.  This node is used by M:D_FF@0:D_LATCH@0:TRANSGAT@0:PMOS@0.
WARNING: Less than two connections to node D_FF@0:D_LATCH@0:TRANSGAT@1:VDD.  This node is used by M:D_FF@0:D_LATCH@0:TRANSGAT@1:PMOS@0.
WARNING: Less than two connections to node D_FF@0:D_LATCH@1:TRANSGAT@0:VDD.  This node is used by M:D_FF@0:D_LATCH@1:TRANSGAT@0:PMOS@0.
WARNING: Less than two connections to node D_FF@0:D_LATCH@1:TRANSGAT@1:VDD.  This node is used by M:D_FF@0:D_LATCH@1:TRANSGAT@1:PMOS@0.
Per .tran options, skipping operating point for transient analysis.

Date: Sat Apr  4 15:22:25 2020
Total elapsed time: 7.725 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 164075
traniter = 164075
tranpoints = 65561
accept = 48959
rejected = 16602
matrix size = 24
fillins = 4
solver = Normal
Thread vector: 66.0/26.2[4] 23.9/11.6[4] 3.8/2.9[4] 0.5/2.3[1]  2592/500
Matrix Compiler1:     191 opcodes  2.3/[1.4]/1.8
Matrix Compiler2: 2.95 KB object code size  0.9/1.4/[0.4]

