KEY LIBERO "9.1"
KEY CAPTURE "9.1.2.16"
KEY DEFAULT_IMPORT_LOC "D:\Work\Actelprj\HW\SPI_test\hdl"
KEY DEFAULT_OPEN_LOC "D:\Work\Actelprj\HW\2.INTtest"
KEY ProjectID "6f9e4de6-b752-40d3-a713-24378e088798"
KEY HDLTechnology "VHDL"
KEY VendorTechnology_Family "SmartFusion"
KEY VendorTechnology_Die "IP4X3M1"
KEY VendorTechnology_Package "fg484"
KEY ProjectLocation "D:\Work\marmote\projects\DDC_test"
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "top::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
VALUE="Impl2",NUM=2
CURREV=2
ENDLIST
LIST LIBRARIES
MSS_BFM_LIB
CORECORDIC_LIB
ENDLIST
LIST LIBRARY_MSS_BFM_LIB
ALIAS=..\component\Actel\SmartFusionMSS\MSS\2.5.106\mti\user_verilog\MSS_BFM_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
ENDLIST
LIST LIBRARY_CORECORDIC_LIB
ALIAS=CORECORDIC_LIB
COMPILE_OPTION=COMPILE
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\CORECORDIC.cxf,actgen_cxf"
STATE="utd"
TIME="1315337283"
SIZE="2338"
PARENT="<project>\component\work\sincos_gen\sincos_gen.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1315337283"
SIZE="582"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\mti\wave.do,do"
STATE="utd"
TIME="1315337283"
SIZE="0"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\core\corecordic_addpackage_word.vhd,hdl"
STATE="utd"
TIME="1315337292"
SIZE="2380"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\core\corecordic_package_word.vhd,hdl"
STATE="utd"
TIME="1315337283"
SIZE="7612"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\core\corecordic_word.vhd,hdl"
STATE="utd"
TIME="1315337283"
SIZE="16543"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\test\user\corecordic_tbpackage.vhd,tb_hdl"
STATE="utd"
TIME="1315337292"
SIZE="4406"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\CORECORDIC.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\test\user\corecordic_tb_word.vhd,tb_hdl"
STATE="utd"
TIME="1315337283"
SIZE="9313"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\CORECORDIC.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS\2.5.106\MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1313419057"
SIZE="944"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.vhd,hdl"
STATE="utd"
TIME="1313419057"
SIZE="17580"
PARENT="<project>\component\Actel\SmartFusionMSS\MSS\2.5.106\MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_CCC\2.0.106\MSS_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1313419036"
SIZE="252"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_CM3\1.0.200\MSS_CM3.cxf,actgen_cxf"
STATE="utd"
TIME="1313419036"
SIZE="252"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_COM\1.0.200\MSS_COM.cxf,actgen_cxf"
STATE="utd"
TIME="1313419036"
SIZE="252"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_DMA\1.0.101\MSS_DMA.cxf,actgen_cxf"
STATE="utd"
TIME="1313419036"
SIZE="252"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_ENVM\2.3.102\MSS_ENVM.cxf,actgen_cxf"
STATE="utd"
TIME="1313419038"
SIZE="253"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_FIO\1.0.203\MSS_FIO.cxf,actgen_cxf"
STATE="utd"
TIME="1313419038"
SIZE="252"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_GPIO\1.0.101\MSS_GPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1313419038"
SIZE="253"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_INTR\1.0.101\MSS_INTR.cxf,actgen_cxf"
STATE="utd"
TIME="1313419038"
SIZE="253"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_RESET\1.0.101\MSS_RESET.cxf,actgen_cxf"
STATE="utd"
TIME="1313419038"
SIZE="254"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_RTC\1.0.100\MSS_RTC.cxf,actgen_cxf"
STATE="utd"
TIME="1313419038"
SIZE="252"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_TIMER\1.0.100\MSS_TIMER.cxf,actgen_cxf"
STATE="utd"
TIME="1313419038"
SIZE="254"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusionMSS\MSS_UFROM\1.0.100\MSS_UFROM.cxf,actgen_cxf"
STATE="utd"
TIME="1313419038"
SIZE="254"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\work\CIC\CIC.cxf,actgen_cxf"
STATE="utd"
TIME="1315840929"
SIZE="2056"
ENDFILE
VALUE "<project>\component\work\CIC\CIC.vhd,hdl"
STATE="utd"
TIME="1315840929"
SIZE="11552"
PARENT="<project>\component\work\CIC\CIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CIC\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1315840930"
SIZE="1809"
PARENT="<project>\component\work\CIC\CIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDC\DDC.cxf,actgen_cxf"
STATE="utd"
TIME="1315490165"
SIZE="3058"
ENDFILE
VALUE "<project>\component\work\DDC\DDC.vhd,hdl"
STATE="utd"
TIME="1315490165"
SIZE="15131"
PARENT="<project>\component\work\DDC\DDC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDC\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1315490165"
SIZE="2186"
PARENT="<project>\component\work\DDC\DDC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sincos_gen\sincos_gen.cxf,actgen_cxf"
STATE="utd"
TIME="1315337283"
SIZE="2963"
ENDFILE
VALUE "<project>\component\work\sincos_gen\sincos_gen.vhd,hdl"
STATE="utd"
TIME="1315337283"
SIZE="12047"
PARENT="<project>\component\work\sincos_gen\sincos_gen.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sincos_gen\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1315337285"
SIZE="2064"
PARENT="<project>\component\work\sincos_gen\sincos_gen.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\top\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1315840935"
SIZE="2289"
PARENT="<project>\component\work\top\top.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\top\top.cxf,actgen_cxf"
STATE="utd"
TIME="1315840934"
SIZE="3722"
ENDFILE
VALUE "<project>\component\work\top\top.pdc,pdc"
STATE="utd"
TIME="1315840934"
SIZE="2010"
PARENT="<project>\component\work\top\top.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideDESIGNER"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\top\top.vhd,hdl"
STATE="utd"
TIME="1315840934"
SIZE="6799"
PARENT="<project>\component\work\top\top.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\uC\MSS_CCC_0\uC_tmp_MSS_CCC_0_MSS_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1313419036"
SIZE="470"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\component\work\uC\MSS_CCC_0\uC_tmp_MSS_CCC_0_MSS_CCC.vhd,hdl"
STATE="utd"
TIME="1313419036"
SIZE="6977"
PARENT="<project>\component\work\uC\MSS_CCC_0\uC_tmp_MSS_CCC_0_MSS_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\uC\MSS_ENVM_0\MSS_ENVM_0.efc,efc"
STATE="utd"
TIME="1313419038"
SIZE="15874"
PARENT="<project>\component\work\uC\uC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\uC\mss_tshell.vhd,hdl"
STATE="utd"
TIME="1313419038"
SIZE="22849"
PARENT="<project>\component\work\uC\uC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\uC\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1313419057"
SIZE="2353"
PARENT="<project>\component\work\uC\uC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\uC\uC.cxf,actgen_cxf"
STATE="utd"
TIME="1313419057"
SIZE="9923"
ENDFILE
VALUE "<project>\component\work\uC\uC.pdc,pdc"
STATE="utd"
TIME="1313419035"
SIZE="1497"
PARENT="<project>\component\work\uC\uC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideDESIGNER"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\uC\uC.vhd,hdl"
STATE="utd"
TIME="1313419057"
SIZE="32768"
PARENT="<project>\component\work\uC\uC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\designer\impl2\top.adb,adb"
STATE="ood"
TIME="1314035984"
SIZE="2177024"
ENDFILE
VALUE "<project>\designer\impl2\top.fdb,fdb"
STATE="ood"
TIME="1313421737"
SIZE="49160"
ENDFILE
VALUE "<project>\hdl\ADC_SPI.vhd,hdl"
STATE="utd"
TIME="1314106936"
SIZE="4912"
ENDFILE
VALUE "<project>\hdl\CIC_control.vhd,hdl"
STATE="utd"
TIME="1315840924"
SIZE="8949"
ENDFILE
VALUE "<project>\hdl\common.vhd,hdl"
STATE="utd"
TIME="1315489974"
SIZE="3011"
ENDFILE
VALUE "<project>\hdl\phase_gen.vhd,hdl"
STATE="utd"
TIME="1314116102"
SIZE="3076"
ENDFILE
VALUE "<project>\hdl\SIGN_CORRECTOR.vhd,hdl"
STATE="utd"
TIME="1315493085"
SIZE="2696"
ENDFILE
VALUE "<project>\simulation\CompileDssBfm.tcl,sim"
STATE="utd"
TIME="1313419059"
SIZE="41"
PARENT="<project>\component\Actel\SmartFusionMSS\MSS\2.5.106\MSS.cxf"
ENDFILE
VALUE "<project>\simulation\generate.tcl,sim"
STATE="utd"
TIME="1315337285"
SIZE="1244"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\CORECORDIC.cxf"
ENDFILE
VALUE "<project>\simulation\test.bfm,sim"
STATE="utd"
TIME="1313419059"
SIZE="5460"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\simulation\user.bfm,sim"
STATE="utd"
TIME="1311177211"
SIZE="670"
PARENT="<project>\component\work\uC\uC.cxf"
ENDFILE
VALUE "<project>\smartgen\CIC_mem\CIC_mem.cxf,actgen_cxf"
STATE="utd"
TIME="1315490029"
SIZE="3571"
ENDFILE
VALUE "<project>\smartgen\CIC_mem\CIC_mem.gen,gen"
STATE="utd"
TIME="1315490028"
SIZE="777"
PARENT="<project>\smartgen\CIC_mem\CIC_mem.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CIC_mem\CIC_mem.log,log"
STATE="utd"
TIME="1315490029"
SIZE="3354"
PARENT="<project>\smartgen\CIC_mem\CIC_mem.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CIC_mem\CIC_mem.vhd,hdl"
STATE="utd"
TIME="1315490029"
SIZE="13742"
PARENT="<project>\smartgen\CIC_mem\CIC_mem.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C0.mem,sim"
STATE="utd"
TIME="1315490029"
SIZE="110"
PARENT="<project>\smartgen\CIC_mem\CIC_mem.cxf"
ENDFILE
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C1.mem,sim"
STATE="utd"
TIME="1315490029"
SIZE="110"
PARENT="<project>\smartgen\CIC_mem\CIC_mem.cxf"
ENDFILE
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C2.mem,sim"
STATE="utd"
TIME="1315490029"
SIZE="110"
PARENT="<project>\smartgen\CIC_mem\CIC_mem.cxf"
ENDFILE
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C3.mem,sim"
STATE="utd"
TIME="1315490029"
SIZE="110"
PARENT="<project>\smartgen\CIC_mem\CIC_mem.cxf"
ENDFILE
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C4.mem,sim"
STATE="utd"
TIME="1315490029"
SIZE="110"
PARENT="<project>\smartgen\CIC_mem\CIC_mem.cxf"
ENDFILE
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C5.mem,sim"
STATE="utd"
TIME="1315490029"
SIZE="110"
PARENT="<project>\smartgen\CIC_mem\CIC_mem.cxf"
ENDFILE
VALUE "<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem.cxf,actgen_cxf"
STATE="utd"
TIME="1315575405"
SIZE="2613"
ENDFILE
VALUE "<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem.gen,gen"
STATE="utd"
TIME="1315575404"
SIZE="674"
PARENT="<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem.log,log"
STATE="utd"
TIME="1315575405"
SIZE="3357"
PARENT="<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem.vhd,hdl"
STATE="utd"
TIME="1315575405"
SIZE="5480"
PARENT="<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem_R0C0.mem,sim"
STATE="utd"
TIME="1315575405"
SIZE="440"
PARENT="<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem.cxf"
ENDFILE
VALUE "<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem_R0C1.mem,sim"
STATE="utd"
TIME="1315575405"
SIZE="440"
PARENT="<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem.cxf"
ENDFILE
VALUE "<project>\smartgen\mult1\mult1.cxf,actgen_cxf"
STATE="utd"
TIME="1314990259"
SIZE="1405"
ENDFILE
VALUE "<project>\smartgen\mult1\mult1.gen,gen"
STATE="utd"
TIME="1314990258"
SIZE="478"
PARENT="<project>\smartgen\mult1\mult1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\mult1\mult1.log,log"
STATE="utd"
TIME="1314990259"
SIZE="2039"
PARENT="<project>\smartgen\mult1\mult1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\mult1\mult1.vhd,hdl"
STATE="utd"
TIME="1314990259"
SIZE="59867"
PARENT="<project>\smartgen\mult1\mult1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\mult2\mult2.cxf,actgen_cxf"
STATE="utd"
TIME="1314990273"
SIZE="1405"
ENDFILE
VALUE "<project>\smartgen\mult2\mult2.gen,gen"
STATE="utd"
TIME="1314990271"
SIZE="478"
PARENT="<project>\smartgen\mult2\mult2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\mult2\mult2.log,log"
STATE="utd"
TIME="1314990273"
SIZE="2039"
PARENT="<project>\smartgen\mult2\mult2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\mult2\mult2.vhd,hdl"
STATE="utd"
TIME="1314990273"
SIZE="59867"
PARENT="<project>\smartgen\mult2\mult2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\stimulus\ADC_SPI_tb.vhd,tb_hdl"
STATE="utd"
TIME="1311174417"
SIZE="3356"
ENDFILE
VALUE "<project>\stimulus\CIC_tb.vhd,tb_hdl"
STATE="utd"
TIME="1314977050"
SIZE="2266"
ENDFILE
VALUE "<project>\stimulus\mytestbench_phase_gen.vhd,tb_hdl"
STATE="utd"
TIME="1311080983"
SIZE="3027"
ENDFILE
VALUE "<project>\stimulus\mytestbench_sincos_gen.vhd,tb_hdl"
STATE="utd"
TIME="1311104422"
SIZE="3689"
ENDFILE
VALUE "<project>\synthesis\top.edn,syn_edn"
STATE="utd"
TIME="1315840970"
SIZE="3014319"
ENDFILE
VALUE "<project>\synthesis\top_drc.rpt,log"
STATE="utd"
TIME="1314992044"
SIZE="28325"
ENDFILE
VALUE "<project>\synthesis\top_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1315840970"
SIZE="310"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "CIC::work"
FILE "<project>\component\work\CIC\CIC.vhd,hdl"
LIST Other_Association
VALUE "<project>\component\work\CIC\testbench.vhd,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\CIC\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CIC_mem::work"
FILE "<project>\smartgen\CIC_mem\CIC_mem.vhd,hdl"
LIST Other_Association
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C0.mem,sim"
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C1.mem,sim"
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C2.mem,sim"
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C3.mem,sim"
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C4.mem,sim"
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C5.mem,sim"
ENDLIST
ENDLIST
LIST "CIC_twoport_mem::work"
FILE "<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem.vhd,hdl"
LIST Other_Association
VALUE "<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem_R0C0.mem,sim"
VALUE "<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem_R0C1.mem,sim"
ENDLIST
ENDLIST
LIST "DDC::work"
FILE "<project>\component\work\DDC\DDC.vhd,hdl"
LIST Other_Association
VALUE "<project>\component\work\DDC\testbench.vhd,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\DDC\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "sincos_gen::work"
FILE "<project>\component\work\sincos_gen\sincos_gen.vhd,hdl"
LIST Other_Association
VALUE "<project>\component\work\sincos_gen\testbench.vhd,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\sincos_gen\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "top::work"
FILE "<project>\component\work\top\top.vhd,hdl"
LIST Other_Association
VALUE "<project>\component\work\top\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\top\top.pdc,pdc"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\top\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
LiberoState=Post_Synthesis
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\top.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
LiberoState=Post_Synthesis
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\top.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "uC::work"
FILE "<project>\component\work\uC\uC.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\user.bfm,sim"
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\component\work\uC\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\uC\uC.pdc,pdc"
VALUE "<project>\component\work\uC\MSS_ENVM_0\MSS_ENVM_0.efc,efc"
VALUE "<project>\simulation\CompileDssBfm.tcl,sim"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\uC\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CORECORDIC::CORECORDIC_LIB"
FILE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\core\corecordic_word.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\generate.tcl,sim"
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\test\user\corecordic_tbpackage.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\test\user\corecordic_tb_word.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\test\user\corecordic_tbpackage.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\test\user\corecordic_tb_word.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST top
VALUE "<project>\component\work\top\testbench.vhd,tb_hdl"
ENDLIST
LIST DDC
VALUE "<project>\component\work\DDC\testbench.vhd,tb_hdl"
ENDLIST
LIST CIC
VALUE "<project>\component\work\CIC\testbench.vhd,tb_hdl"
ENDLIST
LIST sincos_gen
VALUE "<project>\component\work\sincos_gen\testbench.vhd,tb_hdl"
ENDLIST
LIST CORECORDIC
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\test\user\corecordic_tbpackage.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\test\user\corecordic_tb_word.vhd,tb_hdl"
ENDLIST
LIST uC
VALUE "<project>\component\work\uC\testbench.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST top
VALUE "<project>\component\work\top\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\top\top.pdc,pdc"
ENDLIST
LIST DDC
VALUE "<project>\component\work\DDC\testbench.vhd,tb_hdl"
ENDLIST
LIST CIC
VALUE "<project>\component\work\CIC\testbench.vhd,tb_hdl"
ENDLIST
LIST CIC_twoport_mem
VALUE "<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem_R0C0.mem,sim"
VALUE "<project>\smartgen\CIC_twoport_mem\CIC_twoport_mem_R0C1.mem,sim"
ENDLIST
LIST sincos_gen
VALUE "<project>\component\work\sincos_gen\testbench.vhd,tb_hdl"
ENDLIST
LIST CORECORDIC
VALUE "<project>\simulation\generate.tcl,sim"
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\test\user\corecordic_tbpackage.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\rtl\vhdl\test\user\corecordic_tb_word.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORECORDIC\3.0.196\mti\wave.do,do"
ENDLIST
LIST uC
VALUE "<project>\simulation\user.bfm,sim"
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\component\work\uC\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\uC\uC.pdc,pdc"
VALUE "<project>\component\work\uC\MSS_ENVM_0\MSS_ENVM_0.efc,efc"
VALUE "<project>\simulation\CompileDssBfm.tcl,sim"
ENDLIST
LIST CIC_mem
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C0.mem,sim"
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C1.mem,sim"
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C2.mem,sim"
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C3.mem,sim"
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C4.mem,sim"
VALUE "<project>\smartgen\CIC_mem\CIC_mem_R0C5.mem,sim"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DumpVCD=false
VCDFileName=power.vcd
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=TRUE
AutoCheckConstraints=TRUE
UpdateViewDrawIni=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
GenerateHDLFromSchematic=TRUE
FlashProInputFile=fdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="Synplify AE"
FUNCTION="Synthesis"
TOOL="Synplify"
LOCATION="C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\bin\synplify_pro.exe"
PARAM=""
BATCH=0
EndProfile
NAME="ModelSim AE"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Actel\Libero_v9.1\Model\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
EndProfile
NAME="WFL"
FUNCTION="Stimulus"
TOOL="WFL"
LOCATION="syncad.exe"
PARAM="-pwflite"
BATCH=0
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Actel\Libero_v9.1\Designer\bin\FlashPro.exe"
PARAM=""
BATCH=0
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "CIC::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "DDC::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "sincos_gen::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "top::work"
LIST Impl1
LiberoState=Post_Synthesis
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\top.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
LiberoState=Post_Synthesis
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\top.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "uC::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CORECORDIC::CORECORDIC_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
DESIGNFLOW:
SD:top::work
SD:DDC::work
SD:CIC::work
ACTIVE_VIEW:3
ENDLIST
