<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LabProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_FF_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="comparator_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="counter_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cu_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cu_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="eight_bit_AS_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="eight_bit_comparator_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="jk_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="one_bit_comparator_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="parallel_register_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rom_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rom_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rom_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="three_bit_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1600589545" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1600589545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600689559" xil_pn:in_ck="3077270223111898118" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1600689559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="D_FF.v"/>
      <outfile xil_pn:name="D_FF_tb.v"/>
      <outfile xil_pn:name="JK_FF.v"/>
      <outfile xil_pn:name="comparator.v"/>
      <outfile xil_pn:name="comparator_tb.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="counter_test.v"/>
      <outfile xil_pn:name="cu_tb.v"/>
      <outfile xil_pn:name="eight_bit_AS_tb.v"/>
      <outfile xil_pn:name="eight_bit_adder_substractor.v"/>
      <outfile xil_pn:name="eight_bit_comparator.v"/>
      <outfile xil_pn:name="eight_bit_comparator_tb.v"/>
      <outfile xil_pn:name="eight_bit_parallel_register.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="full_adder_substractor.v"/>
      <outfile xil_pn:name="half_adder.v"/>
      <outfile xil_pn:name="jk_test.v"/>
      <outfile xil_pn:name="one_bit_comparator.v"/>
      <outfile xil_pn:name="one_bit_comparator_tb.v"/>
      <outfile xil_pn:name="parallel_register_tb.v"/>
      <outfile xil_pn:name="seven_bit_counter.v"/>
      <outfile xil_pn:name="three_bit_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1600687646" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3060054352072649668" xil_pn:start_ts="1600687646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600687646" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3475800358097716254" xil_pn:start_ts="1600687646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600687646" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6801500642077116931" xil_pn:start_ts="1600687646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600689559" xil_pn:in_ck="3077270223111898118" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1600689559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="D_FF.v"/>
      <outfile xil_pn:name="D_FF_tb.v"/>
      <outfile xil_pn:name="JK_FF.v"/>
      <outfile xil_pn:name="comparator.v"/>
      <outfile xil_pn:name="comparator_tb.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="counter_test.v"/>
      <outfile xil_pn:name="cu_tb.v"/>
      <outfile xil_pn:name="eight_bit_AS_tb.v"/>
      <outfile xil_pn:name="eight_bit_adder_substractor.v"/>
      <outfile xil_pn:name="eight_bit_comparator.v"/>
      <outfile xil_pn:name="eight_bit_comparator_tb.v"/>
      <outfile xil_pn:name="eight_bit_parallel_register.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="full_adder_substractor.v"/>
      <outfile xil_pn:name="half_adder.v"/>
      <outfile xil_pn:name="jk_test.v"/>
      <outfile xil_pn:name="one_bit_comparator.v"/>
      <outfile xil_pn:name="one_bit_comparator_tb.v"/>
      <outfile xil_pn:name="parallel_register_tb.v"/>
      <outfile xil_pn:name="seven_bit_counter.v"/>
      <outfile xil_pn:name="three_bit_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1600689563" xil_pn:in_ck="3077270223111898118" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7025294717742137303" xil_pn:start_ts="1600689559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cu_tb_beh.prj"/>
      <outfile xil_pn:name="cu_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1600689564" xil_pn:in_ck="-5737096017474896730" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6597438324700742723" xil_pn:start_ts="1600689563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cu_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
