
Enkidu4.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b2  00800100  00001760  00001814  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001760  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000006f  008001b2  008001b2  000018c6  2**0
                  ALLOC
  3 .eeprom       00000010  00810000  00810000  000018c6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .stab         00001e0c  00000000  00000000  000018d8  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .stabstr      00000ca0  00000000  00000000  000036e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_aranges 00000810  00000000  00000000  00004384  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000014ee  00000000  00000000  00004b94  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   000099f9  00000000  00000000  00006082  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002ac3  00000000  00000000  0000fa7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000086d4  00000000  00000000  0001253e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00000c80  00000000  00000000  0001ac14  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00003af5  00000000  00000000  0001b894  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00005204  00000000  00000000  0001f389  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_pubtypes 0000103b  00000000  00000000  0002458d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a10  00000000  00000000  000255c8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
	#if defined(USB_CAN_BE_BOTH)
	USB_CurrentMode = USB_MODE_None;
	#endif

	USB_IsInitialized = false;
}
       0:	55 c0       	rjmp	.+170    	; 0xac <__ctors_end>
{
	conf.n = eeprom_read_dword (n);
	conf.m = eeprom_read_dword (m);
	conf.time_min = eeprom_read_dword (time_min);
	conf.time_max = eeprom_read_dword (time_max);
}
       2:	00 00       	nop
	// initialize index and length
	buffer->dataindex = 0;
	buffer->datalength = 0;
	// end critical section
	CRITICAL_SECTION_END;
}
       4:	6f c0       	rjmp	.+222    	; 0xe4 <__bad_interrupt>


void south_irq (char i)
{
        
}
       6:	00 00       	nop
}

void i2cSetSlaveTransmitHandler(u08 (*i2cSlaveTx_func)(u08 transmitDataLengthMax, u08* transmitData))
{
	i2cSlaveTransmit = i2cSlaveTx_func;
}
       8:	6d c0       	rjmp	.+218    	; 0xe4 <__bad_interrupt>
       a:	00 00       	nop
       c:	6b c0       	rjmp	.+214    	; 0xe4 <__bad_interrupt>
       e:	00 00       	nop
      10:	69 c0       	rjmp	.+210    	; 0xe4 <__bad_interrupt>
      12:	00 00       	nop
      14:	67 c0       	rjmp	.+206    	; 0xe4 <__bad_interrupt>
      16:	00 00       	nop
      18:	65 c0       	rjmp	.+202    	; 0xe4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	84 c5       	rjmp	.+2824   	; 0xb26 <__vector_7>
      1e:	00 00       	nop
      20:	61 c0       	rjmp	.+194    	; 0xe4 <__bad_interrupt>
      22:	00 00       	nop
      24:	5f c0       	rjmp	.+190    	; 0xe4 <__bad_interrupt>
      26:	00 00       	nop
      28:	10 c1       	rjmp	.+544    	; 0x24a <__vector_10>
      2a:	00 00       	nop
      2c:	5b c0       	rjmp	.+182    	; 0xe4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	59 c0       	rjmp	.+178    	; 0xe4 <__bad_interrupt>
      32:	00 00       	nop
      34:	57 c0       	rjmp	.+174    	; 0xe4 <__bad_interrupt>
      36:	00 00       	nop
      38:	55 c0       	rjmp	.+170    	; 0xe4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	53 c0       	rjmp	.+166    	; 0xe4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	51 c0       	rjmp	.+162    	; 0xe4 <__bad_interrupt>
      42:	00 00       	nop
      44:	4f c0       	rjmp	.+158    	; 0xe4 <__bad_interrupt>
      46:	00 00       	nop
      48:	4d c0       	rjmp	.+154    	; 0xe4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	4b c0       	rjmp	.+150    	; 0xe4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	49 c0       	rjmp	.+146    	; 0xe4 <__bad_interrupt>
      52:	00 00       	nop
      54:	47 c0       	rjmp	.+142    	; 0xe4 <__bad_interrupt>
      56:	00 00       	nop
      58:	45 c0       	rjmp	.+138    	; 0xe4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	43 c0       	rjmp	.+134    	; 0xe4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	41 c0       	rjmp	.+130    	; 0xe4 <__bad_interrupt>
      62:	00 00       	nop
      64:	3f c0       	rjmp	.+126    	; 0xe4 <__bad_interrupt>
      66:	00 00       	nop
      68:	3d c0       	rjmp	.+122    	; 0xe4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	3b c0       	rjmp	.+118    	; 0xe4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	39 c0       	rjmp	.+114    	; 0xe4 <__bad_interrupt>
      72:	00 00       	nop
      74:	37 c0       	rjmp	.+110    	; 0xe4 <__bad_interrupt>
      76:	00 00       	nop
      78:	35 c0       	rjmp	.+106    	; 0xe4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	33 c0       	rjmp	.+102    	; 0xe4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	75 c5       	rjmp	.+2794   	; 0xb6c <__vector_32>
      82:	00 00       	nop
      84:	2f c0       	rjmp	.+94     	; 0xe4 <__bad_interrupt>
      86:	00 00       	nop
      88:	2d c0       	rjmp	.+90     	; 0xe4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	2b c0       	rjmp	.+86     	; 0xe4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	0c 94 9b 08 	jmp	0x1136	; 0x1136 <__vector_36>
      94:	27 c0       	rjmp	.+78     	; 0xe4 <__bad_interrupt>
      96:	00 00       	nop
      98:	25 c0       	rjmp	.+74     	; 0xe4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	23 c0       	rjmp	.+70     	; 0xe4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	21 c0       	rjmp	.+66     	; 0xe4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	1f c0       	rjmp	.+62     	; 0xe4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	1d c0       	rjmp	.+58     	; 0xe4 <__bad_interrupt>
      aa:	00 00       	nop

000000ac <__ctors_end>:
      ac:	11 24       	eor	r1, r1
      ae:	1f be       	out	0x3f, r1	; 63
      b0:	cf ef       	ldi	r28, 0xFF	; 255
      b2:	da e0       	ldi	r29, 0x0A	; 10
      b4:	de bf       	out	0x3e, r29	; 62
      b6:	cd bf       	out	0x3d, r28	; 61

000000b8 <__do_copy_data>:
      b8:	11 e0       	ldi	r17, 0x01	; 1
      ba:	a0 e0       	ldi	r26, 0x00	; 0
      bc:	b1 e0       	ldi	r27, 0x01	; 1
      be:	e0 e6       	ldi	r30, 0x60	; 96
      c0:	f7 e1       	ldi	r31, 0x17	; 23
      c2:	02 c0       	rjmp	.+4      	; 0xc8 <__do_copy_data+0x10>
      c4:	05 90       	lpm	r0, Z+
      c6:	0d 92       	st	X+, r0
      c8:	a2 3b       	cpi	r26, 0xB2	; 178
      ca:	b1 07       	cpc	r27, r17
      cc:	d9 f7       	brne	.-10     	; 0xc4 <__do_copy_data+0xc>

000000ce <__do_clear_bss>:
      ce:	12 e0       	ldi	r17, 0x02	; 2
      d0:	a2 eb       	ldi	r26, 0xB2	; 178
      d2:	b1 e0       	ldi	r27, 0x01	; 1
      d4:	01 c0       	rjmp	.+2      	; 0xd8 <.do_clear_bss_start>

000000d6 <.do_clear_bss_loop>:
      d6:	1d 92       	st	X+, r1

000000d8 <.do_clear_bss_start>:
      d8:	a1 32       	cpi	r26, 0x21	; 33
      da:	b1 07       	cpc	r27, r17
      dc:	e1 f7       	brne	.-8      	; 0xd6 <.do_clear_bss_loop>
      de:	2d d0       	rcall	.+90     	; 0x13a <main>
      e0:	0c 94 ae 0b 	jmp	0x175c	; 0x175c <_exit>

000000e4 <__bad_interrupt>:
      e4:	8d cf       	rjmp	.-230    	; 0x0 <__vectors>

000000e6 <SetupHardware>:

/** Configures the board hardware and chip peripherals for the demo's functionality. */
void SetupHardware ()
{
	/* Disable watchdog if enabled by bootloader/fuses */
	MCUSR &= ~ (1 << WDRF);
      e6:	84 b7       	in	r24, 0x34	; 52
      e8:	87 7f       	andi	r24, 0xF7	; 247
      ea:	84 bf       	out	0x34, r24	; 52
	wdt_disable ();
      ec:	88 e1       	ldi	r24, 0x18	; 24
      ee:	0f b6       	in	r0, 0x3f	; 63
      f0:	f8 94       	cli
      f2:	80 93 60 00 	sts	0x0060, r24
      f6:	10 92 60 00 	sts	0x0060, r1
      fa:	0f be       	out	0x3f, r0	; 63

	/* Disable clock division */
	clock_prescale_set (clock_div_1);
      fc:	20 e8       	ldi	r18, 0x80	; 128
      fe:	80 e0       	ldi	r24, 0x00	; 0
     100:	90 e0       	ldi	r25, 0x00	; 0
     102:	0f b6       	in	r0, 0x3f	; 63
     104:	f8 94       	cli
     106:	20 93 61 00 	sts	0x0061, r18
     10a:	80 93 61 00 	sts	0x0061, r24
     10e:	0f be       	out	0x3f, r0	; 63
			defined (__AVR_ATmega16U4__) || defined (__AVR_ATmega32U4__) || \
			defined (__AVR_ATmega32U6__))
		// note the JTD bit must be written twice within 4 clock cycles to disable JTAG
		// you must also set the IVSEL bit at the same time, which requires IVCE to be set first
		// port pull-up resistors are enabled - PUD (Pull Up Disable) = 0
		MCUCR = (1 << JTD) | (1 << IVCE) | (0 << PUD);
     110:	81 e8       	ldi	r24, 0x81	; 129
     112:	85 bf       	out	0x35, r24	; 53
		MCUCR = (1 << JTD) | (0 << IVSEL) | (0 << IVCE) | (0 << PUD);
     114:	25 bf       	out	0x35, r18	; 53
		PORTC |= (1 << PC2) | (1 << PC4) | (1 << PC5) | (1 << PC6) | (1 << PC7); //only PC2,4,5,6,7 are pins
		// be careful using PortC as PC0 is used for the Crystal and PC1 is nRESET
	#endif

	#if (defined (__AVR_ATmega16U4__) || defined (__AVR_ATmega32U4__))
		DDRD = 0;
     116:	1a b8       	out	0x0a, r1	; 10
		PORTD = 0xFF;
     118:	8f ef       	ldi	r24, 0xFF	; 255
     11a:	8b b9       	out	0x0b, r24	; 11
		DDRB = 0;
     11c:	14 b8       	out	0x04, r1	; 4
		PORTB = 0xFF;
     11e:	85 b9       	out	0x05, r24	; 5
		DDRC = 0;
     120:	17 b8       	out	0x07, r1	; 7
		PORTC = (1 << PC6) | (1 << PC7); //only PC6,7 are pins
     122:	80 ec       	ldi	r24, 0xC0	; 192
     124:	88 b9       	out	0x08, r24	; 8
		DDRE = 0;
     126:	1d b8       	out	0x0d, r1	; 13
		PORTE = (1 << PE2) | (1 << PE6); //only PE2,6 are pins
     128:	84 e4       	ldi	r24, 0x44	; 68
     12a:	8e b9       	out	0x0e, r24	; 14
		DDRF = 0;
     12c:	10 ba       	out	0x10, r1	; 16
		PORTF = (1 << PF0) | (1 << PF1) | (1 << PF4) | (1 << PF5) | (1 << PF6) | (1 << PF7); // only PF0,1,4,5,6,7 are pins
     12e:	83 ef       	ldi	r24, 0xF3	; 243
     130:	81 bb       	out	0x11, r24	; 17

		/* Inline Functions: */
		#if !defined(__DOXYGEN__)
			static inline void Buttons_Init(void)
			{
				BUTTONS_BUTTON1_PORTDDR  &= ~BUTTONS_BUTTON1;
     132:	6a 98       	cbi	0x0d, 2	; 13
				BUTTONS_BUTTON1_PORT |=  BUTTONS_BUTTON1;
     134:	72 9a       	sbi	0x0e, 2	; 14

	/* Hardware Initialization */
	Joystick_Init ();
	LEDs_Init ();
	Buttons_Init ();
	SELECT_USB_B;
     136:	00 00       	nop
	USB_Init ();
}
     138:	72 c0       	rjmp	.+228    	; 0x21e <USB_Init>

0000013a <main>:
/** Main program entry point. This routine contains the overall program flow, including initial
 * setup of all components and the main program loop.
 */
int main (void)
{
	SetupHardware ();
     13a:	d5 df       	rcall	.-86     	; 0xe6 <SetupHardware>

	//LEDs_SetAllLEDs (LEDMASK_USB_NOTREADY);
	sei ();
     13c:	78 94       	sei

	logic_init ();
     13e:	3b d5       	rcall	.+2678   	; 0xbb6 <north_init>
	logic_test ();
     140:	a7 d3       	rcall	.+1870   	; 0x890 <logic_test>
	logic_run ();
     142:	a8 d3       	rcall	.+1872   	; 0x894 <logic_run>
	
}
     144:	80 e0       	ldi	r24, 0x00	; 0
     146:	90 e0       	ldi	r25, 0x00	; 0
     148:	08 95       	ret

0000014a <EVENT_USB_Device_Connect>:

/** Event handler for the library USB Connection event. */
void EVENT_USB_Device_Connect (void)
{
	LEDs_SetAllLEDs (LEDMASK_USB_ENUMERATING);
}
     14a:	08 95       	ret

0000014c <EVENT_USB_Device_Disconnect>:

/** Event handler for the library USB Disconnection event. */
void EVENT_USB_Device_Disconnect (void)
{
	LEDs_SetAllLEDs (LEDMASK_USB_NOTREADY);
}
     14c:	08 95       	ret

0000014e <EVENT_USB_Device_StartOfFrame>:
			 *  \param[in,out] HIDInterfaceInfo  Pointer to a structure containing a HID Class configuration and state.
			 */
			static inline void HID_Device_MillisecondElapsed(USB_ClassInfo_HID_Device_t* const HIDInterfaceInfo) ATTR_ALWAYS_INLINE ATTR_NON_NULL_PTR_ARG(1);
			static inline void HID_Device_MillisecondElapsed(USB_ClassInfo_HID_Device_t* const HIDInterfaceInfo)
			{
				if (HIDInterfaceInfo->State.IdleMSRemaining)
     14e:	80 91 0b 01 	lds	r24, 0x010B
     152:	90 91 0c 01 	lds	r25, 0x010C
     156:	00 97       	sbiw	r24, 0x00	; 0
     158:	29 f0       	breq	.+10     	; 0x164 <EVENT_USB_Device_StartOfFrame+0x16>
				  HIDInterfaceInfo->State.IdleMSRemaining--;
     15a:	01 97       	sbiw	r24, 0x01	; 1
     15c:	90 93 0c 01 	sts	0x010C, r25
     160:	80 93 0b 01 	sts	0x010B, r24
     164:	08 95       	ret

00000166 <Endpoint_ConfigureEndpoint_Prv>:
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
     166:	80 93 e9 00 	sts	0x00E9, r24
			 *  \note Endpoints must first be configured properly via \ref Endpoint_ConfigureEndpoint().
			 */
			static inline void Endpoint_EnableEndpoint(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_EnableEndpoint(void)
			{
				UECONX |= (1 << EPEN);
     16a:	eb ee       	ldi	r30, 0xEB	; 235
     16c:	f0 e0       	ldi	r31, 0x00	; 0
     16e:	80 81       	ld	r24, Z
     170:	81 60       	ori	r24, 0x01	; 1
     172:	80 83       	st	Z, r24
                                    const uint8_t UECFG1XData)
{
	Endpoint_SelectEndpoint(Number);
	Endpoint_EnableEndpoint();

	UECFG1X = 0;
     174:	ed ee       	ldi	r30, 0xED	; 237
     176:	f0 e0       	ldi	r31, 0x00	; 0
     178:	10 82       	st	Z, r1
	UECFG0X = UECFG0XData;
     17a:	60 93 ec 00 	sts	0x00EC, r22
	UECFG1X = UECFG1XData;
     17e:	40 83       	st	Z, r20
			 *  \return Boolean true if the currently selected endpoint has been configured, false otherwise.
			 */
			static inline bool Endpoint_IsConfigured(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsConfigured(void)
			{
				return ((UESTA0X & (1 << CFGOK)) ? true : false);
     180:	80 91 ee 00 	lds	r24, 0x00EE

	return Endpoint_IsConfigured();
}
     184:	88 1f       	adc	r24, r24
     186:	88 27       	eor	r24, r24
     188:	88 1f       	adc	r24, r24
     18a:	08 95       	ret

0000018c <USB_ResetInterface>:
{
	#if defined(USB_CAN_BE_BOTH)
	bool UIDModeSelectEnabled = ((UHWCON & (1 << UIDE)) != 0);
	#endif

	USB_INT_DisableAllInterrupts();
     18c:	51 d0       	rcall	.+162    	; 0x230 <USB_INT_DisableAllInterrupts>
	USB_INT_ClearAllInterrupts();
     18e:	58 d0       	rcall	.+176    	; 0x240 <USB_INT_ClearAllInterrupts>
			}

			static inline void USB_Controller_Reset(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Controller_Reset(void)
			{
				const uint8_t Temp = USBCON;
     190:	80 91 d8 00 	lds	r24, 0x00D8

				USBCON = (Temp & ~(1 << USBE));
     194:	98 2f       	mov	r25, r24
     196:	9f 77       	andi	r25, 0x7F	; 127
     198:	90 93 d8 00 	sts	0x00D8, r25
				USBCON = (Temp |  (1 << USBE));
     19c:	80 68       	ori	r24, 0x80	; 128
     19e:	80 93 d8 00 	sts	0x00D8, r24
	USB_Controller_Reset();

	if (!(USB_Options & USB_OPT_MANUAL_PLL))
	{
		#if defined(USB_SERIES_4_AVR)
		PLLFRQ = ((1 << PLLUSB) | (1 << PDIV3) | (1 << PDIV1));
     1a2:	8a e4       	ldi	r24, 0x4A	; 74
     1a4:	82 bf       	out	0x32, r24	; 50

		/* Inline Functions: */
			static inline void USB_PLL_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_On(void)
			{
				PLLCSR  = USB_PLL_PSC;
     1a6:	19 bc       	out	0x29, r1	; 41
				PLLCSR |= (1 << PLLE);
     1a8:	89 b5       	in	r24, 0x29	; 41
     1aa:	82 60       	ori	r24, 0x02	; 2
     1ac:	89 bd       	out	0x29, r24	; 41
		#endif

		USB_PLL_On();
		while (!(USB_PLL_IsReady()));
     1ae:	09 b4       	in	r0, 0x29	; 41
     1b0:	00 fe       	sbrs	r0, 0
     1b2:	fd cf       	rjmp	.-6      	; 0x1ae <USB_ResetInterface+0x22>
			}

			static inline void USB_CLK_Unfreeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Unfreeze(void)
			{
				USBCON  &= ~(1 << FRZCLK);
     1b4:	80 91 d8 00 	lds	r24, 0x00D8
     1b8:	8f 7d       	andi	r24, 0xDF	; 223
     1ba:	80 93 d8 00 	sts	0x00D8, r24
}

#if defined(USB_CAN_BE_DEVICE)
static void USB_Init_Device(void)
{
	USB_DeviceState          = DEVICE_STATE_Unattached;
     1be:	10 92 0e 02 	sts	0x020E, r1
	USB_ConfigurationNumber  = 0;
     1c2:	10 92 0c 02 	sts	0x020C, r1

	#if !defined(NO_DEVICE_REMOTE_WAKEUP)
	USB_RemoteWakeupEnabled  = false;
     1c6:	10 92 0b 02 	sts	0x020B, r1
	#endif

	#if !defined(NO_DEVICE_SELF_POWER)
	USB_CurrentlySelfPowered = false;
     1ca:	10 92 0a 02 	sts	0x020A, r1
			}

			static inline void USB_Device_SetFullSpeed(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Device_SetFullSpeed(void)
			{
				UDCON &= ~(1 << LSM);
     1ce:	80 91 e0 00 	lds	r24, 0x00E0
     1d2:	8b 7f       	andi	r24, 0xFB	; 251
     1d4:	80 93 e0 00 	sts	0x00E0, r24
	if (USB_Options & USB_DEVICE_OPT_LOWSPEED)
	  USB_Device_SetLowSpeed();
	else
	  USB_Device_SetFullSpeed();

	USB_INT_Enable(USB_INT_VBUS);
     1d8:	80 91 d8 00 	lds	r24, 0x00D8
     1dc:	81 60       	ori	r24, 0x01	; 1
     1de:	80 93 d8 00 	sts	0x00D8, r24
			                                              const uint8_t Type,
			                                              const uint8_t Direction,
			                                              const uint16_t Size,
			                                              const uint8_t Banks)
			{
				return Endpoint_ConfigureEndpoint_Prv(Number, (((Type) << EPTYPE0) | (Direction)),
     1e2:	80 e0       	ldi	r24, 0x00	; 0
     1e4:	60 e0       	ldi	r22, 0x00	; 0
     1e6:	42 e0       	ldi	r20, 0x02	; 2
     1e8:	be df       	rcall	.-132    	; 0x166 <Endpoint_ConfigureEndpoint_Prv>

	Endpoint_ConfigureEndpoint(ENDPOINT_CONTROLEP, EP_TYPE_CONTROL,
							   ENDPOINT_DIR_OUT, USB_ControlEndpointSize,
							   ENDPOINT_BANK_SINGLE);

	USB_INT_Clear(USB_INT_SUSPI);
     1ea:	80 91 e1 00 	lds	r24, 0x00E1
     1ee:	8e 7f       	andi	r24, 0xFE	; 254
     1f0:	80 93 e1 00 	sts	0x00E1, r24
	USB_INT_Enable(USB_INT_SUSPI);
     1f4:	80 91 e2 00 	lds	r24, 0x00E2
     1f8:	81 60       	ori	r24, 0x01	; 1
     1fa:	80 93 e2 00 	sts	0x00E2, r24
	USB_INT_Enable(USB_INT_EORSTI);
     1fe:	80 91 e2 00 	lds	r24, 0x00E2
     202:	88 60       	ori	r24, 0x08	; 8
     204:	80 93 e2 00 	sts	0x00E2, r24
			 *  register and despite the datasheet making no mention of its requirement in host mode.
			 */
			static inline void USB_Attach(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Attach(void)
			{
				UDCON  &= ~(1 << DETACH);
     208:	80 91 e0 00 	lds	r24, 0x00E0
     20c:	8e 7f       	andi	r24, 0xFE	; 254
     20e:	80 93 e0 00 	sts	0x00E0, r24

			#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
			static inline void USB_OTGPAD_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_OTGPAD_On(void)
			{
				USBCON  |=  (1 << OTGPADE);
     212:	80 91 d8 00 	lds	r24, 0x00D8
     216:	80 61       	ori	r24, 0x10	; 16
     218:	80 93 d8 00 	sts	0x00D8, r24
	}

	#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
	USB_OTGPAD_On();
	#endif
}
     21c:	08 95       	ret

0000021e <USB_Init>:

			static inline void USB_REG_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_REG_On(void)
			{
			#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
				UHWCON  |=  (1 << UVREGE);
     21e:	e7 ed       	ldi	r30, 0xD7	; 215
     220:	f0 e0       	ldi	r31, 0x00	; 0
     222:	80 81       	ld	r24, Z
     224:	81 60       	ori	r24, 0x01	; 1
     226:	80 83       	st	Z, r24
	{
		USB_CurrentMode = Mode;
	}
	#endif

	USB_IsInitialized = true;
     228:	81 e0       	ldi	r24, 0x01	; 1
     22a:	80 93 0d 02 	sts	0x020D, r24

	USB_ResetInterface();
}
     22e:	ae cf       	rjmp	.-164    	; 0x18c <USB_ResetInterface>

00000230 <USB_INT_DisableAllInterrupts>:
void USB_INT_DisableAllInterrupts(void)
{
	#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	USBCON &= ~((1 << VBUSTE) | (1 << IDTE));
	#elif defined(USB_SERIES_4_AVR)
	USBCON &= ~(1 << VBUSTE);
     230:	e8 ed       	ldi	r30, 0xD8	; 216
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	8e 7f       	andi	r24, 0xFE	; 254
     238:	80 83       	st	Z, r24
	#if defined(USB_CAN_BE_HOST)
	UHIEN   = 0;
	#endif

	#if defined(USB_CAN_BE_DEVICE)
	UDIEN   = 0;
     23a:	10 92 e2 00 	sts	0x00E2, r1
	#endif
}
     23e:	08 95       	ret

00000240 <USB_INT_ClearAllInterrupts>:

void USB_INT_ClearAllInterrupts(void)
{
	#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	USBINT  = 0;
     240:	10 92 da 00 	sts	0x00DA, r1
	#if defined(USB_CAN_BE_HOST)
	UHINT   = 0;
	#endif

	#if defined(USB_CAN_BE_DEVICE)
	UDINT   = 0;
     244:	10 92 e1 00 	sts	0x00E1, r1
	#endif
}
     248:	08 95       	ret

0000024a <__vector_10>:

ISR(USB_GEN_vect, ISR_BLOCK)
{
     24a:	1f 92       	push	r1
     24c:	0f 92       	push	r0
     24e:	0f b6       	in	r0, 0x3f	; 63
     250:	0f 92       	push	r0
     252:	11 24       	eor	r1, r1
     254:	2f 93       	push	r18
     256:	3f 93       	push	r19
     258:	4f 93       	push	r20
     25a:	5f 93       	push	r21
     25c:	6f 93       	push	r22
     25e:	7f 93       	push	r23
     260:	8f 93       	push	r24
     262:	9f 93       	push	r25
     264:	af 93       	push	r26
     266:	bf 93       	push	r27
     268:	ef 93       	push	r30
     26a:	ff 93       	push	r31
	#if defined(USB_CAN_BE_DEVICE)
	#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	if (USB_INT_HasOccurred(USB_INT_VBUS) && USB_INT_IsEnabled(USB_INT_VBUS))
     26c:	80 91 da 00 	lds	r24, 0x00DA
     270:	80 ff       	sbrs	r24, 0
     272:	15 c0       	rjmp	.+42     	; 0x29e <__vector_10+0x54>
     274:	80 91 d8 00 	lds	r24, 0x00D8
     278:	80 ff       	sbrs	r24, 0
     27a:	11 c0       	rjmp	.+34     	; 0x29e <__vector_10+0x54>
	{
		USB_INT_Clear(USB_INT_VBUS);
     27c:	80 91 da 00 	lds	r24, 0x00DA
     280:	8e 7f       	andi	r24, 0xFE	; 254
     282:	80 93 da 00 	sts	0x00DA, r24
				 *  \note This function is not available on some AVR models which do not support hardware VBUS monitoring.
				 */
				static inline bool USB_VBUS_GetStatus(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
				static inline bool USB_VBUS_GetStatus(void)
				{
					return ((USBSTA & (1 << VBUS)) ? true : false);
     286:	80 91 d9 00 	lds	r24, 0x00D9

		if (USB_VBUS_GetStatus())
     28a:	80 ff       	sbrs	r24, 0
     28c:	05 c0       	rjmp	.+10     	; 0x298 <__vector_10+0x4e>
		{
			USB_DeviceState = DEVICE_STATE_Powered;
     28e:	81 e0       	ldi	r24, 0x01	; 1
     290:	80 93 0e 02 	sts	0x020E, r24
			EVENT_USB_Device_Connect();
     294:	5a df       	rcall	.-332    	; 0x14a <EVENT_USB_Device_Connect>
     296:	03 c0       	rjmp	.+6      	; 0x29e <__vector_10+0x54>
		}
		else
		{
			USB_DeviceState = DEVICE_STATE_Unattached;
     298:	10 92 0e 02 	sts	0x020E, r1
			EVENT_USB_Device_Disconnect();
     29c:	57 df       	rcall	.-338    	; 0x14c <EVENT_USB_Device_Disconnect>
		}
	}
	#endif

	if (USB_INT_HasOccurred(USB_INT_SUSPI) && USB_INT_IsEnabled(USB_INT_SUSPI))
     29e:	80 91 e1 00 	lds	r24, 0x00E1
     2a2:	80 ff       	sbrs	r24, 0
     2a4:	1d c0       	rjmp	.+58     	; 0x2e0 <__vector_10+0x96>
     2a6:	80 91 e2 00 	lds	r24, 0x00E2
     2aa:	80 ff       	sbrs	r24, 0
     2ac:	19 c0       	rjmp	.+50     	; 0x2e0 <__vector_10+0x96>
	{
		USB_INT_Clear(USB_INT_SUSPI);
     2ae:	80 91 e1 00 	lds	r24, 0x00E1
     2b2:	8e 7f       	andi	r24, 0xFE	; 254
     2b4:	80 93 e1 00 	sts	0x00E1, r24

		USB_INT_Disable(USB_INT_SUSPI);
     2b8:	80 91 e2 00 	lds	r24, 0x00E2
     2bc:	8e 7f       	andi	r24, 0xFE	; 254
     2be:	80 93 e2 00 	sts	0x00E2, r24
		USB_INT_Enable(USB_INT_WAKEUPI);
     2c2:	80 91 e2 00 	lds	r24, 0x00E2
     2c6:	80 61       	ori	r24, 0x10	; 16
     2c8:	80 93 e2 00 	sts	0x00E2, r24
			#endif

			static inline void USB_CLK_Freeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Freeze(void)
			{
				USBCON  |=  (1 << FRZCLK);
     2cc:	80 91 d8 00 	lds	r24, 0x00D8
     2d0:	80 62       	ori	r24, 0x20	; 32
     2d2:	80 93 d8 00 	sts	0x00D8, r24
			}

			static inline void USB_PLL_Off(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_Off(void)
			{
				PLLCSR  = 0;
     2d6:	19 bc       	out	0x29, r1	; 41

		#if defined(USB_SERIES_2_AVR) && !defined(NO_LIMITED_CONTROLLER_CONNECT)
		USB_DeviceState = DEVICE_STATE_Unattached;
		EVENT_USB_Device_Disconnect();
		#else
		USB_DeviceState = DEVICE_STATE_Suspended;
     2d8:	85 e0       	ldi	r24, 0x05	; 5
     2da:	80 93 0e 02 	sts	0x020E, r24
		EVENT_USB_Device_Suspend();
     2de:	76 d0       	rcall	.+236    	; 0x3cc <USB_Event_Stub>
		#endif
	}

	if (USB_INT_HasOccurred(USB_INT_WAKEUPI) && USB_INT_IsEnabled(USB_INT_WAKEUPI))
     2e0:	80 91 e1 00 	lds	r24, 0x00E1
     2e4:	84 ff       	sbrs	r24, 4
     2e6:	2d c0       	rjmp	.+90     	; 0x342 <__vector_10+0xf8>
     2e8:	80 91 e2 00 	lds	r24, 0x00E2
     2ec:	84 ff       	sbrs	r24, 4
     2ee:	29 c0       	rjmp	.+82     	; 0x342 <__vector_10+0xf8>

		/* Inline Functions: */
			static inline void USB_PLL_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_On(void)
			{
				PLLCSR  = USB_PLL_PSC;
     2f0:	19 bc       	out	0x29, r1	; 41
				PLLCSR |= (1 << PLLE);
     2f2:	89 b5       	in	r24, 0x29	; 41
     2f4:	82 60       	ori	r24, 0x02	; 2
     2f6:	89 bd       	out	0x29, r24	; 41
	{
		if (!(USB_Options & USB_OPT_MANUAL_PLL))
		{
			USB_PLL_On();
			while (!(USB_PLL_IsReady()));
     2f8:	09 b4       	in	r0, 0x29	; 41
     2fa:	00 fe       	sbrs	r0, 0
     2fc:	fd cf       	rjmp	.-6      	; 0x2f8 <__vector_10+0xae>
			}

			static inline void USB_CLK_Unfreeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Unfreeze(void)
			{
				USBCON  &= ~(1 << FRZCLK);
     2fe:	80 91 d8 00 	lds	r24, 0x00D8
     302:	8f 7d       	andi	r24, 0xDF	; 223
     304:	80 93 d8 00 	sts	0x00D8, r24
		}

		USB_CLK_Unfreeze();

		USB_INT_Clear(USB_INT_WAKEUPI);
     308:	80 91 e1 00 	lds	r24, 0x00E1
     30c:	8f 7e       	andi	r24, 0xEF	; 239
     30e:	80 93 e1 00 	sts	0x00E1, r24

		USB_INT_Disable(USB_INT_WAKEUPI);
     312:	80 91 e2 00 	lds	r24, 0x00E2
     316:	8f 7e       	andi	r24, 0xEF	; 239
     318:	80 93 e2 00 	sts	0x00E2, r24
		USB_INT_Enable(USB_INT_SUSPI);
     31c:	80 91 e2 00 	lds	r24, 0x00E2
     320:	81 60       	ori	r24, 0x01	; 1
     322:	80 93 e2 00 	sts	0x00E2, r24

		if (USB_ConfigurationNumber)
     326:	80 91 0c 02 	lds	r24, 0x020C
     32a:	88 23       	and	r24, r24
     32c:	21 f4       	brne	.+8      	; 0x336 <__vector_10+0xec>
			}

			static inline bool USB_Device_IsAddressSet(void) ATTR_ALWAYS_INLINE;
			static inline bool USB_Device_IsAddressSet(void)
			{
				return (UDADDR & (1 << ADDEN));
     32e:	80 91 e3 00 	lds	r24, 0x00E3
		  USB_DeviceState = DEVICE_STATE_Configured;
		else
		  USB_DeviceState = (USB_Device_IsAddressSet()) ? DEVICE_STATE_Configured : DEVICE_STATE_Powered;
     332:	87 ff       	sbrs	r24, 7
     334:	02 c0       	rjmp	.+4      	; 0x33a <__vector_10+0xf0>
     336:	84 e0       	ldi	r24, 0x04	; 4
     338:	01 c0       	rjmp	.+2      	; 0x33c <__vector_10+0xf2>
     33a:	81 e0       	ldi	r24, 0x01	; 1
     33c:	80 93 0e 02 	sts	0x020E, r24

		#if defined(USB_SERIES_2_AVR) && !defined(NO_LIMITED_CONTROLLER_CONNECT)
		EVENT_USB_Device_Connect();
		#else
		EVENT_USB_Device_WakeUp();
     340:	45 d0       	rcall	.+138    	; 0x3cc <USB_Event_Stub>
		#endif
	}

	if (USB_INT_HasOccurred(USB_INT_EORSTI) && USB_INT_IsEnabled(USB_INT_EORSTI))
     342:	80 91 e1 00 	lds	r24, 0x00E1
     346:	83 ff       	sbrs	r24, 3
     348:	22 c0       	rjmp	.+68     	; 0x38e <__vector_10+0x144>
     34a:	80 91 e2 00 	lds	r24, 0x00E2
     34e:	83 ff       	sbrs	r24, 3
     350:	1e c0       	rjmp	.+60     	; 0x38e <__vector_10+0x144>
	{
		USB_INT_Clear(USB_INT_EORSTI);
     352:	80 91 e1 00 	lds	r24, 0x00E1
     356:	87 7f       	andi	r24, 0xF7	; 247
     358:	80 93 e1 00 	sts	0x00E1, r24

		USB_DeviceState         = DEVICE_STATE_Default;
     35c:	82 e0       	ldi	r24, 0x02	; 2
     35e:	80 93 0e 02 	sts	0x020E, r24
		USB_ConfigurationNumber = 0;
     362:	10 92 0c 02 	sts	0x020C, r1

		USB_INT_Clear(USB_INT_SUSPI);
     366:	80 91 e1 00 	lds	r24, 0x00E1
     36a:	8e 7f       	andi	r24, 0xFE	; 254
     36c:	80 93 e1 00 	sts	0x00E1, r24
		USB_INT_Disable(USB_INT_SUSPI);
     370:	80 91 e2 00 	lds	r24, 0x00E2
     374:	8e 7f       	andi	r24, 0xFE	; 254
     376:	80 93 e2 00 	sts	0x00E2, r24
		USB_INT_Enable(USB_INT_WAKEUPI);
     37a:	80 91 e2 00 	lds	r24, 0x00E2
     37e:	80 61       	ori	r24, 0x10	; 16
     380:	80 93 e2 00 	sts	0x00E2, r24
     384:	80 e0       	ldi	r24, 0x00	; 0
     386:	60 e0       	ldi	r22, 0x00	; 0
     388:	42 e0       	ldi	r20, 0x02	; 2
     38a:	ed de       	rcall	.-550    	; 0x166 <Endpoint_ConfigureEndpoint_Prv>

		#if defined(INTERRUPT_CONTROL_ENDPOINT)
		USB_INT_Enable(USB_INT_RXSTPI);
		#endif

		EVENT_USB_Device_Reset();
     38c:	1f d0       	rcall	.+62     	; 0x3cc <USB_Event_Stub>
	}

	#if !defined(NO_SOF_EVENTS)
	if (USB_INT_HasOccurred(USB_INT_SOFI) && USB_INT_IsEnabled(USB_INT_SOFI))
     38e:	80 91 e1 00 	lds	r24, 0x00E1
     392:	82 ff       	sbrs	r24, 2
     394:	0a c0       	rjmp	.+20     	; 0x3aa <__vector_10+0x160>
     396:	80 91 e2 00 	lds	r24, 0x00E2
     39a:	82 ff       	sbrs	r24, 2
     39c:	06 c0       	rjmp	.+12     	; 0x3aa <__vector_10+0x160>
	{
		USB_INT_Clear(USB_INT_SOFI);
     39e:	80 91 e1 00 	lds	r24, 0x00E1
     3a2:	8b 7f       	andi	r24, 0xFB	; 251
     3a4:	80 93 e1 00 	sts	0x00E1, r24

		EVENT_USB_Device_StartOfFrame();
     3a8:	d2 de       	rcall	.-604    	; 0x14e <EVENT_USB_Device_StartOfFrame>
		USB_ResetInterface();

		EVENT_USB_UIDChange();
	}
	#endif
}
     3aa:	ff 91       	pop	r31
     3ac:	ef 91       	pop	r30
     3ae:	bf 91       	pop	r27
     3b0:	af 91       	pop	r26
     3b2:	9f 91       	pop	r25
     3b4:	8f 91       	pop	r24
     3b6:	7f 91       	pop	r23
     3b8:	6f 91       	pop	r22
     3ba:	5f 91       	pop	r21
     3bc:	4f 91       	pop	r20
     3be:	3f 91       	pop	r19
     3c0:	2f 91       	pop	r18
     3c2:	0f 90       	pop	r0
     3c4:	0f be       	out	0x3f, r0	; 63
     3c6:	0f 90       	pop	r0
     3c8:	1f 90       	pop	r1
     3ca:	18 95       	reti

000003cc <USB_Event_Stub>:
#include "Events.h"

void USB_Event_Stub(void)
{

}
     3cc:	08 95       	ret

000003ce <logic_conf>:
/* private */
/**
 * konfiguracja 
 * */
void logic_conf (void)
{
     3ce:	2f 92       	push	r2
     3d0:	3f 92       	push	r3
     3d2:	4f 92       	push	r4
     3d4:	5f 92       	push	r5
     3d6:	6f 92       	push	r6
     3d8:	7f 92       	push	r7
     3da:	8f 92       	push	r8
     3dc:	9f 92       	push	r9
     3de:	af 92       	push	r10
     3e0:	bf 92       	push	r11
     3e2:	cf 92       	push	r12
     3e4:	df 92       	push	r13
     3e6:	ef 92       	push	r14
     3e8:	ff 92       	push	r15
     3ea:	0f 93       	push	r16
     3ec:	1f 93       	push	r17
     3ee:	df 93       	push	r29
     3f0:	cf 93       	push	r28
     3f2:	cd b7       	in	r28, 0x3d	; 61
     3f4:	de b7       	in	r29, 0x3e	; 62
     3f6:	60 97       	sbiw	r28, 0x10	; 16
     3f8:	0f b6       	in	r0, 0x3f	; 63
     3fa:	f8 94       	cli
     3fc:	de bf       	out	0x3e, r29	; 62
     3fe:	0f be       	out	0x3f, r0	; 63
     400:	cd bf       	out	0x3d, r28	; 61
	char key; /* pobrany znak */
	short i; /*  */
	short w=0, x=0, y=0, z=0;
	
	/* konwersje liczb na stringi */
	itoa (conf.n, buf[0], 10);
     402:	5e 01       	movw	r10, r28
     404:	08 94       	sec
     406:	a1 1c       	adc	r10, r1
     408:	b1 1c       	adc	r11, r1
     40a:	80 91 17 02 	lds	r24, 0x0217
     40e:	90 e0       	ldi	r25, 0x00	; 0
     410:	b5 01       	movw	r22, r10
     412:	4a e0       	ldi	r20, 0x0A	; 10
     414:	50 e0       	ldi	r21, 0x00	; 0
     416:	0e 94 83 0a 	call	0x1506	; 0x1506 <itoa>
	itoa (conf.m, buf[1], 10);
     41a:	b5 e0       	ldi	r27, 0x05	; 5
     41c:	4b 2e       	mov	r4, r27
     41e:	51 2c       	mov	r5, r1
     420:	4c 0e       	add	r4, r28
     422:	5d 1e       	adc	r5, r29
     424:	80 91 18 02 	lds	r24, 0x0218
     428:	90 e0       	ldi	r25, 0x00	; 0
     42a:	b2 01       	movw	r22, r4
     42c:	4a e0       	ldi	r20, 0x0A	; 10
     42e:	50 e0       	ldi	r21, 0x00	; 0
     430:	0e 94 83 0a 	call	0x1506	; 0x1506 <itoa>
	itoa (conf.time_min, buf[2], 10);
     434:	a9 e0       	ldi	r26, 0x09	; 9
     436:	2a 2e       	mov	r2, r26
     438:	31 2c       	mov	r3, r1
     43a:	2c 0e       	add	r2, r28
     43c:	3d 1e       	adc	r3, r29
     43e:	80 91 19 02 	lds	r24, 0x0219
     442:	90 e0       	ldi	r25, 0x00	; 0
     444:	b1 01       	movw	r22, r2
     446:	4a e0       	ldi	r20, 0x0A	; 10
     448:	50 e0       	ldi	r21, 0x00	; 0
     44a:	0e 94 83 0a 	call	0x1506	; 0x1506 <itoa>
	itoa (conf.time_min, buf[3], 10);
     44e:	80 91 19 02 	lds	r24, 0x0219
     452:	90 e0       	ldi	r25, 0x00	; 0
     454:	be 01       	movw	r22, r28
     456:	63 5f       	subi	r22, 0xF3	; 243
     458:	7f 4f       	sbci	r23, 0xFF	; 255
     45a:	4a e0       	ldi	r20, 0x0A	; 10
     45c:	50 e0       	ldi	r21, 0x00	; 0
     45e:	0e 94 83 0a 	call	0x1506	; 0x1506 <itoa>
void logic_conf (void)
{
	char buf[4][4]; /* bufor na edytowane dane */
	char key; /* pobrany znak */
	short i; /*  */
	short w=0, x=0, y=0, z=0;
     462:	cc 24       	eor	r12, r12
     464:	dd 24       	eor	r13, r13
     466:	00 e0       	ldi	r16, 0x00	; 0
     468:	10 e0       	ldi	r17, 0x00	; 0
     46a:	ee 24       	eor	r14, r14
     46c:	ff 24       	eor	r15, r15
     46e:	66 24       	eor	r6, r6
     470:	77 24       	eor	r7, r7

/* private */
/**
 * konfiguracja 
 * */
void logic_conf (void)
     472:	45 01       	movw	r8, r10
     474:	06 c0       	rjmp	.+12     	; 0x482 <logic_conf+0xb4>
					}
					z = 0;
				}
			}
			/* go into edition */
			else z = 1;
     476:	f1 e0       	ldi	r31, 0x01	; 1
     478:	cf 2e       	mov	r12, r31
     47a:	d1 2c       	mov	r13, r1
     47c:	02 c0       	rjmp	.+4      	; 0x482 <logic_conf+0xb4>
			break;
		case ';' :
			/* go out from edidion */
			if (z) z = 0;
     47e:	cc 24       	eor	r12, r12
     480:	dd 24       	eor	r13, r13

	/* głowna petla konfiguracji */
	for (;;) 
	{

	LCD_Clear ();
     482:	26 d5       	rcall	.+2636   	; 0xed0 <LCD_Clear>
	
	LCD_GoTo_WriteText (0, 0, "n : ");
     484:	80 e0       	ldi	r24, 0x00	; 0
     486:	60 e0       	ldi	r22, 0x00	; 0
     488:	13 d5       	rcall	.+2598   	; 0xeb0 <LCD_GoTo>
     48a:	8d e0       	ldi	r24, 0x0D	; 13
     48c:	91 e0       	ldi	r25, 0x01	; 1
     48e:	fd d4       	rcall	.+2554   	; 0xe8a <LCD_WriteText>
	LCD_GoTo_WriteText (0, 1, "m : ");
     490:	80 e0       	ldi	r24, 0x00	; 0
     492:	61 e0       	ldi	r22, 0x01	; 1
     494:	0d d5       	rcall	.+2586   	; 0xeb0 <LCD_GoTo>
     496:	82 e1       	ldi	r24, 0x12	; 18
     498:	91 e0       	ldi	r25, 0x01	; 1
     49a:	f7 d4       	rcall	.+2542   	; 0xe8a <LCD_WriteText>
	LCD_GoTo_WriteText (0, 2, "minimal time : ");
     49c:	80 e0       	ldi	r24, 0x00	; 0
     49e:	62 e0       	ldi	r22, 0x02	; 2
     4a0:	07 d5       	rcall	.+2574   	; 0xeb0 <LCD_GoTo>
     4a2:	87 e1       	ldi	r24, 0x17	; 23
     4a4:	91 e0       	ldi	r25, 0x01	; 1
     4a6:	f1 d4       	rcall	.+2530   	; 0xe8a <LCD_WriteText>
	LCD_GoTo_WriteText (0, 3, "maximal time : ");
     4a8:	80 e0       	ldi	r24, 0x00	; 0
     4aa:	63 e0       	ldi	r22, 0x03	; 3
     4ac:	01 d5       	rcall	.+2562   	; 0xeb0 <LCD_GoTo>
     4ae:	87 e2       	ldi	r24, 0x27	; 39
     4b0:	91 e0       	ldi	r25, 0x01	; 1
     4b2:	eb d4       	rcall	.+2518   	; 0xe8a <LCD_WriteText>

	LCD_GoTo_WriteText (15, 0, buf[0]);
     4b4:	8f e0       	ldi	r24, 0x0F	; 15
     4b6:	60 e0       	ldi	r22, 0x00	; 0
     4b8:	fb d4       	rcall	.+2550   	; 0xeb0 <LCD_GoTo>
     4ba:	c5 01       	movw	r24, r10
     4bc:	e6 d4       	rcall	.+2508   	; 0xe8a <LCD_WriteText>
	LCD_GoTo_WriteText (15, 1, buf[1]);
     4be:	8f e0       	ldi	r24, 0x0F	; 15
     4c0:	61 e0       	ldi	r22, 0x01	; 1
     4c2:	f6 d4       	rcall	.+2540   	; 0xeb0 <LCD_GoTo>
     4c4:	c2 01       	movw	r24, r4
     4c6:	e1 d4       	rcall	.+2498   	; 0xe8a <LCD_WriteText>
	LCD_GoTo_WriteText (15, 2, buf[2]);
     4c8:	8f e0       	ldi	r24, 0x0F	; 15
     4ca:	62 e0       	ldi	r22, 0x02	; 2
     4cc:	f1 d4       	rcall	.+2530   	; 0xeb0 <LCD_GoTo>
     4ce:	c1 01       	movw	r24, r2
     4d0:	dc d4       	rcall	.+2488   	; 0xe8a <LCD_WriteText>
	LCD_GoTo_WriteText (15, 3, buf[3]);
     4d2:	8f e0       	ldi	r24, 0x0F	; 15
     4d4:	63 e0       	ldi	r22, 0x03	; 3
     4d6:	ec d4       	rcall	.+2520   	; 0xeb0 <LCD_GoTo>
     4d8:	ce 01       	movw	r24, r28
     4da:	0d 96       	adiw	r24, 0x0d	; 13
     4dc:	d6 d4       	rcall	.+2476   	; 0xe8a <LCD_WriteText>

	key = getchar();
     4de:	80 91 1b 02 	lds	r24, 0x021B
     4e2:	90 91 1c 02 	lds	r25, 0x021C
     4e6:	0e 94 f0 0a 	call	0x15e0	; 0x15e0 <fgetc>
	
	switch (key)
     4ea:	8a 33       	cpi	r24, 0x3A	; 58
     4ec:	c1 f0       	breq	.+48     	; 0x51e <logic_conf+0x150>
     4ee:	8b 33       	cpi	r24, 0x3B	; 59
     4f0:	20 f4       	brcc	.+8      	; 0x4fa <logic_conf+0x12c>
     4f2:	80 33       	cpi	r24, 0x30	; 48
     4f4:	08 f4       	brcc	.+2      	; 0x4f8 <logic_conf+0x12a>
     4f6:	c5 cf       	rjmp	.-118    	; 0x482 <logic_conf+0xb4>
     4f8:	a0 c0       	rjmp	.+320    	; 0x63a <logic_conf+0x26c>
     4fa:	8d 33       	cpi	r24, 0x3D	; 61
     4fc:	09 f4       	brne	.+2      	; 0x500 <logic_conf+0x132>
     4fe:	4b c0       	rjmp	.+150    	; 0x596 <logic_conf+0x1c8>
     500:	8e 33       	cpi	r24, 0x3E	; 62
     502:	30 f4       	brcc	.+12     	; 0x510 <logic_conf+0x142>
     504:	8b 33       	cpi	r24, 0x3B	; 59
     506:	d9 f0       	breq	.+54     	; 0x53e <logic_conf+0x170>
     508:	8c 33       	cpi	r24, 0x3C	; 60
     50a:	09 f0       	breq	.+2      	; 0x50e <logic_conf+0x140>
     50c:	ba cf       	rjmp	.-140    	; 0x482 <logic_conf+0xb4>
     50e:	35 c0       	rjmp	.+106    	; 0x57a <logic_conf+0x1ac>
     510:	8e 33       	cpi	r24, 0x3E	; 62
     512:	09 f4       	brne	.+2      	; 0x516 <logic_conf+0x148>
     514:	45 c0       	rjmp	.+138    	; 0x5a0 <logic_conf+0x1d2>
     516:	8f 33       	cpi	r24, 0x3F	; 63
     518:	09 f0       	breq	.+2      	; 0x51c <logic_conf+0x14e>
     51a:	b3 cf       	rjmp	.-154    	; 0x482 <logic_conf+0xb4>
     51c:	5f c0       	rjmp	.+190    	; 0x5dc <logic_conf+0x20e>
	{
		case ':' : 
			/* save ediotion to conf */
			if (z)
     51e:	c1 14       	cp	r12, r1
     520:	d1 04       	cpc	r13, r1
     522:	09 f4       	brne	.+2      	; 0x526 <logic_conf+0x158>
     524:	a8 cf       	rjmp	.-176    	; 0x476 <logic_conf+0xa8>
			{
				i = atoi (buf[y]);
     526:	c8 01       	movw	r24, r16
     528:	88 0f       	add	r24, r24
     52a:	99 1f       	adc	r25, r25
     52c:	88 0f       	add	r24, r24
     52e:	99 1f       	adc	r25, r25
     530:	8a 0d       	add	r24, r10
     532:	9b 1d       	adc	r25, r11
     534:	cb d7       	rcall	.+3990   	; 0x14cc <atoi>
				if (i)
     536:	00 97       	sbiw	r24, 0x00	; 0
     538:	09 f4       	brne	.+2      	; 0x53c <logic_conf+0x16e>
     53a:	a3 cf       	rjmp	.-186    	; 0x482 <logic_conf+0xb4>
     53c:	a0 cf       	rjmp	.-192    	; 0x47e <logic_conf+0xb0>
			/* go into edition */
			else z = 1;
			break;
		case ';' :
			/* go out from edidion */
			if (z) z = 0;
     53e:	c1 14       	cp	r12, r1
     540:	d1 04       	cpc	r13, r1
     542:	09 f0       	breq	.+2      	; 0x546 <logic_conf+0x178>
     544:	9c cf       	rjmp	.-200    	; 0x47e <logic_conf+0xb0>
			/* go out from config */
			else
			{
				conf_write ();
     546:	cf d1       	rcall	.+926    	; 0x8e6 <conf_write>
				buf[y][x] = key;
			}
			break;
		}
	}
}
     548:	60 96       	adiw	r28, 0x10	; 16
     54a:	0f b6       	in	r0, 0x3f	; 63
     54c:	f8 94       	cli
     54e:	de bf       	out	0x3e, r29	; 62
     550:	0f be       	out	0x3f, r0	; 63
     552:	cd bf       	out	0x3d, r28	; 61
     554:	cf 91       	pop	r28
     556:	df 91       	pop	r29
     558:	1f 91       	pop	r17
     55a:	0f 91       	pop	r16
     55c:	ff 90       	pop	r15
     55e:	ef 90       	pop	r14
     560:	df 90       	pop	r13
     562:	cf 90       	pop	r12
     564:	bf 90       	pop	r11
     566:	af 90       	pop	r10
     568:	9f 90       	pop	r9
     56a:	8f 90       	pop	r8
     56c:	7f 90       	pop	r7
     56e:	6f 90       	pop	r6
     570:	5f 90       	pop	r5
     572:	4f 90       	pop	r4
     574:	3f 90       	pop	r3
     576:	2f 90       	pop	r2
     578:	08 95       	ret
				conf_write ();
				return;
			}
			break;
		case '<' : 
			if (z) 
     57a:	c1 14       	cp	r12, r1
     57c:	d1 04       	cpc	r13, r1
     57e:	41 f0       	breq	.+16     	; 0x590 <logic_conf+0x1c2>
			{
				if (x) --x;
     580:	e1 14       	cp	r14, r1
     582:	f1 04       	cpc	r15, r1
     584:	09 f4       	brne	.+2      	; 0x588 <logic_conf+0x1ba>
     586:	7d cf       	rjmp	.-262    	; 0x482 <logic_conf+0xb4>
     588:	08 94       	sec
     58a:	e1 08       	sbc	r14, r1
     58c:	f1 08       	sbc	r15, r1
     58e:	79 cf       	rjmp	.-270    	; 0x482 <logic_conf+0xb4>
			}
			else y = (y+3)%4;
     590:	0d 5f       	subi	r16, 0xFD	; 253
     592:	1f 4f       	sbci	r17, 0xFF	; 255
     594:	20 c0       	rjmp	.+64     	; 0x5d6 <logic_conf+0x208>
			break;
		case '=' : /* insert */
			w = !w;
     596:	81 e0       	ldi	r24, 0x01	; 1
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	68 26       	eor	r6, r24
     59c:	79 26       	eor	r7, r25
			break;
     59e:	71 cf       	rjmp	.-286    	; 0x482 <logic_conf+0xb4>
		case '>' : 
			if (z) 
     5a0:	c1 14       	cp	r12, r1
     5a2:	d1 04       	cpc	r13, r1
     5a4:	b1 f0       	breq	.+44     	; 0x5d2 <logic_conf+0x204>
			{
				if (x < strlen (buf[y])) ++x;
     5a6:	d8 01       	movw	r26, r16
     5a8:	aa 0f       	add	r26, r26
     5aa:	bb 1f       	adc	r27, r27
     5ac:	aa 0f       	add	r26, r26
     5ae:	bb 1f       	adc	r27, r27
     5b0:	aa 0d       	add	r26, r10
     5b2:	bb 1d       	adc	r27, r11
     5b4:	fd 01       	movw	r30, r26
     5b6:	01 90       	ld	r0, Z+
     5b8:	00 20       	and	r0, r0
     5ba:	e9 f7       	brne	.-6      	; 0x5b6 <logic_conf+0x1e8>
     5bc:	31 97       	sbiw	r30, 0x01	; 1
     5be:	ea 1b       	sub	r30, r26
     5c0:	fb 0b       	sbc	r31, r27
     5c2:	ee 16       	cp	r14, r30
     5c4:	ff 06       	cpc	r15, r31
     5c6:	08 f0       	brcs	.+2      	; 0x5ca <logic_conf+0x1fc>
     5c8:	5c cf       	rjmp	.-328    	; 0x482 <logic_conf+0xb4>
     5ca:	08 94       	sec
     5cc:	e1 1c       	adc	r14, r1
     5ce:	f1 1c       	adc	r15, r1
     5d0:	58 cf       	rjmp	.-336    	; 0x482 <logic_conf+0xb4>
			}
			else y = (y+1)%4;
     5d2:	0f 5f       	subi	r16, 0xFF	; 255
     5d4:	1f 4f       	sbci	r17, 0xFF	; 255
     5d6:	03 70       	andi	r16, 0x03	; 3
     5d8:	10 70       	andi	r17, 0x00	; 0
     5da:	53 cf       	rjmp	.-346    	; 0x482 <logic_conf+0xb4>
			break;
		case '?' : /* delete */
			if (z && strlen (buf[y])) 
     5dc:	c1 14       	cp	r12, r1
     5de:	d1 04       	cpc	r13, r1
     5e0:	09 f4       	brne	.+2      	; 0x5e4 <logic_conf+0x216>
     5e2:	4f cf       	rjmp	.-354    	; 0x482 <logic_conf+0xb4>
     5e4:	f8 01       	movw	r30, r16
     5e6:	ee 0f       	add	r30, r30
     5e8:	ff 1f       	adc	r31, r31
     5ea:	ee 0f       	add	r30, r30
     5ec:	ff 1f       	adc	r31, r31
     5ee:	a5 01       	movw	r20, r10
     5f0:	4e 0f       	add	r20, r30
     5f2:	5f 1f       	adc	r21, r31
     5f4:	da 01       	movw	r26, r20
     5f6:	8c 91       	ld	r24, X
     5f8:	88 23       	and	r24, r24
     5fa:	09 f4       	brne	.+2      	; 0x5fe <logic_conf+0x230>
     5fc:	42 cf       	rjmp	.-380    	; 0x482 <logic_conf+0xb4>

/* private */
/**
 * konfiguracja 
 * */
void logic_conf (void)
     5fe:	ee 0d       	add	r30, r14
     600:	ff 1d       	adc	r31, r15
     602:	e8 0d       	add	r30, r8
     604:	f9 1d       	adc	r31, r9
     606:	c7 01       	movw	r24, r14
     608:	03 c0       	rjmp	.+6      	; 0x610 <logic_conf+0x242>
		case '?' : /* delete */
			if (z && strlen (buf[y])) 
			{
				for (i = x; i < strlen (buf[y]);++i)
				{
					buf[y][i] = buf[y][i+1];
     60a:	01 96       	adiw	r24, 0x01	; 1
     60c:	21 81       	ldd	r18, Z+1	; 0x01
     60e:	21 93       	st	Z+, r18
			else y = (y+1)%4;
			break;
		case '?' : /* delete */
			if (z && strlen (buf[y])) 
			{
				for (i = x; i < strlen (buf[y]);++i)
     610:	da 01       	movw	r26, r20
     612:	0d 90       	ld	r0, X+
     614:	00 20       	and	r0, r0
     616:	e9 f7       	brne	.-6      	; 0x612 <logic_conf+0x244>
     618:	11 97       	sbiw	r26, 0x01	; 1
     61a:	a4 1b       	sub	r26, r20
     61c:	b5 0b       	sbc	r27, r21
     61e:	8a 17       	cp	r24, r26
     620:	9b 07       	cpc	r25, r27
     622:	98 f3       	brcs	.-26     	; 0x60a <logic_conf+0x23c>
				{
					buf[y][i] = buf[y][i+1];
				}
				buf[y][i+1] = 0;
     624:	f8 01       	movw	r30, r16
     626:	ee 0f       	add	r30, r30
     628:	ff 1f       	adc	r31, r31
     62a:	ee 0f       	add	r30, r30
     62c:	ff 1f       	adc	r31, r31
     62e:	e8 0d       	add	r30, r8
     630:	f9 1d       	adc	r31, r9
     632:	e8 0f       	add	r30, r24
     634:	f9 1f       	adc	r31, r25
     636:	11 82       	std	Z+1, r1	; 0x01
     638:	24 cf       	rjmp	.-440    	; 0x482 <logic_conf+0xb4>
     63a:	98 01       	movw	r18, r16
     63c:	22 0f       	add	r18, r18
     63e:	33 1f       	adc	r19, r19
     640:	22 0f       	add	r18, r18
     642:	33 1f       	adc	r19, r19
		case '5' :
		case '6' :
		case '7' :
		case '8' :
		case '9' :
			if (w) 
     644:	61 14       	cp	r6, r1
     646:	71 04       	cpc	r7, r1
     648:	69 f0       	breq	.+26     	; 0x664 <logic_conf+0x296>
			{
				buf[y][x] = key;
     64a:	2e 0d       	add	r18, r14
     64c:	3f 1d       	adc	r19, r15
     64e:	28 0d       	add	r18, r8
     650:	39 1d       	adc	r19, r9
     652:	f9 01       	movw	r30, r18
     654:	80 83       	st	Z, r24
				++x;
     656:	08 94       	sec
     658:	e1 1c       	adc	r14, r1
     65a:	f1 1c       	adc	r15, r1
     65c:	21 e0       	ldi	r18, 0x01	; 1
     65e:	62 2e       	mov	r6, r18
     660:	71 2c       	mov	r7, r1
     662:	0f cf       	rjmp	.-482    	; 0x482 <logic_conf+0xb4>
			}
			else 
			{
				for (i = strlen (buf[y]); i > x; --i)
     664:	f5 01       	movw	r30, r10
     666:	e2 0f       	add	r30, r18
     668:	f3 1f       	adc	r31, r19
     66a:	df 01       	movw	r26, r30
     66c:	0d 90       	ld	r0, X+
     66e:	00 20       	and	r0, r0
     670:	e9 f7       	brne	.-6      	; 0x66c <logic_conf+0x29e>
     672:	11 97       	sbiw	r26, 0x01	; 1
     674:	ae 1b       	sub	r26, r30
     676:	bf 0b       	sbc	r27, r31
				{
					buf[y][i] = buf[y][i-1];
     678:	fd 01       	movw	r30, r26
     67a:	31 97       	sbiw	r30, 0x01	; 1

/* private */
/**
 * konfiguracja 
 * */
void logic_conf (void)
     67c:	e2 0f       	add	r30, r18
     67e:	f3 1f       	adc	r31, r19
     680:	e8 0d       	add	r30, r8
     682:	f9 1d       	adc	r31, r9
     684:	31 96       	adiw	r30, 0x01	; 1
				buf[y][x] = key;
				++x;
			}
			else 
			{
				for (i = strlen (buf[y]); i > x; --i)
     686:	03 c0       	rjmp	.+6      	; 0x68e <logic_conf+0x2c0>
				{
					buf[y][i] = buf[y][i-1];
     688:	92 91       	ld	r25, -Z
     68a:	91 83       	std	Z+1, r25	; 0x01
				buf[y][x] = key;
				++x;
			}
			else 
			{
				for (i = strlen (buf[y]); i > x; --i)
     68c:	11 97       	sbiw	r26, 0x01	; 1
     68e:	ea 16       	cp	r14, r26
     690:	fb 06       	cpc	r15, r27
     692:	d4 f3       	brlt	.-12     	; 0x688 <logic_conf+0x2ba>
				{
					buf[y][i] = buf[y][i-1];
				}
				buf[y][x] = key;
     694:	f8 01       	movw	r30, r16
     696:	ee 0f       	add	r30, r30
     698:	ff 1f       	adc	r31, r31
     69a:	ee 0f       	add	r30, r30
     69c:	ff 1f       	adc	r31, r31
     69e:	ee 0d       	add	r30, r14
     6a0:	ff 1d       	adc	r31, r15
     6a2:	e8 0d       	add	r30, r8
     6a4:	f9 1d       	adc	r31, r9
     6a6:	80 83       	st	Z, r24
     6a8:	ec ce       	rjmp	.-552    	; 0x482 <logic_conf+0xb4>

000006aa <logic_game>:
}
/**
 * gra właściwa
 * */
void logic_game (void)
{
     6aa:	4f 92       	push	r4
     6ac:	5f 92       	push	r5
     6ae:	6f 92       	push	r6
     6b0:	7f 92       	push	r7
     6b2:	8f 92       	push	r8
     6b4:	9f 92       	push	r9
     6b6:	af 92       	push	r10
     6b8:	bf 92       	push	r11
     6ba:	cf 92       	push	r12
     6bc:	df 92       	push	r13
     6be:	ef 92       	push	r14
     6c0:	ff 92       	push	r15
     6c2:	0f 93       	push	r16
     6c4:	1f 93       	push	r17
     6c6:	df 93       	push	r29
     6c8:	cf 93       	push	r28
     6ca:	cd b7       	in	r28, 0x3d	; 61
     6cc:	de b7       	in	r29, 0x3e	; 62
     6ce:	6c 97       	sbiw	r28, 0x1c	; 28
     6d0:	0f b6       	in	r0, 0x3f	; 63
     6d2:	f8 94       	cli
     6d4:	de bf       	out	0x3e, r29	; 62
     6d6:	0f be       	out	0x3f, r0	; 63
     6d8:	cd bf       	out	0x3d, r28	; 61
	long time_temp, time_start;
	uint32_t data = 0, data_new = 0;
	int i;
	char j;

	stat.n = conf.n;
     6da:	40 90 17 02 	lds	r4, 0x0217
     6de:	55 24       	eor	r5, r5
	stat.m = conf.m;
     6e0:	c0 90 18 02 	lds	r12, 0x0218
     6e4:	dd 24       	eor	r13, r13
	stat.time_sum = 0;
	
	north_buffer_off;
	for (i = 0; i < stat.n; ++i)
     6e6:	41 14       	cp	r4, r1
     6e8:	51 04       	cpc	r5, r1
     6ea:	09 f4       	brne	.+2      	; 0x6ee <logic_game+0x44>
     6ec:	ab c0       	rjmp	.+342    	; 0x844 <logic_game+0x19a>
	{
		//_delay_ms (rand() % (conf.time_max-conf.time_min) + conf.time_min);
		time_start = north_time;
     6ee:	80 91 04 02 	lds	r24, 0x0204
     6f2:	90 91 05 02 	lds	r25, 0x0205
     6f6:	a0 91 06 02 	lds	r26, 0x0206
     6fa:	b0 91 07 02 	lds	r27, 0x0207
     6fe:	89 8f       	std	Y+25, r24	; 0x19
     700:	9a 8f       	std	Y+26, r25	; 0x1a
     702:	ab 8f       	std	Y+27, r26	; 0x1b
     704:	bc 8f       	std	Y+28, r27	; 0x1c
		
		/* losowanie nowych punktów */
		for (j = 0; j < stat.m;)
     706:	aa 24       	eor	r10, r10
     708:	66 24       	eor	r6, r6
     70a:	77 24       	eor	r7, r7
     70c:	43 01       	movw	r8, r6
		{
			data_new = _BV (rand () & 0b1111 );
     70e:	01 e0       	ldi	r16, 0x01	; 1
     710:	10 e0       	ldi	r17, 0x00	; 0
	{
		//_delay_ms (rand() % (conf.time_max-conf.time_min) + conf.time_min);
		time_start = north_time;
		
		/* losowanie nowych punktów */
		for (j = 0; j < stat.m;)
     712:	17 c0       	rjmp	.+46     	; 0x742 <logic_game+0x98>
		{
			data_new = _BV (rand () & 0b1111 );
     714:	cd d6       	rcall	.+3482   	; 0x14b0 <rand>
     716:	2f e0       	ldi	r18, 0x0F	; 15
     718:	62 2e       	mov	r6, r18
     71a:	71 2c       	mov	r7, r1
     71c:	68 22       	and	r6, r24
     71e:	79 22       	and	r7, r25
     720:	d8 01       	movw	r26, r16
     722:	02 c0       	rjmp	.+4      	; 0x728 <logic_game+0x7e>
     724:	aa 0f       	add	r26, r26
     726:	bb 1f       	adc	r27, r27
     728:	6a 94       	dec	r6
     72a:	e2 f7       	brpl	.-8      	; 0x724 <logic_game+0x7a>
     72c:	3d 01       	movw	r6, r26
     72e:	88 24       	eor	r8, r8
     730:	77 fc       	sbrc	r7, 7
     732:	80 94       	com	r8
     734:	98 2c       	mov	r9, r8
			if (!(data ^ data_new))
     736:	61 14       	cp	r6, r1
     738:	71 04       	cpc	r7, r1
     73a:	81 04       	cpc	r8, r1
     73c:	91 04       	cpc	r9, r1
     73e:	09 f4       	brne	.+2      	; 0x742 <logic_game+0x98>
			{
				data |= data_new;
				++j;
     740:	a3 94       	inc	r10
	{
		//_delay_ms (rand() % (conf.time_max-conf.time_min) + conf.time_min);
		time_start = north_time;
		
		/* losowanie nowych punktów */
		for (j = 0; j < stat.m;)
     742:	8a 2d       	mov	r24, r10
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	8c 15       	cp	r24, r12
     748:	9d 05       	cpc	r25, r13
     74a:	24 f3       	brlt	.-56     	; 0x714 <logic_game+0x6a>
		do
		{
			LCD_Clear ();
			LCD_GoTo (0, 0);
			LCD_WriteText ("round : ");
			LCD_WriteText (itoa (i, str, 10));
     74c:	19 e0       	ldi	r17, 0x09	; 9
     74e:	a1 2e       	mov	r10, r17
     750:	b1 2c       	mov	r11, r1
     752:	ac 0e       	add	r10, r28
     754:	bd 1e       	adc	r11, r29
		}
		
		/* wyświetlenie aktualne stanu i sprawdzenie przycisków*/
		do
		{
			LCD_Clear ();
     756:	bc d3       	rcall	.+1912   	; 0xed0 <LCD_Clear>
			LCD_GoTo (0, 0);
     758:	80 e0       	ldi	r24, 0x00	; 0
     75a:	60 e0       	ldi	r22, 0x00	; 0
     75c:	a9 d3       	rcall	.+1874   	; 0xeb0 <LCD_GoTo>
			LCD_WriteText ("round : ");
     75e:	87 e3       	ldi	r24, 0x37	; 55
     760:	91 e0       	ldi	r25, 0x01	; 1
     762:	93 d3       	rcall	.+1830   	; 0xe8a <LCD_WriteText>
			LCD_WriteText (itoa (i, str, 10));
     764:	80 e0       	ldi	r24, 0x00	; 0
     766:	90 e0       	ldi	r25, 0x00	; 0
     768:	b5 01       	movw	r22, r10
     76a:	4a e0       	ldi	r20, 0x0A	; 10
     76c:	50 e0       	ldi	r21, 0x00	; 0
     76e:	cb d6       	rcall	.+3478   	; 0x1506 <itoa>
     770:	8c d3       	rcall	.+1816   	; 0xe8a <LCD_WriteText>
			max6959_write_number_h (south_max6959(0), i, 10);
     772:	80 e0       	ldi	r24, 0x00	; 0
     774:	73 d2       	rcall	.+1254   	; 0xc5c <south_max6959>
     776:	60 e0       	ldi	r22, 0x00	; 0
     778:	70 e0       	ldi	r23, 0x00	; 0
     77a:	4a e0       	ldi	r20, 0x0A	; 10
     77c:	22 e0       	ldi	r18, 0x02	; 2
     77e:	04 e0       	ldi	r16, 0x04	; 4
     780:	81 d4       	rcall	.+2306   	; 0x1084 <max6959_write_number>
			
			LCD_WriteText ("from : ");
     782:	80 e4       	ldi	r24, 0x40	; 64
     784:	91 e0       	ldi	r25, 0x01	; 1
     786:	81 d3       	rcall	.+1794   	; 0xe8a <LCD_WriteText>
			LCD_WriteText (itoa (conf.n, str, 10));
     788:	80 91 17 02 	lds	r24, 0x0217
     78c:	90 e0       	ldi	r25, 0x00	; 0
     78e:	b5 01       	movw	r22, r10
     790:	4a e0       	ldi	r20, 0x0A	; 10
     792:	50 e0       	ldi	r21, 0x00	; 0
     794:	b8 d6       	rcall	.+3440   	; 0x1506 <itoa>
     796:	79 d3       	rcall	.+1778   	; 0xe8a <LCD_WriteText>
			max6959_write_number_l (south_max6959(0), stat.n, 10);
     798:	80 e0       	ldi	r24, 0x00	; 0
     79a:	60 d2       	rcall	.+1216   	; 0xc5c <south_max6959>
     79c:	b2 01       	movw	r22, r4
     79e:	4a e0       	ldi	r20, 0x0A	; 10
     7a0:	20 e0       	ldi	r18, 0x00	; 0
     7a2:	02 e0       	ldi	r16, 0x02	; 2
     7a4:	6f d4       	rcall	.+2270   	; 0x1084 <max6959_write_number>
			
			LCD_GoTo (0, 1);
     7a6:	80 e0       	ldi	r24, 0x00	; 0
     7a8:	61 e0       	ldi	r22, 0x01	; 1
     7aa:	82 d3       	rcall	.+1796   	; 0xeb0 <LCD_GoTo>
			LCD_WriteText ("time rund : ");
     7ac:	88 e4       	ldi	r24, 0x48	; 72
     7ae:	91 e0       	ldi	r25, 0x01	; 1
     7b0:	6c d3       	rcall	.+1752   	; 0xe8a <LCD_WriteText>
			time_temp = north_time - time_start;
     7b2:	c0 90 04 02 	lds	r12, 0x0204
     7b6:	d0 90 05 02 	lds	r13, 0x0205
     7ba:	e0 90 06 02 	lds	r14, 0x0206
     7be:	f0 90 07 02 	lds	r15, 0x0207
     7c2:	89 8d       	ldd	r24, Y+25	; 0x19
     7c4:	9a 8d       	ldd	r25, Y+26	; 0x1a
     7c6:	ab 8d       	ldd	r26, Y+27	; 0x1b
     7c8:	bc 8d       	ldd	r27, Y+28	; 0x1c
     7ca:	c8 1a       	sub	r12, r24
     7cc:	d9 0a       	sbc	r13, r25
     7ce:	ea 0a       	sbc	r14, r26
     7d0:	fb 0a       	sbc	r15, r27
			LCD_WriteText (ltoa (time_temp, str, 10));
     7d2:	c7 01       	movw	r24, r14
     7d4:	b6 01       	movw	r22, r12
     7d6:	a5 01       	movw	r20, r10
     7d8:	2a e0       	ldi	r18, 0x0A	; 10
     7da:	30 e0       	ldi	r19, 0x00	; 0
     7dc:	b3 d6       	rcall	.+3430   	; 0x1544 <ltoa>
     7de:	55 d3       	rcall	.+1706   	; 0xe8a <LCD_WriteText>
			max6959_write_number_l (south_max6959(1), time_temp, 10);
     7e0:	81 e0       	ldi	r24, 0x01	; 1
     7e2:	3c d2       	rcall	.+1144   	; 0xc5c <south_max6959>
     7e4:	b6 01       	movw	r22, r12
     7e6:	4a e0       	ldi	r20, 0x0A	; 10
     7e8:	20 e0       	ldi	r18, 0x00	; 0
     7ea:	4c d4       	rcall	.+2200   	; 0x1084 <max6959_write_number>

			LCD_GoTo (0, 2);
     7ec:	80 e0       	ldi	r24, 0x00	; 0
     7ee:	62 e0       	ldi	r22, 0x02	; 2
     7f0:	5f d3       	rcall	.+1726   	; 0xeb0 <LCD_GoTo>
			LCD_WriteText ("time sum  : ");
     7f2:	85 e5       	ldi	r24, 0x55	; 85
     7f4:	91 e0       	ldi	r25, 0x01	; 1
     7f6:	49 d3       	rcall	.+1682   	; 0xe8a <LCD_WriteText>
			time_temp += stat.time_sum;
			LCD_WriteText (ltoa (time_temp , str, 10));
     7f8:	c7 01       	movw	r24, r14
     7fa:	b6 01       	movw	r22, r12
     7fc:	a5 01       	movw	r20, r10
     7fe:	2a e0       	ldi	r18, 0x0A	; 10
     800:	30 e0       	ldi	r19, 0x00	; 0
     802:	a0 d6       	rcall	.+3392   	; 0x1544 <ltoa>
     804:	42 d3       	rcall	.+1668   	; 0xe8a <LCD_WriteText>
			max6959_write_number_l (south_max6959(2), time_temp, 10);
     806:	82 e0       	ldi	r24, 0x02	; 2
     808:	29 d2       	rcall	.+1106   	; 0xc5c <south_max6959>
     80a:	b6 01       	movw	r22, r12
     80c:	4a e0       	ldi	r20, 0x0A	; 10
     80e:	20 e0       	ldi	r18, 0x00	; 0
     810:	39 d4       	rcall	.+2162   	; 0x1084 <max6959_write_number>
			
			LCD_GoTo (0, 3);
     812:	80 e0       	ldi	r24, 0x00	; 0
     814:	63 e0       	ldi	r22, 0x03	; 3
     816:	4c d3       	rcall	.+1688   	; 0xeb0 <LCD_GoTo>
			LCD_WriteText ("time ave  : ");
     818:	82 e6       	ldi	r24, 0x62	; 98
     81a:	91 e0       	ldi	r25, 0x01	; 1
     81c:	36 d3       	rcall	.+1644   	; 0xe8a <LCD_WriteText>
			time_temp = stat.time_sum / (stat.n * stat.m);
			LCD_WriteText (ltoa (time_temp , str, 10));
     81e:	60 e0       	ldi	r22, 0x00	; 0
     820:	70 e0       	ldi	r23, 0x00	; 0
     822:	cb 01       	movw	r24, r22
     824:	a5 01       	movw	r20, r10
     826:	2a e0       	ldi	r18, 0x0A	; 10
     828:	30 e0       	ldi	r19, 0x00	; 0
     82a:	8c d6       	rcall	.+3352   	; 0x1544 <ltoa>
     82c:	2e d3       	rcall	.+1628   	; 0xe8a <LCD_WriteText>
			max6959_write_number_l (south_max6959(3), time_temp, 10);
     82e:	83 e0       	ldi	r24, 0x03	; 3
     830:	15 d2       	rcall	.+1066   	; 0xc5c <south_max6959>
     832:	60 e0       	ldi	r22, 0x00	; 0
     834:	70 e0       	ldi	r23, 0x00	; 0
     836:	4a e0       	ldi	r20, 0x0A	; 10
     838:	20 e0       	ldi	r18, 0x00	; 0
     83a:	24 d4       	rcall	.+2120   	; 0x1084 <max6959_write_number>
			
			south_read (READ_KEY_PRESSED, data_new);
     83c:	8c e0       	ldi	r24, 0x0C	; 12
     83e:	b3 01       	movw	r22, r6
     840:	1d d2       	rcall	.+1082   	; 0xc7c <south_read>
     842:	89 cf       	rjmp	.-238    	; 0x756 <logic_game+0xac>
     844:	1a 82       	std	Y+2, r1	; 0x02
     846:	19 82       	std	Y+1, r1	; 0x01
     848:	1c 82       	std	Y+4, r1	; 0x04
     84a:	1b 82       	std	Y+3, r1	; 0x03
     84c:	6c 2d       	mov	r22, r12
     84e:	de 82       	std	Y+6, r13	; 0x06
     850:	cd 82       	std	Y+5, r12	; 0x05
		}
		while (!data);
		stat.time_sum +=(north_time - time_start);
	}
	north_buffer_on;
	stat_append (stat);
     852:	20 e0       	ldi	r18, 0x00	; 0
     854:	3a 81       	ldd	r19, Y+2	; 0x02
     856:	40 e0       	ldi	r20, 0x00	; 0
     858:	5c 81       	ldd	r21, Y+4	; 0x04
     85a:	7e 81       	ldd	r23, Y+6	; 0x06
     85c:	8f 81       	ldd	r24, Y+7	; 0x07
     85e:	98 85       	ldd	r25, Y+8	; 0x08
     860:	6a d0       	rcall	.+212    	; 0x936 <stat_append>
}	
     862:	6c 96       	adiw	r28, 0x1c	; 28
     864:	0f b6       	in	r0, 0x3f	; 63
     866:	f8 94       	cli
     868:	de bf       	out	0x3e, r29	; 62
     86a:	0f be       	out	0x3f, r0	; 63
     86c:	cd bf       	out	0x3d, r28	; 61
     86e:	cf 91       	pop	r28
     870:	df 91       	pop	r29
     872:	1f 91       	pop	r17
     874:	0f 91       	pop	r16
     876:	ff 90       	pop	r15
     878:	ef 90       	pop	r14
     87a:	df 90       	pop	r13
     87c:	cf 90       	pop	r12
     87e:	bf 90       	pop	r11
     880:	af 90       	pop	r10
     882:	9f 90       	pop	r9
     884:	8f 90       	pop	r8
     886:	7f 90       	pop	r7
     888:	6f 90       	pop	r6
     88a:	5f 90       	pop	r5
     88c:	4f 90       	pop	r4
     88e:	08 95       	ret

00000890 <logic_test>:
}

/* public */
void logic_test (void)
{
	north_test ();
     890:	9c c1       	rjmp	.+824    	; 0xbca <north_test>
}
     892:	08 95       	ret

00000894 <logic_run>:
void logic_run (void)
{
	//logic_keyboard_south ();
	for (;;)
	{
		LCD_Clear ();
     894:	1d d3       	rcall	.+1594   	; 0xed0 <LCD_Clear>
	
		LCD_GoTo (0, 0);
     896:	80 e0       	ldi	r24, 0x00	; 0
     898:	60 e0       	ldi	r22, 0x00	; 0
     89a:	0a d3       	rcall	.+1556   	; 0xeb0 <LCD_GoTo>
		LCD_WriteText ("Menu:");
     89c:	8f e6       	ldi	r24, 0x6F	; 111
     89e:	91 e0       	ldi	r25, 0x01	; 1
     8a0:	f4 d2       	rcall	.+1512   	; 0xe8a <LCD_WriteText>
	
		LCD_GoTo (0, 1);
     8a2:	80 e0       	ldi	r24, 0x00	; 0
     8a4:	61 e0       	ldi	r22, 0x01	; 1
     8a6:	04 d3       	rcall	.+1544   	; 0xeb0 <LCD_GoTo>
		LCD_WriteText ("1: Game");
     8a8:	85 e7       	ldi	r24, 0x75	; 117
     8aa:	91 e0       	ldi	r25, 0x01	; 1
     8ac:	ee d2       	rcall	.+1500   	; 0xe8a <LCD_WriteText>

		LCD_GoTo (0, 2);
     8ae:	80 e0       	ldi	r24, 0x00	; 0
     8b0:	62 e0       	ldi	r22, 0x02	; 2
     8b2:	fe d2       	rcall	.+1532   	; 0xeb0 <LCD_GoTo>
		LCD_WriteText ("2: Config");
     8b4:	8d e7       	ldi	r24, 0x7D	; 125
     8b6:	91 e0       	ldi	r25, 0x01	; 1
     8b8:	e8 d2       	rcall	.+1488   	; 0xe8a <LCD_WriteText>
		
		LCD_GoTo (0, 3);
     8ba:	80 e0       	ldi	r24, 0x00	; 0
     8bc:	63 e0       	ldi	r22, 0x03	; 3
     8be:	f8 d2       	rcall	.+1520   	; 0xeb0 <LCD_GoTo>
		LCD_WriteText ("3: Stat");
     8c0:	87 e8       	ldi	r24, 0x87	; 135
     8c2:	91 e0       	ldi	r25, 0x01	; 1
     8c4:	e2 d2       	rcall	.+1476   	; 0xe8a <LCD_WriteText>
		
		switch (getchar ())
     8c6:	80 91 1b 02 	lds	r24, 0x021B
     8ca:	90 91 1c 02 	lds	r25, 0x021C
     8ce:	88 d6       	rcall	.+3344   	; 0x15e0 <fgetc>
     8d0:	81 33       	cpi	r24, 0x31	; 49
     8d2:	91 05       	cpc	r25, r1
     8d4:	21 f0       	breq	.+8      	; 0x8de <logic_run+0x4a>
     8d6:	82 33       	cpi	r24, 0x32	; 50
     8d8:	91 05       	cpc	r25, r1
     8da:	e1 f6       	brne	.-72     	; 0x894 <logic_run>
     8dc:	02 c0       	rjmp	.+4      	; 0x8e2 <logic_run+0x4e>
		{
			case '1' : 
				logic_game ();
     8de:	e5 de       	rcall	.-566    	; 0x6aa <logic_game>
				break;
     8e0:	d9 cf       	rjmp	.-78     	; 0x894 <logic_run>
			case '2' : 
				logic_conf ();
     8e2:	75 dd       	rcall	.-1302   	; 0x3ce <logic_conf>
     8e4:	d7 cf       	rjmp	.-82     	; 0x894 <logic_run>

000008e6 <conf_write>:

void conf_write (void)
{
	eeprom_update_dword (n, conf.n);
     8e6:	40 91 17 02 	lds	r20, 0x0217
     8ea:	50 e0       	ldi	r21, 0x00	; 0
     8ec:	60 e0       	ldi	r22, 0x00	; 0
     8ee:	70 e0       	ldi	r23, 0x00	; 0
     8f0:	80 91 00 00 	lds	r24, 0x0000
     8f4:	90 91 01 00 	lds	r25, 0x0001
     8f8:	c7 d6       	rcall	.+3470   	; 0x1688 <__eeupd_dword_m32u4>
	eeprom_update_dword (m, conf.m);
     8fa:	40 91 18 02 	lds	r20, 0x0218
     8fe:	50 e0       	ldi	r21, 0x00	; 0
     900:	60 e0       	ldi	r22, 0x00	; 0
     902:	70 e0       	ldi	r23, 0x00	; 0
     904:	80 91 04 00 	lds	r24, 0x0004
     908:	90 91 05 00 	lds	r25, 0x0005
     90c:	bd d6       	rcall	.+3450   	; 0x1688 <__eeupd_dword_m32u4>
	eeprom_update_dword (time_min, conf.time_min);
     90e:	40 91 19 02 	lds	r20, 0x0219
     912:	50 e0       	ldi	r21, 0x00	; 0
     914:	60 e0       	ldi	r22, 0x00	; 0
     916:	70 e0       	ldi	r23, 0x00	; 0
     918:	80 91 08 00 	lds	r24, 0x0008
     91c:	90 91 09 00 	lds	r25, 0x0009
     920:	b3 d6       	rcall	.+3430   	; 0x1688 <__eeupd_dword_m32u4>
	eeprom_update_dword (time_max, conf.time_max);
     922:	40 91 1a 02 	lds	r20, 0x021A
     926:	50 e0       	ldi	r21, 0x00	; 0
     928:	60 e0       	ldi	r22, 0x00	; 0
     92a:	70 e0       	ldi	r23, 0x00	; 0
     92c:	80 91 0c 00 	lds	r24, 0x000C
     930:	90 91 0d 00 	lds	r25, 0x000D
}
     934:	a9 c6       	rjmp	.+3410   	; 0x1688 <__eeupd_dword_m32u4>

00000936 <stat_append>:
#include "stat.h"

void stat_append (Stat stat)
{
     936:	df 93       	push	r29
     938:	cf 93       	push	r28
     93a:	cd b7       	in	r28, 0x3d	; 61
     93c:	de b7       	in	r29, 0x3e	; 62
     93e:	28 97       	sbiw	r28, 0x08	; 8
     940:	0f b6       	in	r0, 0x3f	; 63
     942:	f8 94       	cli
     944:	de bf       	out	0x3e, r29	; 62
     946:	0f be       	out	0x3f, r0	; 63
     948:	cd bf       	out	0x3d, r28	; 61
	
}
     94a:	28 96       	adiw	r28, 0x08	; 8
     94c:	0f b6       	in	r0, 0x3f	; 63
     94e:	f8 94       	cli
     950:	de bf       	out	0x3e, r29	; 62
     952:	0f be       	out	0x3f, r0	; 63
     954:	cd bf       	out	0x3d, r28	; 61
     956:	cf 91       	pop	r28
     958:	df 91       	pop	r29
     95a:	08 95       	ret

0000095c <int6_init>:
/**
 * inicjalizacja przerwania klawiatury
 * */
void int6_init (void)
{
	cli ();
     95c:	f8 94       	cli
	EICRB &= ~(_BV (ISC61) | _BV (ISC60));
     95e:	ea e6       	ldi	r30, 0x6A	; 106
     960:	f0 e0       	ldi	r31, 0x00	; 0
     962:	80 81       	ld	r24, Z
     964:	8f 7c       	andi	r24, 0xCF	; 207
     966:	80 83       	st	Z, r24
	//EIMSK &= ~_BV (INT6);
	sei ();
     968:	78 94       	sei
}
     96a:	08 95       	ret

0000096c <timer3_init>:
/** 
 * inicjalizacja przerwania timera czasu
 * */
void timer3_init (void)
{
	cli ();
     96c:	f8 94       	cli
	TCCR3B |= _BV (WGM32) | _BV (CS32); //ustawiam preselekter
     96e:	e1 e9       	ldi	r30, 0x91	; 145
     970:	f0 e0       	ldi	r31, 0x00	; 0
     972:	80 81       	ld	r24, Z
     974:	8c 60       	ori	r24, 0x0C	; 12
     976:	80 83       	st	Z, r24
	OCR3A = 3125;	//ustawiam wartość
     978:	85 e3       	ldi	r24, 0x35	; 53
     97a:	9c e0       	ldi	r25, 0x0C	; 12
     97c:	90 93 99 00 	sts	0x0099, r25
     980:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 |= _BV (OCIE3A); //odblokowywuje przerwanie
     984:	e1 e7       	ldi	r30, 0x71	; 113
     986:	f0 e0       	ldi	r31, 0x00	; 0
     988:	80 81       	ld	r24, Z
     98a:	82 60       	ori	r24, 0x02	; 2
     98c:	80 83       	st	Z, r24
	sei ();
     98e:	78 94       	sei
}
     990:	08 95       	ret

00000992 <north_test_south>:
}
/**
 * testuje komunikacje i wyświetla ekran z danymi
 * */
void north_test_south (void) 
{
     992:	cf 92       	push	r12
     994:	df 92       	push	r13
     996:	ef 92       	push	r14
     998:	ff 92       	push	r15
     99a:	0f 93       	push	r16
     99c:	1f 93       	push	r17
     99e:	df 93       	push	r29
     9a0:	cf 93       	push	r28
     9a2:	00 d0       	rcall	.+0      	; 0x9a4 <north_test_south+0x12>
     9a4:	00 d0       	rcall	.+0      	; 0x9a6 <north_test_south+0x14>
     9a6:	0f 92       	push	r0
     9a8:	cd b7       	in	r28, 0x3d	; 61
     9aa:	de b7       	in	r29, 0x3e	; 62
	char ptr[4];
	char i;
	uint8_t stat, data = 0;
     9ac:	19 82       	std	Y+1, r1	; 0x01
	for (i = 0; i < 4; ++i)
     9ae:	dd 24       	eor	r13, r13
		LCD_GoTo (0, i);
		
		if (stat == I2C_OK)
		{
			//LCD_WriteText ("w: 0x3f r: ");
			LCD_WriteText (utoa (TWI_SLA_MAX6959| south_max6959 (i) | abc, ptr, 16));
     9b0:	8e 01       	movw	r16, r28
     9b2:	0e 5f       	subi	r16, 0xFE	; 254
     9b4:	1f 4f       	sbci	r17, 0xFF	; 255
		else 
		{
			LCD_WriteText ("wtf ");
		}
			
		stat = max6959_read (south_max6959 (i), INTENSITY, &data);
     9b6:	7e 01       	movw	r14, r28
     9b8:	08 94       	sec
     9ba:	e1 1c       	adc	r14, r1
     9bc:	f1 1c       	adc	r15, r1
	char ptr[4];
	char i;
	uint8_t stat, data = 0;
	for (i = 0; i < 4; ++i)
	{
		stat = max6959_write (south_max6959 (i), INTENSITY, 0x3f);
     9be:	8d 2d       	mov	r24, r13
     9c0:	4d d1       	rcall	.+666    	; 0xc5c <south_max6959>
     9c2:	62 e0       	ldi	r22, 0x02	; 2
     9c4:	4f e3       	ldi	r20, 0x3F	; 63
     9c6:	c5 d2       	rcall	.+1418   	; 0xf52 <max6959_write>
     9c8:	c8 2e       	mov	r12, r24
		LCD_GoTo (0, i);
     9ca:	80 e0       	ldi	r24, 0x00	; 0
     9cc:	6d 2d       	mov	r22, r13
     9ce:	70 d2       	rcall	.+1248   	; 0xeb0 <LCD_GoTo>
		
		if (stat == I2C_OK)
     9d0:	cc 20       	and	r12, r12
     9d2:	b9 f4       	brne	.+46     	; 0xa02 <north_test_south+0x70>
		{
			//LCD_WriteText ("w: 0x3f r: ");
			LCD_WriteText (utoa (TWI_SLA_MAX6959| south_max6959 (i) | abc, ptr, 16));
     9d4:	8d 2d       	mov	r24, r13
     9d6:	42 d1       	rcall	.+644    	; 0xc5c <south_max6959>
     9d8:	2b b1       	in	r18, 0x0b	; 11
     9da:	80 67       	ori	r24, 0x70	; 112
     9dc:	90 e0       	ldi	r25, 0x00	; 0
     9de:	30 e0       	ldi	r19, 0x00	; 0
     9e0:	20 71       	andi	r18, 0x10	; 16
     9e2:	30 70       	andi	r19, 0x00	; 0
     9e4:	44 e0       	ldi	r20, 0x04	; 4
     9e6:	35 95       	asr	r19
     9e8:	27 95       	ror	r18
     9ea:	4a 95       	dec	r20
     9ec:	e1 f7       	brne	.-8      	; 0x9e6 <north_test_south+0x54>
     9ee:	82 2b       	or	r24, r18
     9f0:	93 2b       	or	r25, r19
     9f2:	b8 01       	movw	r22, r16
     9f4:	40 e1       	ldi	r20, 0x10	; 16
     9f6:	50 e0       	ldi	r21, 0x00	; 0
     9f8:	df d5       	rcall	.+3006   	; 0x15b8 <utoa>
     9fa:	47 d2       	rcall	.+1166   	; 0xe8a <LCD_WriteText>
			LCD_WriteText (" ");
     9fc:	8f e8       	ldi	r24, 0x8F	; 143
     9fe:	91 e0       	ldi	r25, 0x01	; 1
     a00:	02 c0       	rjmp	.+4      	; 0xa06 <north_test_south+0x74>
		}
		else 
		{
			LCD_WriteText ("wtf ");
     a02:	81 e9       	ldi	r24, 0x91	; 145
     a04:	91 e0       	ldi	r25, 0x01	; 1
     a06:	41 d2       	rcall	.+1154   	; 0xe8a <LCD_WriteText>
		}
			
		stat = max6959_read (south_max6959 (i), INTENSITY, &data);
     a08:	8d 2d       	mov	r24, r13
     a0a:	28 d1       	rcall	.+592    	; 0xc5c <south_max6959>
     a0c:	62 e0       	ldi	r22, 0x02	; 2
     a0e:	a7 01       	movw	r20, r14
     a10:	d5 d2       	rcall	.+1450   	; 0xfbc <max6959_read>
     a12:	c8 2e       	mov	r12, r24
		if (stat == I2C_OK)
     a14:	88 23       	and	r24, r24
     a16:	29 f4       	brne	.+10     	; 0xa22 <north_test_south+0x90>
		{
			LCD_WriteText (" r: " );
     a18:	86 e9       	ldi	r24, 0x96	; 150
     a1a:	91 e0       	ldi	r25, 0x01	; 1
     a1c:	36 d2       	rcall	.+1132   	; 0xe8a <LCD_WriteText>
			LCD_WriteText (utoa (data, ptr, 16));
     a1e:	89 81       	ldd	r24, Y+1	; 0x01
     a20:	04 c0       	rjmp	.+8      	; 0xa2a <north_test_south+0x98>
		}
		else 
		{
			LCD_WriteText (" e: " );
     a22:	8b e9       	ldi	r24, 0x9B	; 155
     a24:	91 e0       	ldi	r25, 0x01	; 1
     a26:	31 d2       	rcall	.+1122   	; 0xe8a <LCD_WriteText>
			LCD_WriteText (utoa (stat, ptr, 16));
     a28:	8c 2d       	mov	r24, r12
     a2a:	90 e0       	ldi	r25, 0x00	; 0
     a2c:	b8 01       	movw	r22, r16
     a2e:	40 e1       	ldi	r20, 0x10	; 16
     a30:	50 e0       	ldi	r21, 0x00	; 0
     a32:	c2 d5       	rcall	.+2948   	; 0x15b8 <utoa>
     a34:	2a d2       	rcall	.+1108   	; 0xe8a <LCD_WriteText>
		}
		stat = max6959_read (south_max6959 (i), SCAN_LIMIT, &data);
     a36:	8d 2d       	mov	r24, r13
     a38:	11 d1       	rcall	.+546    	; 0xc5c <south_max6959>
     a3a:	63 e0       	ldi	r22, 0x03	; 3
     a3c:	a7 01       	movw	r20, r14
     a3e:	be d2       	rcall	.+1404   	; 0xfbc <max6959_read>
     a40:	c8 2e       	mov	r12, r24
		if (stat == I2C_OK)
     a42:	88 23       	and	r24, r24
     a44:	29 f4       	brne	.+10     	; 0xa50 <north_test_south+0xbe>
		{
			LCD_WriteText (" r: " );
     a46:	86 e9       	ldi	r24, 0x96	; 150
     a48:	91 e0       	ldi	r25, 0x01	; 1
     a4a:	1f d2       	rcall	.+1086   	; 0xe8a <LCD_WriteText>
			LCD_WriteText (utoa (data, ptr, 16));
     a4c:	89 81       	ldd	r24, Y+1	; 0x01
     a4e:	04 c0       	rjmp	.+8      	; 0xa58 <north_test_south+0xc6>
		}
		else 
		{
			LCD_WriteText (" e: " );
     a50:	8b e9       	ldi	r24, 0x9B	; 155
     a52:	91 e0       	ldi	r25, 0x01	; 1
     a54:	1a d2       	rcall	.+1076   	; 0xe8a <LCD_WriteText>
			LCD_WriteText (utoa (stat, ptr, 16));
     a56:	8c 2d       	mov	r24, r12
     a58:	90 e0       	ldi	r25, 0x00	; 0
     a5a:	b8 01       	movw	r22, r16
     a5c:	40 e1       	ldi	r20, 0x10	; 16
     a5e:	50 e0       	ldi	r21, 0x00	; 0
     a60:	ab d5       	rcall	.+2902   	; 0x15b8 <utoa>
     a62:	13 d2       	rcall	.+1062   	; 0xe8a <LCD_WriteText>
void north_test_south (void) 
{
	char ptr[4];
	char i;
	uint8_t stat, data = 0;
	for (i = 0; i < 4; ++i)
     a64:	d3 94       	inc	r13
     a66:	8d 2d       	mov	r24, r13
     a68:	84 30       	cpi	r24, 0x04	; 4
     a6a:	09 f0       	breq	.+2      	; 0xa6e <north_test_south+0xdc>
     a6c:	a8 cf       	rjmp	.-176    	; 0x9be <north_test_south+0x2c>
		{
			LCD_WriteText (" e: " );
			LCD_WriteText (utoa (stat, ptr, 16));
		}
	}
	getchar ();
     a6e:	80 91 1b 02 	lds	r24, 0x021B
     a72:	90 91 1c 02 	lds	r25, 0x021C
     a76:	b4 d5       	rcall	.+2920   	; 0x15e0 <fgetc>
}
     a78:	0f 90       	pop	r0
     a7a:	0f 90       	pop	r0
     a7c:	0f 90       	pop	r0
     a7e:	0f 90       	pop	r0
     a80:	0f 90       	pop	r0
     a82:	cf 91       	pop	r28
     a84:	df 91       	pop	r29
     a86:	1f 91       	pop	r17
     a88:	0f 91       	pop	r16
     a8a:	ff 90       	pop	r15
     a8c:	ef 90       	pop	r14
     a8e:	df 90       	pop	r13
     a90:	cf 90       	pop	r12
     a92:	08 95       	ret

00000a94 <north_read_key_pressed>:
/* private */
/**
 * odczyt wciśniętych przycisków
 * */
void north_read_key_pressed (void)
{
     a94:	cf 92       	push	r12
     a96:	df 92       	push	r13
     a98:	ef 92       	push	r14
     a9a:	ff 92       	push	r15
     a9c:	0f 93       	push	r16
     a9e:	1f 93       	push	r17
     aa0:	cf 93       	push	r28
     aa2:	df 93       	push	r29
	uint32_t data;
	char i;
	data = south_up (READ_KEY_PRESSED);
     aa4:	8c e0       	ldi	r24, 0x0C	; 12
     aa6:	1c d1       	rcall	.+568    	; 0xce0 <south_up>
     aa8:	6b 01       	movw	r12, r22
     aaa:	7c 01       	movw	r14, r24
     aac:	c0 e0       	ldi	r28, 0x00	; 0
     aae:	d0 e0       	ldi	r29, 0x00	; 0
	for (i = 0; i < 32; ++i)
	{
		if (data & _BV (i)) 
     ab0:	01 e0       	ldi	r16, 0x01	; 1
     ab2:	10 e0       	ldi	r17, 0x00	; 0
     ab4:	c8 01       	movw	r24, r16
     ab6:	0c 2e       	mov	r0, r28
     ab8:	02 c0       	rjmp	.+4      	; 0xabe <north_read_key_pressed+0x2a>
     aba:	88 0f       	add	r24, r24
     abc:	99 1f       	adc	r25, r25
     abe:	0a 94       	dec	r0
     ac0:	e2 f7       	brpl	.-8      	; 0xaba <north_read_key_pressed+0x26>
     ac2:	aa 27       	eor	r26, r26
     ac4:	97 fd       	sbrc	r25, 7
     ac6:	a0 95       	com	r26
     ac8:	ba 2f       	mov	r27, r26
     aca:	8c 21       	and	r24, r12
     acc:	9d 21       	and	r25, r13
     ace:	ae 21       	and	r26, r14
     ad0:	bf 21       	and	r27, r15
     ad2:	00 97       	sbiw	r24, 0x00	; 0
     ad4:	a1 05       	cpc	r26, r1
     ad6:	b1 05       	cpc	r27, r1
     ad8:	51 f0       	breq	.+20     	; 0xaee <north_read_key_pressed+0x5a>
		{
			bufferAddToEnd (north_buffer, (hwb & _BV (7)) | ((north_buffer, PIND & 0b11000000) >> 1) | i);
     ada:	8c b1       	in	r24, 0x0c	; 12
     adc:	69 b1       	in	r22, 0x09	; 9
     ade:	66 95       	lsr	r22
     ae0:	60 76       	andi	r22, 0x60	; 96
     ae2:	6c 2b       	or	r22, r28
     ae4:	80 91 08 02 	lds	r24, 0x0208
     ae8:	90 91 09 02 	lds	r25, 0x0209
     aec:	94 d0       	rcall	.+296    	; 0xc16 <bufferAddToEnd>
     aee:	21 96       	adiw	r28, 0x01	; 1
void north_read_key_pressed (void)
{
	uint32_t data;
	char i;
	data = south_up (READ_KEY_PRESSED);
	for (i = 0; i < 32; ++i)
     af0:	c0 32       	cpi	r28, 0x20	; 32
     af2:	d1 05       	cpc	r29, r1
     af4:	f9 f6       	brne	.-66     	; 0xab4 <north_read_key_pressed+0x20>
		if (data & _BV (i)) 
		{
			bufferAddToEnd (north_buffer, (hwb & _BV (7)) | ((north_buffer, PIND & 0b11000000) >> 1) | i);
		}
	}
}
     af6:	df 91       	pop	r29
     af8:	cf 91       	pop	r28
     afa:	1f 91       	pop	r17
     afc:	0f 91       	pop	r16
     afe:	ff 90       	pop	r15
     b00:	ef 90       	pop	r14
     b02:	df 90       	pop	r13
     b04:	cf 90       	pop	r12
     b06:	08 95       	ret

00000b08 <north_getchar>:
 * */
int	north_getchar (char c, FILE *stream)
{
	for (;;)
	{
		if (bufferIsNotEmpty (north_buffer)) {
     b08:	80 91 08 02 	lds	r24, 0x0208
     b0c:	90 91 09 02 	lds	r25, 0x0209
     b10:	fc 01       	movw	r30, r24
     b12:	24 81       	ldd	r18, Z+4	; 0x04
     b14:	35 81       	ldd	r19, Z+5	; 0x05
     b16:	21 15       	cp	r18, r1
     b18:	31 05       	cpc	r19, r1
     b1a:	19 f0       	breq	.+6      	; 0xb22 <north_getchar+0x1a>
			return bufferGetFromFront (north_buffer);
     b1c:	58 d0       	rcall	.+176    	; 0xbce <bufferGetFromFront>
		}
		north_read_key_pressed ();
	}	
}
     b1e:	90 e0       	ldi	r25, 0x00	; 0
     b20:	08 95       	ret
	for (;;)
	{
		if (bufferIsNotEmpty (north_buffer)) {
			return bufferGetFromFront (north_buffer);
		}
		north_read_key_pressed ();
     b22:	b8 df       	rcall	.-144    	; 0xa94 <north_read_key_pressed>
	}	
     b24:	f1 cf       	rjmp	.-30     	; 0xb08 <north_getchar>

00000b26 <__vector_7>:

/** 
 * przerwanie dla przycisków
 * */
ISR (INT6_vect)
{
     b26:	1f 92       	push	r1
     b28:	0f 92       	push	r0
     b2a:	0f b6       	in	r0, 0x3f	; 63
     b2c:	0f 92       	push	r0
     b2e:	11 24       	eor	r1, r1
     b30:	2f 93       	push	r18
     b32:	3f 93       	push	r19
     b34:	4f 93       	push	r20
     b36:	5f 93       	push	r21
     b38:	6f 93       	push	r22
     b3a:	7f 93       	push	r23
     b3c:	8f 93       	push	r24
     b3e:	9f 93       	push	r25
     b40:	af 93       	push	r26
     b42:	bf 93       	push	r27
     b44:	ef 93       	push	r30
     b46:	ff 93       	push	r31
	north_read_key_pressed ();
     b48:	a5 df       	rcall	.-182    	; 0xa94 <north_read_key_pressed>
}
     b4a:	ff 91       	pop	r31
     b4c:	ef 91       	pop	r30
     b4e:	bf 91       	pop	r27
     b50:	af 91       	pop	r26
     b52:	9f 91       	pop	r25
     b54:	8f 91       	pop	r24
     b56:	7f 91       	pop	r23
     b58:	6f 91       	pop	r22
     b5a:	5f 91       	pop	r21
     b5c:	4f 91       	pop	r20
     b5e:	3f 91       	pop	r19
     b60:	2f 91       	pop	r18
     b62:	0f 90       	pop	r0
     b64:	0f be       	out	0x3f, r0	; 63
     b66:	0f 90       	pop	r0
     b68:	1f 90       	pop	r1
     b6a:	18 95       	reti

00000b6c <__vector_32>:
/** 
 * przerwanie dla licznika czasu
 * */
ISR (TIMER3_COMPA_vect)
{
     b6c:	1f 92       	push	r1
     b6e:	0f 92       	push	r0
     b70:	0f b6       	in	r0, 0x3f	; 63
     b72:	0f 92       	push	r0
     b74:	11 24       	eor	r1, r1
     b76:	8f 93       	push	r24
     b78:	9f 93       	push	r25
     b7a:	af 93       	push	r26
     b7c:	bf 93       	push	r27
	++north_time;
     b7e:	80 91 04 02 	lds	r24, 0x0204
     b82:	90 91 05 02 	lds	r25, 0x0205
     b86:	a0 91 06 02 	lds	r26, 0x0206
     b8a:	b0 91 07 02 	lds	r27, 0x0207
     b8e:	01 96       	adiw	r24, 0x01	; 1
     b90:	a1 1d       	adc	r26, r1
     b92:	b1 1d       	adc	r27, r1
     b94:	80 93 04 02 	sts	0x0204, r24
     b98:	90 93 05 02 	sts	0x0205, r25
     b9c:	a0 93 06 02 	sts	0x0206, r26
     ba0:	b0 93 07 02 	sts	0x0207, r27
}
     ba4:	bf 91       	pop	r27
     ba6:	af 91       	pop	r26
     ba8:	9f 91       	pop	r25
     baa:	8f 91       	pop	r24
     bac:	0f 90       	pop	r0
     bae:	0f be       	out	0x3f, r0	; 63
     bb0:	0f 90       	pop	r0
     bb2:	1f 90       	pop	r1
     bb4:	18 95       	reti

00000bb6 <north_init>:
//FILE uart_str = FDEV_SETUP_STREAM(uart_putchar, NULL, _FDEV_SETUP_WRITE);
//FILE usb_str = FDEV_SETUP_STREAM(usb_putchar, NULL, _FDEV_SETUP_WRITE);

void north_init (void)
{
	stdin = &south_str;
     bb6:	80 ea       	ldi	r24, 0xA0	; 160
     bb8:	91 e0       	ldi	r25, 0x01	; 1
     bba:	90 93 1c 02 	sts	0x021C, r25
     bbe:	80 93 1b 02 	sts	0x021B, r24
	//stdout = &lcd_str;
	//stderr = &

	timer3_init ();
     bc2:	d4 de       	rcall	.-600    	; 0x96c <timer3_init>
	int6_init ();
     bc4:	cb de       	rcall	.-618    	; 0x95c <int6_init>
	LCD_Initalize ();
     bc6:	8d d1       	rcall	.+794    	; 0xee2 <LCD_Initalize>
	south_init ();
	//mmcInit();
	//bufferInit (north_buffer, NULL, 32);
}
     bc8:	88 c0       	rjmp	.+272    	; 0xcda <south_init>

00000bca <north_test>:
}

void north_test (void) 
{
	//south_test ();
	north_test_south ();
     bca:	e3 ce       	rjmp	.-570    	; 0x992 <north_test_south>
}
     bcc:	08 95       	ret

00000bce <bufferGetFromFront>:

// access routines
unsigned char  bufferGetFromFront(cBuffer* buffer)
{
     bce:	fc 01       	movw	r30, r24
	unsigned char data = 0;
	// begin critical section
	CRITICAL_SECTION_START;
     bd0:	9f b7       	in	r25, 0x3f	; 63
     bd2:	f8 94       	cli
	// check to see if there's data in the buffer
	if(buffer->datalength)
     bd4:	44 81       	ldd	r20, Z+4	; 0x04
     bd6:	55 81       	ldd	r21, Z+5	; 0x05
     bd8:	41 15       	cp	r20, r1
     bda:	51 05       	cpc	r21, r1
     bdc:	c9 f0       	breq	.+50     	; 0xc10 <bufferGetFromFront+0x42>
	{
		// get the first character from buffer
		data = buffer->dataptr[buffer->dataindex];
     bde:	26 81       	ldd	r18, Z+6	; 0x06
     be0:	37 81       	ldd	r19, Z+7	; 0x07
     be2:	a0 81       	ld	r26, Z
     be4:	b1 81       	ldd	r27, Z+1	; 0x01
     be6:	a2 0f       	add	r26, r18
     be8:	b3 1f       	adc	r27, r19
     bea:	8c 91       	ld	r24, X
		// move index down and decrement length
		buffer->dataindex++;
     bec:	2f 5f       	subi	r18, 0xFF	; 255
     bee:	3f 4f       	sbci	r19, 0xFF	; 255
     bf0:	37 83       	std	Z+7, r19	; 0x07
     bf2:	26 83       	std	Z+6, r18	; 0x06
		if(buffer->dataindex >= buffer->size)
     bf4:	62 81       	ldd	r22, Z+2	; 0x02
     bf6:	73 81       	ldd	r23, Z+3	; 0x03
     bf8:	26 17       	cp	r18, r22
     bfa:	37 07       	cpc	r19, r23
     bfc:	20 f0       	brcs	.+8      	; 0xc06 <bufferGetFromFront+0x38>
		{
			buffer->dataindex -= buffer->size;
     bfe:	26 1b       	sub	r18, r22
     c00:	37 0b       	sbc	r19, r23
     c02:	37 83       	std	Z+7, r19	; 0x07
     c04:	26 83       	std	Z+6, r18	; 0x06
		}
		buffer->datalength--;
     c06:	41 50       	subi	r20, 0x01	; 1
     c08:	50 40       	sbci	r21, 0x00	; 0
     c0a:	55 83       	std	Z+5, r21	; 0x05
     c0c:	44 83       	std	Z+4, r20	; 0x04
     c0e:	01 c0       	rjmp	.+2      	; 0xc12 <bufferGetFromFront+0x44>
}

// access routines
unsigned char  bufferGetFromFront(cBuffer* buffer)
{
	unsigned char data = 0;
     c10:	80 e0       	ldi	r24, 0x00	; 0
			buffer->dataindex -= buffer->size;
		}
		buffer->datalength--;
	}
	// end critical section
	CRITICAL_SECTION_END;
     c12:	9f bf       	out	0x3f, r25	; 63
	// return
	return data;
}
     c14:	08 95       	ret

00000c16 <bufferAddToEnd>:
	CRITICAL_SECTION_END;
	return data;
}

unsigned char bufferAddToEnd(cBuffer* buffer, unsigned char data)
{
     c16:	1f 93       	push	r17
     c18:	fc 01       	movw	r30, r24
     c1a:	16 2f       	mov	r17, r22
	// begin critical section
	CRITICAL_SECTION_START;
     c1c:	4f b7       	in	r20, 0x3f	; 63
     c1e:	f8 94       	cli
	// make sure the buffer has room
	if(buffer->datalength < buffer->size)
     c20:	a4 81       	ldd	r26, Z+4	; 0x04
     c22:	b5 81       	ldd	r27, Z+5	; 0x05
     c24:	22 81       	ldd	r18, Z+2	; 0x02
     c26:	33 81       	ldd	r19, Z+3	; 0x03
     c28:	a2 17       	cp	r26, r18
     c2a:	b3 07       	cpc	r27, r19
     c2c:	98 f4       	brcc	.+38     	; 0xc54 <bufferAddToEnd+0x3e>
	{
		// save data byte at end of buffer
		buffer->dataptr[(buffer->dataindex + buffer->datalength) % buffer->size] = data;
     c2e:	86 81       	ldd	r24, Z+6	; 0x06
     c30:	97 81       	ldd	r25, Z+7	; 0x07
     c32:	8a 0f       	add	r24, r26
     c34:	9b 1f       	adc	r25, r27
     c36:	b9 01       	movw	r22, r18
     c38:	c8 d3       	rcall	.+1936   	; 0x13ca <__udivmodhi4>
     c3a:	a0 81       	ld	r26, Z
     c3c:	b1 81       	ldd	r27, Z+1	; 0x01
     c3e:	a8 0f       	add	r26, r24
     c40:	b9 1f       	adc	r27, r25
     c42:	1c 93       	st	X, r17
		// increment the length
		buffer->datalength++;
     c44:	84 81       	ldd	r24, Z+4	; 0x04
     c46:	95 81       	ldd	r25, Z+5	; 0x05
     c48:	01 96       	adiw	r24, 0x01	; 1
     c4a:	95 83       	std	Z+5, r25	; 0x05
     c4c:	84 83       	std	Z+4, r24	; 0x04
		// end critical section
		CRITICAL_SECTION_END;
     c4e:	4f bf       	out	0x3f, r20	; 63
		// return success
		return -1;
     c50:	8f ef       	ldi	r24, 0xFF	; 255
     c52:	02 c0       	rjmp	.+4      	; 0xc58 <bufferAddToEnd+0x42>
	}
	// end critical section
	CRITICAL_SECTION_END;
     c54:	4f bf       	out	0x3f, r20	; 63
	// return failure
	return 0;
     c56:	80 e0       	ldi	r24, 0x00	; 0
}
     c58:	1f 91       	pop	r17
     c5a:	08 95       	ret

00000c5c <south_max6959>:
/**
 * ustawienie odpowiedniego max6959
 * */
char south_max6959 (char i) {
        PORTD &= ~_BV (ABC);
     c5c:	5c 98       	cbi	0x0b, 4	; 11
        PORTD |= (i & 2) << (ABC-1);
     c5e:	9b b1       	in	r25, 0x0b	; 11
     c60:	28 2f       	mov	r18, r24
     c62:	30 e0       	ldi	r19, 0x00	; 0
     c64:	22 70       	andi	r18, 0x02	; 2
     c66:	30 70       	andi	r19, 0x00	; 0
     c68:	43 e0       	ldi	r20, 0x03	; 3
     c6a:	22 0f       	add	r18, r18
     c6c:	33 1f       	adc	r19, r19
     c6e:	4a 95       	dec	r20
     c70:	e1 f7       	brne	.-8      	; 0xc6a <south_max6959+0xe>
     c72:	92 2b       	or	r25, r18
     c74:	9b b9       	out	0x0b, r25	; 11
        return (i & 1) << 1;
     c76:	81 70       	andi	r24, 0x01	; 1
}
     c78:	88 0f       	add	r24, r24
     c7a:	08 95       	ret

00000c7c <south_read>:
void south_read (char command, uint8_t *data) 
{ 
     c7c:	ef 92       	push	r14
     c7e:	ff 92       	push	r15
     c80:	0f 93       	push	r16
     c82:	1f 93       	push	r17
     c84:	cf 93       	push	r28
     c86:	df 93       	push	r29
     c88:	18 2f       	mov	r17, r24
        char i;
        for (i = 0; i < 4; ++i)
     c8a:	e6 2e       	mov	r14, r22
     c8c:	e7 01       	movw	r28, r14
     c8e:	7e 01       	movw	r14, r28
     c90:	f7 2e       	mov	r15, r23
     c92:	e7 01       	movw	r28, r14
     c94:	00 e0       	ldi	r16, 0x00	; 0
        {
                max6959_read (south_max6959 (i), command , data+i);
     c96:	80 2f       	mov	r24, r16
     c98:	e1 df       	rcall	.-62     	; 0xc5c <south_max6959>
     c9a:	61 2f       	mov	r22, r17
     c9c:	ae 01       	movw	r20, r28
     c9e:	8e d1       	rcall	.+796    	; 0xfbc <max6959_read>
        return (i & 1) << 1;
}
void south_read (char command, uint8_t *data) 
{ 
        char i;
        for (i = 0; i < 4; ++i)
     ca0:	0f 5f       	subi	r16, 0xFF	; 255
     ca2:	21 96       	adiw	r28, 0x01	; 1
     ca4:	04 30       	cpi	r16, 0x04	; 4
     ca6:	b9 f7       	brne	.-18     	; 0xc96 <south_read+0x1a>
        {
                max6959_read (south_max6959 (i), command , data+i);
        }
        
}
     ca8:	df 91       	pop	r29
     caa:	cf 91       	pop	r28
     cac:	1f 91       	pop	r17
     cae:	0f 91       	pop	r16
     cb0:	ff 90       	pop	r15
     cb2:	ef 90       	pop	r14
     cb4:	08 95       	ret

00000cb6 <south_write_broadcast>:
}
/** 
 * zapis rozgłoszeniowy surowych danych do sterownika
 * */
void south_write_broadcast (uint8_t command, uint8_t data)
{
     cb6:	ff 92       	push	r15
     cb8:	0f 93       	push	r16
     cba:	1f 93       	push	r17
     cbc:	f8 2e       	mov	r15, r24
     cbe:	06 2f       	mov	r16, r22
        char i;
        for (i = 0; i < 4; ++i)
     cc0:	10 e0       	ldi	r17, 0x00	; 0
        {
                max6959_write (south_max6959 (i), command, data);
     cc2:	81 2f       	mov	r24, r17
     cc4:	cb df       	rcall	.-106    	; 0xc5c <south_max6959>
     cc6:	6f 2d       	mov	r22, r15
     cc8:	40 2f       	mov	r20, r16
     cca:	43 d1       	rcall	.+646    	; 0xf52 <max6959_write>
 * zapis rozgłoszeniowy surowych danych do sterownika
 * */
void south_write_broadcast (uint8_t command, uint8_t data)
{
        char i;
        for (i = 0; i < 4; ++i)
     ccc:	1f 5f       	subi	r17, 0xFF	; 255
     cce:	14 30       	cpi	r17, 0x04	; 4
     cd0:	c1 f7       	brne	.-16     	; 0xcc2 <south_write_broadcast+0xc>
        {
                max6959_write (south_max6959 (i), command, data);
        }
}
     cd2:	1f 91       	pop	r17
     cd4:	0f 91       	pop	r16
     cd6:	ff 90       	pop	r15
     cd8:	08 95       	ret

00000cda <south_init>:
/** 
 * inicjalizacja 
 * */
void south_init (void)
{
        south_write_broadcast (INTENSITY, 0x3f);
     cda:	82 e0       	ldi	r24, 0x02	; 2
     cdc:	6f e3       	ldi	r22, 0x3F	; 63
}
     cde:	eb cf       	rjmp	.-42     	; 0xcb6 <south_write_broadcast>

00000ce0 <south_up>:

/**
 * konwersja w górę danych ze sterownika
 * */
uint32_t south_up (uint8_t command)
{
     ce0:	ef 92       	push	r14
     ce2:	ff 92       	push	r15
     ce4:	0f 93       	push	r16
     ce6:	1f 93       	push	r17
     ce8:	df 93       	push	r29
     cea:	cf 93       	push	r28
     cec:	00 d0       	rcall	.+0      	; 0xcee <south_up+0xe>
     cee:	00 d0       	rcall	.+0      	; 0xcf0 <south_up+0x10>
     cf0:	cd b7       	in	r28, 0x3d	; 61
     cf2:	de b7       	in	r29, 0x3e	; 62
        uint32_t data_down, data_up = 0;        
        south_read (command, &data_down);
     cf4:	be 01       	movw	r22, r28
     cf6:	6f 5f       	subi	r22, 0xFF	; 255
     cf8:	7f 4f       	sbci	r23, 0xFF	; 255
     cfa:	c0 df       	rcall	.-128    	; 0xc7c <south_read>
        
        data_up |= ((0b1111 << 0) & data_down) << 0;
     cfc:	89 81       	ldd	r24, Y+1	; 0x01
     cfe:	9a 81       	ldd	r25, Y+2	; 0x02
     d00:	ab 81       	ldd	r26, Y+3	; 0x03
     d02:	bc 81       	ldd	r27, Y+4	; 0x04
        data_up |= ((0b1111 << 1) & data_down) << 4;
     d04:	9c 01       	movw	r18, r24
     d06:	ad 01       	movw	r20, r26
     d08:	2e 71       	andi	r18, 0x1E	; 30
     d0a:	30 70       	andi	r19, 0x00	; 0
     d0c:	40 70       	andi	r20, 0x00	; 0
     d0e:	50 70       	andi	r21, 0x00	; 0
     d10:	14 e0       	ldi	r17, 0x04	; 4
     d12:	22 0f       	add	r18, r18
     d14:	33 1f       	adc	r19, r19
     d16:	44 1f       	adc	r20, r20
     d18:	55 1f       	adc	r21, r21
     d1a:	1a 95       	dec	r17
     d1c:	d1 f7       	brne	.-12     	; 0xd12 <south_up+0x32>
        data_up |= ((0b1111 << 2) & data_down) << 1;
     d1e:	fc e3       	ldi	r31, 0x3C	; 60
     d20:	ef 2e       	mov	r14, r31
     d22:	f1 2c       	mov	r15, r1
     d24:	01 2d       	mov	r16, r1
     d26:	11 2d       	mov	r17, r1
     d28:	e8 22       	and	r14, r24
     d2a:	f9 22       	and	r15, r25
     d2c:	0a 23       	and	r16, r26
     d2e:	1b 23       	and	r17, r27
     d30:	ee 0c       	add	r14, r14
     d32:	ff 1c       	adc	r15, r15
     d34:	00 1f       	adc	r16, r16
     d36:	11 1f       	adc	r17, r17
{
        uint32_t data_down, data_up = 0;        
        south_read (command, &data_down);
        
        data_up |= ((0b1111 << 0) & data_down) << 0;
        data_up |= ((0b1111 << 1) & data_down) << 4;
     d38:	2e 29       	or	r18, r14
     d3a:	3f 29       	or	r19, r15
     d3c:	40 2b       	or	r20, r16
     d3e:	51 2b       	or	r21, r17
uint32_t south_up (uint8_t command)
{
        uint32_t data_down, data_up = 0;        
        south_read (command, &data_down);
        
        data_up |= ((0b1111 << 0) & data_down) << 0;
     d40:	7f e0       	ldi	r23, 0x0F	; 15
     d42:	e7 2e       	mov	r14, r23
     d44:	f1 2c       	mov	r15, r1
     d46:	01 2d       	mov	r16, r1
     d48:	11 2d       	mov	r17, r1
     d4a:	e8 22       	and	r14, r24
     d4c:	f9 22       	and	r15, r25
     d4e:	0a 23       	and	r16, r26
     d50:	1b 23       	and	r17, r27
        data_up |= ((0b1111 << 1) & data_down) << 4;
        data_up |= ((0b1111 << 2) & data_down) << 1;
     d52:	2e 29       	or	r18, r14
     d54:	3f 29       	or	r19, r15
     d56:	40 2b       	or	r20, r16
     d58:	51 2b       	or	r21, r17
        data_up |= ((0b1111 << 3) & data_down) << 5;
     d5a:	68 e7       	ldi	r22, 0x78	; 120
     d5c:	e6 2e       	mov	r14, r22
     d5e:	f1 2c       	mov	r15, r1
     d60:	01 2d       	mov	r16, r1
     d62:	11 2d       	mov	r17, r1
     d64:	e8 22       	and	r14, r24
     d66:	f9 22       	and	r15, r25
     d68:	0a 23       	and	r16, r26
     d6a:	1b 23       	and	r17, r27
     d6c:	f5 e0       	ldi	r31, 0x05	; 5
     d6e:	ee 0c       	add	r14, r14
     d70:	ff 1c       	adc	r15, r15
     d72:	00 1f       	adc	r16, r16
     d74:	11 1f       	adc	r17, r17
     d76:	fa 95       	dec	r31
     d78:	d1 f7       	brne	.-12     	; 0xd6e <south_up+0x8e>
     d7a:	2e 29       	or	r18, r14
     d7c:	3f 29       	or	r19, r15
     d7e:	40 2b       	or	r20, r16
     d80:	51 2b       	or	r21, r17
        data_up |= ((0b1111 << 4) & data_down) << 2;
     d82:	e0 ef       	ldi	r30, 0xF0	; 240
     d84:	ee 2e       	mov	r14, r30
     d86:	f1 2c       	mov	r15, r1
     d88:	01 2d       	mov	r16, r1
     d8a:	11 2d       	mov	r17, r1
     d8c:	e8 22       	and	r14, r24
     d8e:	f9 22       	and	r15, r25
     d90:	0a 23       	and	r16, r26
     d92:	1b 23       	and	r17, r27
     d94:	72 e0       	ldi	r23, 0x02	; 2
     d96:	ee 0c       	add	r14, r14
     d98:	ff 1c       	adc	r15, r15
     d9a:	00 1f       	adc	r16, r16
     d9c:	11 1f       	adc	r17, r17
     d9e:	7a 95       	dec	r23
     da0:	d1 f7       	brne	.-12     	; 0xd96 <south_up+0xb6>
     da2:	2e 29       	or	r18, r14
     da4:	3f 29       	or	r19, r15
     da6:	40 2b       	or	r20, r16
     da8:	51 2b       	or	r21, r17
        data_up |= ((0b1111 << 5) & data_down) << 6;
     daa:	60 ee       	ldi	r22, 0xE0	; 224
     dac:	e6 2e       	mov	r14, r22
     dae:	61 e0       	ldi	r22, 0x01	; 1
     db0:	f6 2e       	mov	r15, r22
     db2:	01 2d       	mov	r16, r1
     db4:	11 2d       	mov	r17, r1
     db6:	e8 22       	and	r14, r24
     db8:	f9 22       	and	r15, r25
     dba:	0a 23       	and	r16, r26
     dbc:	1b 23       	and	r17, r27
     dbe:	f6 e0       	ldi	r31, 0x06	; 6
     dc0:	ee 0c       	add	r14, r14
     dc2:	ff 1c       	adc	r15, r15
     dc4:	00 1f       	adc	r16, r16
     dc6:	11 1f       	adc	r17, r17
     dc8:	fa 95       	dec	r31
     dca:	d1 f7       	brne	.-12     	; 0xdc0 <south_up+0xe0>
     dcc:	2e 29       	or	r18, r14
     dce:	3f 29       	or	r19, r15
     dd0:	40 2b       	or	r20, r16
     dd2:	51 2b       	or	r21, r17
        data_up |= ((0b1111 << 6) & data_down) << 3;
     dd4:	e0 ec       	ldi	r30, 0xC0	; 192
     dd6:	ee 2e       	mov	r14, r30
     dd8:	e3 e0       	ldi	r30, 0x03	; 3
     dda:	fe 2e       	mov	r15, r30
     ddc:	01 2d       	mov	r16, r1
     dde:	11 2d       	mov	r17, r1
     de0:	e8 22       	and	r14, r24
     de2:	f9 22       	and	r15, r25
     de4:	0a 23       	and	r16, r26
     de6:	1b 23       	and	r17, r27
     de8:	73 e0       	ldi	r23, 0x03	; 3
     dea:	ee 0c       	add	r14, r14
     dec:	ff 1c       	adc	r15, r15
     dee:	00 1f       	adc	r16, r16
     df0:	11 1f       	adc	r17, r17
     df2:	7a 95       	dec	r23
     df4:	d1 f7       	brne	.-12     	; 0xdea <south_up+0x10a>
     df6:	2e 29       	or	r18, r14
     df8:	3f 29       	or	r19, r15
     dfa:	40 2b       	or	r20, r16
     dfc:	51 2b       	or	r21, r17
        data_up |= ((0b1111 << 7) & data_down) << 7;
     dfe:	80 78       	andi	r24, 0x80	; 128
     e00:	97 70       	andi	r25, 0x07	; 7
     e02:	a0 70       	andi	r26, 0x00	; 0
     e04:	b0 70       	andi	r27, 0x00	; 0
     e06:	67 e0       	ldi	r22, 0x07	; 7
     e08:	88 0f       	add	r24, r24
     e0a:	99 1f       	adc	r25, r25
     e0c:	aa 1f       	adc	r26, r26
     e0e:	bb 1f       	adc	r27, r27
     e10:	6a 95       	dec	r22
     e12:	d1 f7       	brne	.-12     	; 0xe08 <south_up+0x128>
     e14:	28 2b       	or	r18, r24
     e16:	39 2b       	or	r19, r25
     e18:	4a 2b       	or	r20, r26
     e1a:	5b 2b       	or	r21, r27
        return data_up;
}
     e1c:	b9 01       	movw	r22, r18
     e1e:	ca 01       	movw	r24, r20
     e20:	0f 90       	pop	r0
     e22:	0f 90       	pop	r0
     e24:	0f 90       	pop	r0
     e26:	0f 90       	pop	r0
     e28:	cf 91       	pop	r28
     e2a:	df 91       	pop	r29
     e2c:	1f 91       	pop	r17
     e2e:	0f 91       	pop	r16
     e30:	ff 90       	pop	r15
     e32:	ef 90       	pop	r14
     e34:	08 95       	ret

00000e36 <_LCD_OutNibble>:
// Funkcja wystawiajca pbajt na magistral danych
//
//-------------------------------------------------------------------------------------------------
void _LCD_OutNibble(unsigned char nibbleToWrite)
{
if(nibbleToWrite & 0x01)
     e36:	80 ff       	sbrs	r24, 0
     e38:	02 c0       	rjmp	.+4      	; 0xe3e <_LCD_OutNibble+0x8>
	LCD_DB4_PORT |= LCD_DB4;
     e3a:	8f 9a       	sbi	0x11, 7	; 17
     e3c:	01 c0       	rjmp	.+2      	; 0xe40 <_LCD_OutNibble+0xa>
else
	LCD_DB4_PORT  &= ~LCD_DB4;
     e3e:	8f 98       	cbi	0x11, 7	; 17

if(nibbleToWrite & 0x02)
     e40:	81 ff       	sbrs	r24, 1
     e42:	02 c0       	rjmp	.+4      	; 0xe48 <_LCD_OutNibble+0x12>
	LCD_DB5_PORT |= LCD_DB5;
     e44:	8e 9a       	sbi	0x11, 6	; 17
     e46:	01 c0       	rjmp	.+2      	; 0xe4a <_LCD_OutNibble+0x14>
else
	LCD_DB5_PORT  &= ~LCD_DB5;
     e48:	8e 98       	cbi	0x11, 6	; 17

if(nibbleToWrite & 0x04)
     e4a:	82 ff       	sbrs	r24, 2
     e4c:	02 c0       	rjmp	.+4      	; 0xe52 <_LCD_OutNibble+0x1c>
	LCD_DB6_PORT |= LCD_DB6;
     e4e:	8d 9a       	sbi	0x11, 5	; 17
     e50:	01 c0       	rjmp	.+2      	; 0xe54 <_LCD_OutNibble+0x1e>
else
	LCD_DB6_PORT  &= ~LCD_DB6;
     e52:	8d 98       	cbi	0x11, 5	; 17

if(nibbleToWrite & 0x08)
     e54:	83 ff       	sbrs	r24, 3
     e56:	02 c0       	rjmp	.+4      	; 0xe5c <_LCD_OutNibble+0x26>
	LCD_DB7_PORT |= LCD_DB7;
     e58:	8c 9a       	sbi	0x11, 4	; 17
     e5a:	08 95       	ret
else
	LCD_DB7_PORT  &= ~LCD_DB7;
     e5c:	8c 98       	cbi	0x11, 4	; 17
     e5e:	08 95       	ret

00000e60 <_LCD_Write>:
//
// Funkcja zapisu bajtu do wywietacza (bez rozrnienia instrukcja/dane).
//
//-------------------------------------------------------------------------------------------------
void _LCD_Write(unsigned char dataToWrite)
{
     e60:	1f 93       	push	r17
     e62:	18 2f       	mov	r17, r24
LCD_E_PORT |= LCD_E;
     e64:	2e 9a       	sbi	0x05, 6	; 5
_LCD_OutNibble(dataToWrite >> 4);
     e66:	82 95       	swap	r24
     e68:	8f 70       	andi	r24, 0x0F	; 15
     e6a:	e5 df       	rcall	.-54     	; 0xe36 <_LCD_OutNibble>
LCD_E_PORT &= ~LCD_E;
     e6c:	2e 98       	cbi	0x05, 6	; 5
LCD_E_PORT |= LCD_E;
     e6e:	2e 9a       	sbi	0x05, 6	; 5
_LCD_OutNibble(dataToWrite);
     e70:	81 2f       	mov	r24, r17
     e72:	e1 df       	rcall	.-62     	; 0xe36 <_LCD_OutNibble>
LCD_E_PORT &= ~LCD_E;
     e74:	2e 98       	cbi	0x05, 6	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e76:	85 e8       	ldi	r24, 0x85	; 133
     e78:	8a 95       	dec	r24
     e7a:	f1 f7       	brne	.-4      	; 0xe78 <_LCD_Write+0x18>
     e7c:	00 00       	nop
_delay_us(50);
}
     e7e:	1f 91       	pop	r17
     e80:	08 95       	ret

00000e82 <LCD_WriteCommand>:
// Funkcja zapisu rozkazu do wywietlacza
//
//-------------------------------------------------------------------------------------------------
void LCD_WriteCommand(unsigned char commandToWrite)
{
LCD_RS_PORT &= ~LCD_RS;
     e82:	2c 98       	cbi	0x05, 4	; 5
_LCD_Write(commandToWrite);
}
     e84:	ed cf       	rjmp	.-38     	; 0xe60 <_LCD_Write>

00000e86 <LCD_WriteData>:
// Funkcja zapisu danych do pamici wywietlacza
//
//-------------------------------------------------------------------------------------------------
void LCD_WriteData(unsigned char dataToWrite)
{
LCD_RS_PORT |= LCD_RS;
     e86:	2c 9a       	sbi	0x05, 4	; 5
_LCD_Write(dataToWrite);
}
     e88:	eb cf       	rjmp	.-42     	; 0xe60 <_LCD_Write>

00000e8a <LCD_WriteText>:
//
// Funkcja wywietlenia napisu na wyswietlaczu.
//
//-------------------------------------------------------------------------------------------------
void LCD_WriteText(char * text)
{
     e8a:	ef 92       	push	r14
     e8c:	ff 92       	push	r15
     e8e:	cf 93       	push	r28
     e90:	df 93       	push	r29
     e92:	e8 2e       	mov	r14, r24
     e94:	e7 01       	movw	r28, r14
     e96:	7e 01       	movw	r14, r28
     e98:	f9 2e       	mov	r15, r25
     e9a:	e7 01       	movw	r28, r14
while(*text)
     e9c:	01 c0       	rjmp	.+2      	; 0xea0 <LCD_WriteText+0x16>
  LCD_WriteData(*text++);
     e9e:	f3 df       	rcall	.-26     	; 0xe86 <LCD_WriteData>
// Funkcja wywietlenia napisu na wyswietlaczu.
//
//-------------------------------------------------------------------------------------------------
void LCD_WriteText(char * text)
{
while(*text)
     ea0:	89 91       	ld	r24, Y+
     ea2:	88 23       	and	r24, r24
     ea4:	e1 f7       	brne	.-8      	; 0xe9e <LCD_WriteText+0x14>
  LCD_WriteData(*text++);
}
     ea6:	df 91       	pop	r29
     ea8:	cf 91       	pop	r28
     eaa:	ff 90       	pop	r15
     eac:	ef 90       	pop	r14
     eae:	08 95       	ret

00000eb0 <LCD_GoTo>:
// Funkcja ustawienia wsprzdnych ekranowych
//
//-------------------------------------------------------------------------------------------------
void LCD_GoTo(unsigned char x, unsigned char y)
{
	LCD_WriteCommand(HD44780_DDRAM_SET | (x + (20 * (y>>1)) + (0x40 * (y&1))));
     eb0:	96 2f       	mov	r25, r22
     eb2:	91 70       	andi	r25, 0x01	; 1
     eb4:	92 95       	swap	r25
     eb6:	99 0f       	add	r25, r25
     eb8:	99 0f       	add	r25, r25
     eba:	90 7c       	andi	r25, 0xC0	; 192
     ebc:	66 95       	lsr	r22
     ebe:	24 e1       	ldi	r18, 0x14	; 20
     ec0:	62 9f       	mul	r22, r18
     ec2:	60 2d       	mov	r22, r0
     ec4:	11 24       	eor	r1, r1
     ec6:	96 0f       	add	r25, r22
     ec8:	98 0f       	add	r25, r24
     eca:	89 2f       	mov	r24, r25
     ecc:	80 68       	ori	r24, 0x80	; 128
}
     ece:	d9 cf       	rjmp	.-78     	; 0xe82 <LCD_WriteCommand>

00000ed0 <LCD_Clear>:
// Funkcja czyszczenia ekranu wywietlacza.
//
//-------------------------------------------------------------------------------------------------
void LCD_Clear(void)
{
LCD_WriteCommand(HD44780_CLEAR);
     ed0:	81 e0       	ldi	r24, 0x01	; 1
     ed2:	d7 df       	rcall	.-82     	; 0xe82 <LCD_WriteCommand>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ed4:	8f e9       	ldi	r24, 0x9F	; 159
     ed6:	9f e0       	ldi	r25, 0x0F	; 15
     ed8:	01 97       	sbiw	r24, 0x01	; 1
     eda:	f1 f7       	brne	.-4      	; 0xed8 <LCD_Clear+0x8>
     edc:	00 c0       	rjmp	.+0      	; 0xede <LCD_Clear+0xe>
     ede:	00 00       	nop
_delay_ms(2);
}
     ee0:	08 95       	ret

00000ee2 <LCD_Initalize>:
//
// Procedura inicjalizacji kontrolera HD44780.
//
//-------------------------------------------------------------------------------------------------
void LCD_Initalize(void)
{
     ee2:	1f 93       	push	r17
unsigned char i;
LCD_DB4_DIR |= LCD_DB4; // Konfiguracja kierunku pracy wyprowadze
     ee4:	87 9a       	sbi	0x10, 7	; 16
LCD_DB5_DIR |= LCD_DB5; //
     ee6:	86 9a       	sbi	0x10, 6	; 16
LCD_DB6_DIR |= LCD_DB6; //
     ee8:	85 9a       	sbi	0x10, 5	; 16
LCD_DB7_DIR |= LCD_DB7; //
     eea:	84 9a       	sbi	0x10, 4	; 16
LCD_E_DIR 	|= LCD_E;   //
     eec:	26 9a       	sbi	0x04, 6	; 4
LCD_RS_DIR 	|= LCD_RS;  //
     eee:	24 9a       	sbi	0x04, 4	; 4
     ef0:	8f e2       	ldi	r24, 0x2F	; 47
     ef2:	95 e7       	ldi	r25, 0x75	; 117
     ef4:	01 97       	sbiw	r24, 0x01	; 1
     ef6:	f1 f7       	brne	.-4      	; 0xef4 <LCD_Initalize+0x12>
     ef8:	00 c0       	rjmp	.+0      	; 0xefa <LCD_Initalize+0x18>
     efa:	00 00       	nop
_delay_ms(15); // oczekiwanie na ustalibizowanie si napiecia zasilajacego
LCD_RS_PORT &= ~LCD_RS; // wyzerowanie linii RS
     efc:	2c 98       	cbi	0x05, 4	; 5
LCD_E_PORT &= ~LCD_E;  // wyzerowanie linii E
     efe:	2e 98       	cbi	0x05, 6	; 5
     f00:	13 e0       	ldi	r17, 0x03	; 3

for(i = 0; i < 3; i++) // trzykrotne powtrzenie bloku instrukcji
  {
  LCD_E_PORT |= LCD_E; //  E = 1
     f02:	2e 9a       	sbi	0x05, 6	; 5
  _LCD_OutNibble(0x03); // tryb 8-bitowy
     f04:	83 e0       	ldi	r24, 0x03	; 3
     f06:	97 df       	rcall	.-210    	; 0xe36 <_LCD_OutNibble>
  LCD_E_PORT &= ~LCD_E; // E = 0
     f08:	2e 98       	cbi	0x05, 6	; 5
     f0a:	8f e0       	ldi	r24, 0x0F	; 15
     f0c:	97 e2       	ldi	r25, 0x27	; 39
     f0e:	01 97       	sbiw	r24, 0x01	; 1
     f10:	f1 f7       	brne	.-4      	; 0xf0e <LCD_Initalize+0x2c>
     f12:	00 c0       	rjmp	.+0      	; 0xf14 <LCD_Initalize+0x32>
     f14:	00 00       	nop
     f16:	11 50       	subi	r17, 0x01	; 1
LCD_RS_DIR 	|= LCD_RS;  //
_delay_ms(15); // oczekiwanie na ustalibizowanie si napiecia zasilajacego
LCD_RS_PORT &= ~LCD_RS; // wyzerowanie linii RS
LCD_E_PORT &= ~LCD_E;  // wyzerowanie linii E

for(i = 0; i < 3; i++) // trzykrotne powtrzenie bloku instrukcji
     f18:	a1 f7       	brne	.-24     	; 0xf02 <LCD_Initalize+0x20>
  _LCD_OutNibble(0x03); // tryb 8-bitowy
  LCD_E_PORT &= ~LCD_E; // E = 0
  _delay_ms(5); // czekaj 5ms
  }

LCD_E_PORT |= LCD_E; // E = 1
     f1a:	2e 9a       	sbi	0x05, 6	; 5
_LCD_OutNibble(0x02); // tryb 4-bitowy
     f1c:	82 e0       	ldi	r24, 0x02	; 2
     f1e:	8b df       	rcall	.-234    	; 0xe36 <_LCD_OutNibble>
LCD_E_PORT &= ~LCD_E; // E = 0
     f20:	2e 98       	cbi	0x05, 6	; 5
     f22:	8f ec       	ldi	r24, 0xCF	; 207
     f24:	97 e0       	ldi	r25, 0x07	; 7
     f26:	01 97       	sbiw	r24, 0x01	; 1
     f28:	f1 f7       	brne	.-4      	; 0xf26 <LCD_Initalize+0x44>
     f2a:	00 c0       	rjmp	.+0      	; 0xf2c <LCD_Initalize+0x4a>
     f2c:	00 00       	nop

_delay_ms(1); // czekaj 1ms 
LCD_WriteCommand(HD44780_FUNCTION_SET | HD44780_FONT5x7 | HD44780_TWO_LINE | HD44780_4_BIT); // interfejs 4-bity, 2-linie, znak 5x7
     f2e:	88 e2       	ldi	r24, 0x28	; 40
     f30:	a8 df       	rcall	.-176    	; 0xe82 <LCD_WriteCommand>
LCD_WriteCommand(HD44780_DISPLAY_ONOFF | HD44780_DISPLAY_OFF); // wyczenie wyswietlacza
     f32:	88 e0       	ldi	r24, 0x08	; 8
     f34:	a6 df       	rcall	.-180    	; 0xe82 <LCD_WriteCommand>
LCD_WriteCommand(HD44780_CLEAR); // czyszczenie zawartosi pamieci DDRAM
     f36:	81 e0       	ldi	r24, 0x01	; 1
     f38:	a4 df       	rcall	.-184    	; 0xe82 <LCD_WriteCommand>
     f3a:	8f e9       	ldi	r24, 0x9F	; 159
     f3c:	9f e0       	ldi	r25, 0x0F	; 15
     f3e:	01 97       	sbiw	r24, 0x01	; 1
     f40:	f1 f7       	brne	.-4      	; 0xf3e <LCD_Initalize+0x5c>
     f42:	00 c0       	rjmp	.+0      	; 0xf44 <LCD_Initalize+0x62>
     f44:	00 00       	nop
_delay_ms(2);
LCD_WriteCommand(HD44780_ENTRY_MODE | HD44780_EM_SHIFT_CURSOR | HD44780_EM_INCREMENT);// inkrementaja adresu i przesuwanie kursora
     f46:	86 e0       	ldi	r24, 0x06	; 6
     f48:	9c df       	rcall	.-200    	; 0xe82 <LCD_WriteCommand>
LCD_WriteCommand(HD44780_DISPLAY_ONOFF | HD44780_DISPLAY_ON | HD44780_CURSOR_OFF | HD44780_CURSOR_NOBLINK); // wcz LCD, bez kursora i mrugania
     f4a:	8c e0       	ldi	r24, 0x0C	; 12
     f4c:	9a df       	rcall	.-204    	; 0xe82 <LCD_WriteCommand>
}
     f4e:	1f 91       	pop	r17
     f50:	08 95       	ret

00000f52 <max6959_write>:
#include "max6959.h"

uint8_t max6959_write (char ab, uint8_t command, uint8_t data)
{
     f52:	0f 93       	push	r16
     f54:	1f 93       	push	r17
     f56:	df 93       	push	r29
     f58:	cf 93       	push	r28
     f5a:	0f 92       	push	r0
     f5c:	cd b7       	in	r28, 0x3d	; 61
     f5e:	de b7       	in	r29, 0x3e	; 62
     f60:	18 2f       	mov	r17, r24
     f62:	04 2f       	mov	r16, r20
	uint8_t retval = I2C_OK;
	// disable TWI interrupt
	cbi(TWCR, TWIE);
     f64:	80 91 bc 00 	lds	r24, 0x00BC
     f68:	8e 7f       	andi	r24, 0xFE	; 254
     f6a:	80 93 bc 00 	sts	0x00BC, r24

	// send start condition
	i2cSendStart ();
     f6e:	69 83       	std	Y+1, r22	; 0x01
     f70:	b5 d0       	rcall	.+362    	; 0x10dc <i2cSendStart>
	i2cWaitForComplete ();
     f72:	c2 d0       	rcall	.+388    	; 0x10f8 <i2cWaitForComplete>

	// send device address with write
	i2cSendByte (TWI_SLA_MAX6959 | ab | TW_WRITE);
     f74:	81 2f       	mov	r24, r17
     f76:	80 67       	ori	r24, 0x70	; 112
     f78:	c4 d0       	rcall	.+392    	; 0x1102 <i2cSendByte>
	i2cWaitForComplete ();
     f7a:	be d0       	rcall	.+380    	; 0x10f8 <i2cWaitForComplete>

	// check if device is present and live
	if( inb(TWSR) == TW_MT_SLA_ACK)
     f7c:	80 91 b9 00 	lds	r24, 0x00B9
     f80:	69 81       	ldd	r22, Y+1	; 0x01
     f82:	88 31       	cpi	r24, 0x18	; 24
     f84:	41 f4       	brne	.+16     	; 0xf96 <max6959_write+0x44>
	{
		i2cSendByte (command);
     f86:	86 2f       	mov	r24, r22
     f88:	bc d0       	rcall	.+376    	; 0x1102 <i2cSendByte>
		i2cWaitForComplete ();
     f8a:	b6 d0       	rcall	.+364    	; 0x10f8 <i2cWaitForComplete>

		i2cSendByte (data);
     f8c:	80 2f       	mov	r24, r16
     f8e:	b9 d0       	rcall	.+370    	; 0x1102 <i2cSendByte>
		i2cWaitForComplete ();
     f90:	b3 d0       	rcall	.+358    	; 0x10f8 <i2cWaitForComplete>
#include "max6959.h"

uint8_t max6959_write (char ab, uint8_t command, uint8_t data)
{
	uint8_t retval = I2C_OK;
     f92:	80 e0       	ldi	r24, 0x00	; 0
     f94:	01 c0       	rjmp	.+2      	; 0xf98 <max6959_write+0x46>
	else
	{
		// device did not ACK it's address,
		// data will not be transferred
		// return error
		retval = I2C_ERROR_NODEV;
     f96:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop ();
     f98:	89 83       	std	Y+1, r24	; 0x01
     f9a:	a7 d0       	rcall	.+334    	; 0x10ea <i2cSendStop>
     f9c:	89 81       	ldd	r24, Y+1	; 0x01
	while( !(inb(TWCR) & BV(TWSTO)) );
     f9e:	90 91 bc 00 	lds	r25, 0x00BC
     fa2:	94 ff       	sbrs	r25, 4
     fa4:	fc cf       	rjmp	.-8      	; 0xf9e <max6959_write+0x4c>

	// enable TWI interrupt
	sbi (TWCR, TWIE);
     fa6:	90 91 bc 00 	lds	r25, 0x00BC
     faa:	91 60       	ori	r25, 0x01	; 1
     fac:	90 93 bc 00 	sts	0x00BC, r25
	
	return retval;
}
     fb0:	0f 90       	pop	r0
     fb2:	cf 91       	pop	r28
     fb4:	df 91       	pop	r29
     fb6:	1f 91       	pop	r17
     fb8:	0f 91       	pop	r16
     fba:	08 95       	ret

00000fbc <max6959_read>:

uint8_t max6959_read (char ab, uint8_t command, uint8_t *data) 
{	
     fbc:	ef 92       	push	r14
     fbe:	ff 92       	push	r15
     fc0:	0f 93       	push	r16
     fc2:	1f 93       	push	r17
     fc4:	df 93       	push	r29
     fc6:	cf 93       	push	r28
     fc8:	0f 92       	push	r0
     fca:	cd b7       	in	r28, 0x3d	; 61
     fcc:	de b7       	in	r29, 0x3e	; 62
     fce:	18 2f       	mov	r17, r24
     fd0:	7a 01       	movw	r14, r20
	uint8_t retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);
     fd2:	80 91 bc 00 	lds	r24, 0x00BC
     fd6:	8e 7f       	andi	r24, 0xFE	; 254
     fd8:	80 93 bc 00 	sts	0x00BC, r24

	// send start condition
	i2cSendStart ();
     fdc:	69 83       	std	Y+1, r22	; 0x01
     fde:	7e d0       	rcall	.+252    	; 0x10dc <i2cSendStart>
	i2cWaitForComplete ();
     fe0:	8b d0       	rcall	.+278    	; 0x10f8 <i2cWaitForComplete>

	// send device address with write
	i2cSendByte (TWI_SLA_MAX6959 | ab | TW_WRITE);
     fe2:	81 2f       	mov	r24, r17
     fe4:	80 67       	ori	r24, 0x70	; 112
     fe6:	8d d0       	rcall	.+282    	; 0x1102 <i2cSendByte>
	i2cWaitForComplete ();
     fe8:	87 d0       	rcall	.+270    	; 0x10f8 <i2cWaitForComplete>
	
	if( inb (TWSR) == TW_MT_SLA_ACK)
     fea:	80 91 b9 00 	lds	r24, 0x00B9
     fee:	69 81       	ldd	r22, Y+1	; 0x01
     ff0:	88 31       	cpi	r24, 0x18	; 24
     ff2:	29 f4       	brne	.+10     	; 0xffe <max6959_read+0x42>
	{
		i2cSendByte (command);
     ff4:	86 2f       	mov	r24, r22
     ff6:	85 d0       	rcall	.+266    	; 0x1102 <i2cSendByte>
		i2cWaitForComplete ();
     ff8:	7f d0       	rcall	.+254    	; 0x10f8 <i2cWaitForComplete>
	return retval;
}

uint8_t max6959_read (char ab, uint8_t command, uint8_t *data) 
{	
	uint8_t retval = I2C_OK;
     ffa:	00 e0       	ldi	r16, 0x00	; 0
     ffc:	01 c0       	rjmp	.+2      	; 0x1000 <max6959_read+0x44>
	else
	{
		// device did not ACK it's address,
		// data will not be transferred
		// return error
		retval = I2C_ERROR_NODEV;
     ffe:	01 e0       	ldi	r16, 0x01	; 1
	}

	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop ();
    1000:	74 d0       	rcall	.+232    	; 0x10ea <i2cSendStop>
	while ( !(inb (TWCR) & BV(TWSTO)) );
    1002:	80 91 bc 00 	lds	r24, 0x00BC
    1006:	84 ff       	sbrs	r24, 4
    1008:	fc cf       	rjmp	.-8      	; 0x1002 <max6959_read+0x46>

	// enable TWI interrupt
	sbi (TWCR, TWIE);
    100a:	80 91 bc 00 	lds	r24, 0x00BC
    100e:	81 60       	ori	r24, 0x01	; 1
    1010:	80 93 bc 00 	sts	0x00BC, r24

	if (retval == I2C_ERROR_NODEV) return -2;
    1014:	01 30       	cpi	r16, 0x01	; 1
    1016:	69 f1       	breq	.+90     	; 0x1072 <max6959_read+0xb6>
    1018:	8f ec       	ldi	r24, 0xCF	; 207
    101a:	97 e0       	ldi	r25, 0x07	; 7
    101c:	01 97       	sbiw	r24, 0x01	; 1
    101e:	f1 f7       	brne	.-4      	; 0x101c <max6959_read+0x60>
    1020:	00 c0       	rjmp	.+0      	; 0x1022 <max6959_read+0x66>
    1022:	00 00       	nop

	////////////////////////////////////////////////////

	_delay_ms (1);
	retval = I2C_OK;
	cbi(TWCR, TWIE);
    1024:	80 91 bc 00 	lds	r24, 0x00BC
    1028:	8e 7f       	andi	r24, 0xFE	; 254
    102a:	80 93 bc 00 	sts	0x00BC, r24

	// send start condition
	i2cSendStart ();
    102e:	56 d0       	rcall	.+172    	; 0x10dc <i2cSendStart>
	i2cWaitForComplete ();
    1030:	63 d0       	rcall	.+198    	; 0x10f8 <i2cWaitForComplete>

	// send device address with read
	i2cSendByte (TWI_SLA_MAX6959 | ab | TW_READ);
    1032:	81 2f       	mov	r24, r17
    1034:	81 67       	ori	r24, 0x71	; 113
    1036:	65 d0       	rcall	.+202    	; 0x1102 <i2cSendByte>
	i2cWaitForComplete ();
    1038:	5f d0       	rcall	.+190    	; 0x10f8 <i2cWaitForComplete>

	// check if device is present and live
	if (inb(TWSR) == TW_MR_SLA_ACK)
    103a:	80 91 b9 00 	lds	r24, 0x00B9
    103e:	80 34       	cpi	r24, 0x40	; 64
    1040:	41 f4       	brne	.+16     	; 0x1052 <max6959_read+0x96>
	{
		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte (FALSE);
    1042:	80 e0       	ldi	r24, 0x00	; 0
    1044:	67 d0       	rcall	.+206    	; 0x1114 <i2cReceiveByte>
		i2cWaitForComplete ();
    1046:	58 d0       	rcall	.+176    	; 0x10f8 <i2cWaitForComplete>
		*data = i2cGetReceivedByte ();
    1048:	73 d0       	rcall	.+230    	; 0x1130 <i2cGetReceivedByte>
    104a:	f7 01       	movw	r30, r14
    104c:	80 83       	st	Z, r24
	if (retval == I2C_ERROR_NODEV) return -2;

	////////////////////////////////////////////////////

	_delay_ms (1);
	retval = I2C_OK;
    104e:	80 e0       	ldi	r24, 0x00	; 0
    1050:	03 c0       	rjmp	.+6      	; 0x1058 <max6959_read+0x9c>
	else
	{
		// device did not ACK it's address,
		// data will not be transferred
		// return error
		retval = inb(TWSR)+1;
    1052:	80 91 b9 00 	lds	r24, 0x00B9
		retval = I2C_ERROR_NODEV;
    1056:	81 e0       	ldi	r24, 0x01	; 1
	}

	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop ();
    1058:	89 83       	std	Y+1, r24	; 0x01
    105a:	47 d0       	rcall	.+142    	; 0x10ea <i2cSendStop>
    105c:	89 81       	ldd	r24, Y+1	; 0x01
	while ( !(inb(TWCR) & BV(TWSTO)) );
    105e:	90 91 bc 00 	lds	r25, 0x00BC
    1062:	94 ff       	sbrs	r25, 4
    1064:	fc cf       	rjmp	.-8      	; 0x105e <max6959_read+0xa2>

	// enable TWI interrupt
	sbi (TWCR, TWIE);
    1066:	90 91 bc 00 	lds	r25, 0x00BC
    106a:	91 60       	ori	r25, 0x01	; 1
    106c:	90 93 bc 00 	sts	0x00BC, r25
	
	return retval;
    1070:	01 c0       	rjmp	.+2      	; 0x1074 <max6959_read+0xb8>
	while ( !(inb (TWCR) & BV(TWSTO)) );

	// enable TWI interrupt
	sbi (TWCR, TWIE);

	if (retval == I2C_ERROR_NODEV) return -2;
    1072:	8e ef       	ldi	r24, 0xFE	; 254
	// enable TWI interrupt
	sbi (TWCR, TWIE);
	
	return retval;
	
}
    1074:	0f 90       	pop	r0
    1076:	cf 91       	pop	r28
    1078:	df 91       	pop	r29
    107a:	1f 91       	pop	r17
    107c:	0f 91       	pop	r16
    107e:	ff 90       	pop	r15
    1080:	ef 90       	pop	r14
    1082:	08 95       	ret

00001084 <max6959_write_number>:
	max6959_write (ab, DIGIT_2, digits.str.digit2);
	max6959_write (ab, DIGIT_3, digits.str.digit3);
}

void max6959_write_number (unsigned char ab, uint16_t number, char base, char a, char b)
{
    1084:	cf 92       	push	r12
    1086:	df 92       	push	r13
    1088:	ef 92       	push	r14
    108a:	ff 92       	push	r15
    108c:	0f 93       	push	r16
    108e:	1f 93       	push	r17
    1090:	df 93       	push	r29
    1092:	cf 93       	push	r28
    1094:	0f 92       	push	r0
    1096:	cd b7       	in	r28, 0x3d	; 61
    1098:	de b7       	in	r29, 0x3e	; 62
    109a:	18 2f       	mov	r17, r24
    109c:	86 2f       	mov	r24, r22
	char i;
	for (i = a; i < b; ++i)
    109e:	f2 2e       	mov	r15, r18
	{
		max6959_write (ab, DIGIT_0 + i, number % base);
    10a0:	d4 2e       	mov	r13, r20
    10a2:	ee 24       	eor	r14, r14
}

void max6959_write_number (unsigned char ab, uint16_t number, char base, char a, char b)
{
	char i;
	for (i = a; i < b; ++i)
    10a4:	0f c0       	rjmp	.+30     	; 0x10c4 <max6959_write_number+0x40>
	{
		max6959_write (ab, DIGIT_0 + i, number % base);
    10a6:	2f 2d       	mov	r18, r15
    10a8:	20 5e       	subi	r18, 0xE0	; 224
    10aa:	97 2f       	mov	r25, r23
    10ac:	6d 2d       	mov	r22, r13
    10ae:	7e 2d       	mov	r23, r14
    10b0:	8c d1       	rcall	.+792    	; 0x13ca <__udivmodhi4>
    10b2:	c6 2e       	mov	r12, r22
    10b4:	48 2f       	mov	r20, r24
    10b6:	81 2f       	mov	r24, r17
    10b8:	62 2f       	mov	r22, r18
    10ba:	79 83       	std	Y+1, r23	; 0x01
    10bc:	4a df       	rcall	.-364    	; 0xf52 <max6959_write>
		number /= base;
    10be:	8c 2d       	mov	r24, r12
    10c0:	79 81       	ldd	r23, Y+1	; 0x01
}

void max6959_write_number (unsigned char ab, uint16_t number, char base, char a, char b)
{
	char i;
	for (i = a; i < b; ++i)
    10c2:	f3 94       	inc	r15
    10c4:	f0 16       	cp	r15, r16
    10c6:	78 f3       	brcs	.-34     	; 0x10a6 <max6959_write_number+0x22>
	{
		max6959_write (ab, DIGIT_0 + i, number % base);
		number /= base;
	}
}
    10c8:	0f 90       	pop	r0
    10ca:	cf 91       	pop	r28
    10cc:	df 91       	pop	r29
    10ce:	1f 91       	pop	r17
    10d0:	0f 91       	pop	r16
    10d2:	ff 90       	pop	r15
    10d4:	ef 90       	pop	r14
    10d6:	df 90       	pop	r13
    10d8:	cf 90       	pop	r12
    10da:	08 95       	ret

000010dc <i2cSendStart>:

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    10dc:	ec eb       	ldi	r30, 0xBC	; 188
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	8f 70       	andi	r24, 0x0F	; 15
    10e4:	80 6a       	ori	r24, 0xA0	; 160
    10e6:	80 83       	st	Z, r24
}
    10e8:	08 95       	ret

000010ea <i2cSendStop>:

inline void i2cSendStop(void)
{
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
    10ea:	ec eb       	ldi	r30, 0xBC	; 188
    10ec:	f0 e0       	ldi	r31, 0x00	; 0
    10ee:	80 81       	ld	r24, Z
    10f0:	8f 70       	andi	r24, 0x0F	; 15
    10f2:	80 6d       	ori	r24, 0xD0	; 208
    10f4:	80 83       	st	Z, r24
}
    10f6:	08 95       	ret

000010f8 <i2cWaitForComplete>:

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    10f8:	80 91 bc 00 	lds	r24, 0x00BC
    10fc:	87 ff       	sbrs	r24, 7
    10fe:	fc cf       	rjmp	.-8      	; 0x10f8 <i2cWaitForComplete>
}
    1100:	08 95       	ret

00001102 <i2cSendByte>:

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    1102:	80 93 bb 00 	sts	0x00BB, r24
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    1106:	ec eb       	ldi	r30, 0xBC	; 188
    1108:	f0 e0       	ldi	r31, 0x00	; 0
    110a:	80 81       	ld	r24, Z
    110c:	8f 70       	andi	r24, 0x0F	; 15
    110e:	80 68       	ori	r24, 0x80	; 128
    1110:	80 83       	st	Z, r24
}
    1112:	08 95       	ret

00001114 <i2cReceiveByte>:

inline void i2cReceiveByte(u08 ackFlag)
{
	// begin receive over i2c
	if( ackFlag )
    1114:	88 23       	and	r24, r24
    1116:	29 f0       	breq	.+10     	; 0x1122 <i2cReceiveByte+0xe>
	{
		// ackFlag = TRUE: ACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    1118:	80 91 bc 00 	lds	r24, 0x00BC
    111c:	8f 70       	andi	r24, 0x0F	; 15
    111e:	80 6c       	ori	r24, 0xC0	; 192
    1120:	04 c0       	rjmp	.+8      	; 0x112a <i2cReceiveByte+0x16>
	}
	else
	{
		// ackFlag = FALSE: NACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    1122:	80 91 bc 00 	lds	r24, 0x00BC
    1126:	8f 70       	andi	r24, 0x0F	; 15
    1128:	80 68       	ori	r24, 0x80	; 128
    112a:	80 93 bc 00 	sts	0x00BC, r24
    112e:	08 95       	ret

00001130 <i2cGetReceivedByte>:
}

inline u08 i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
    1130:	80 91 bb 00 	lds	r24, 0x00BB
}
    1134:	08 95       	ret

00001136 <__vector_36>:
	defined(__AVR_ATmega32U6__)))
SIGNAL(TWI_vect)
#else
SIGNAL(SIG_2WIRE_SERIAL)
#endif
{
    1136:	1f 92       	push	r1
    1138:	0f 92       	push	r0
    113a:	0f b6       	in	r0, 0x3f	; 63
    113c:	0f 92       	push	r0
    113e:	11 24       	eor	r1, r1
    1140:	2f 93       	push	r18
    1142:	3f 93       	push	r19
    1144:	4f 93       	push	r20
    1146:	5f 93       	push	r21
    1148:	6f 93       	push	r22
    114a:	7f 93       	push	r23
    114c:	8f 93       	push	r24
    114e:	9f 93       	push	r25
    1150:	af 93       	push	r26
    1152:	bf 93       	push	r27
    1154:	ef 93       	push	r30
    1156:	ff 93       	push	r31
	// read status bits
	u08 status = inb(TWSR) & TWSR_STATUS_MASK;
    1158:	80 91 b9 00 	lds	r24, 0x00B9
    115c:	88 7f       	andi	r24, 0xF8	; 248

	switch(status)
    115e:	80 36       	cpi	r24, 0x60	; 96
    1160:	09 f4       	brne	.+2      	; 0x1164 <__vector_36+0x2e>
    1162:	9e c0       	rjmp	.+316    	; 0x12a0 <__vector_36+0x16a>
    1164:	81 36       	cpi	r24, 0x61	; 97
    1166:	70 f5       	brcc	.+92     	; 0x11c4 <__vector_36+0x8e>
    1168:	88 32       	cpi	r24, 0x28	; 40
    116a:	09 f4       	brne	.+2      	; 0x116e <__vector_36+0x38>
    116c:	5f c0       	rjmp	.+190    	; 0x122c <__vector_36+0xf6>
    116e:	89 32       	cpi	r24, 0x29	; 41
    1170:	98 f4       	brcc	.+38     	; 0x1198 <__vector_36+0x62>
    1172:	80 31       	cpi	r24, 0x10	; 16
    1174:	09 f4       	brne	.+2      	; 0x1178 <__vector_36+0x42>
    1176:	57 c0       	rjmp	.+174    	; 0x1226 <__vector_36+0xf0>
    1178:	81 31       	cpi	r24, 0x11	; 17
    117a:	38 f4       	brcc	.+14     	; 0x118a <__vector_36+0x54>
    117c:	88 23       	and	r24, r24
    117e:	09 f4       	brne	.+2      	; 0x1182 <__vector_36+0x4c>
    1180:	ec c0       	rjmp	.+472    	; 0x135a <__vector_36+0x224>
    1182:	88 30       	cpi	r24, 0x08	; 8
    1184:	09 f0       	breq	.+2      	; 0x1188 <__vector_36+0x52>
    1186:	f1 c0       	rjmp	.+482    	; 0x136a <__vector_36+0x234>
    1188:	4e c0       	rjmp	.+156    	; 0x1226 <__vector_36+0xf0>
    118a:	88 31       	cpi	r24, 0x18	; 24
    118c:	09 f4       	brne	.+2      	; 0x1190 <__vector_36+0x5a>
    118e:	4e c0       	rjmp	.+156    	; 0x122c <__vector_36+0xf6>
    1190:	80 32       	cpi	r24, 0x20	; 32
    1192:	09 f0       	breq	.+2      	; 0x1196 <__vector_36+0x60>
    1194:	ea c0       	rjmp	.+468    	; 0x136a <__vector_36+0x234>
    1196:	66 c0       	rjmp	.+204    	; 0x1264 <__vector_36+0x12e>
    1198:	80 34       	cpi	r24, 0x40	; 64
    119a:	09 f4       	brne	.+2      	; 0x119e <__vector_36+0x68>
    119c:	76 c0       	rjmp	.+236    	; 0x128a <__vector_36+0x154>
    119e:	81 34       	cpi	r24, 0x41	; 65
    11a0:	38 f4       	brcc	.+14     	; 0x11b0 <__vector_36+0x7a>
    11a2:	80 33       	cpi	r24, 0x30	; 48
    11a4:	09 f4       	brne	.+2      	; 0x11a8 <__vector_36+0x72>
    11a6:	5e c0       	rjmp	.+188    	; 0x1264 <__vector_36+0x12e>
    11a8:	88 33       	cpi	r24, 0x38	; 56
    11aa:	09 f0       	breq	.+2      	; 0x11ae <__vector_36+0x78>
    11ac:	de c0       	rjmp	.+444    	; 0x136a <__vector_36+0x234>
    11ae:	5c c0       	rjmp	.+184    	; 0x1268 <__vector_36+0x132>
    11b0:	80 35       	cpi	r24, 0x50	; 80
    11b2:	09 f4       	brne	.+2      	; 0x11b6 <__vector_36+0x80>
    11b4:	5e c0       	rjmp	.+188    	; 0x1272 <__vector_36+0x13c>
    11b6:	88 35       	cpi	r24, 0x58	; 88
    11b8:	09 f4       	brne	.+2      	; 0x11bc <__vector_36+0x86>
    11ba:	48 c0       	rjmp	.+144    	; 0x124c <__vector_36+0x116>
    11bc:	88 34       	cpi	r24, 0x48	; 72
    11be:	09 f0       	breq	.+2      	; 0x11c2 <__vector_36+0x8c>
    11c0:	d4 c0       	rjmp	.+424    	; 0x136a <__vector_36+0x234>
    11c2:	50 c0       	rjmp	.+160    	; 0x1264 <__vector_36+0x12e>
    11c4:	88 39       	cpi	r24, 0x98	; 152
    11c6:	09 f4       	brne	.+2      	; 0x11ca <__vector_36+0x94>
    11c8:	81 c0       	rjmp	.+258    	; 0x12cc <__vector_36+0x196>
    11ca:	89 39       	cpi	r24, 0x99	; 153
    11cc:	b0 f4       	brcc	.+44     	; 0x11fa <__vector_36+0xc4>
    11ce:	88 37       	cpi	r24, 0x78	; 120
    11d0:	09 f4       	brne	.+2      	; 0x11d4 <__vector_36+0x9e>
    11d2:	66 c0       	rjmp	.+204    	; 0x12a0 <__vector_36+0x16a>
    11d4:	89 37       	cpi	r24, 0x79	; 121
    11d6:	38 f4       	brcc	.+14     	; 0x11e6 <__vector_36+0xb0>
    11d8:	88 36       	cpi	r24, 0x68	; 104
    11da:	09 f4       	brne	.+2      	; 0x11de <__vector_36+0xa8>
    11dc:	61 c0       	rjmp	.+194    	; 0x12a0 <__vector_36+0x16a>
    11de:	80 37       	cpi	r24, 0x70	; 112
    11e0:	09 f0       	breq	.+2      	; 0x11e4 <__vector_36+0xae>
    11e2:	c3 c0       	rjmp	.+390    	; 0x136a <__vector_36+0x234>
    11e4:	5d c0       	rjmp	.+186    	; 0x12a0 <__vector_36+0x16a>
    11e6:	88 38       	cpi	r24, 0x88	; 136
    11e8:	09 f4       	brne	.+2      	; 0x11ec <__vector_36+0xb6>
    11ea:	70 c0       	rjmp	.+224    	; 0x12cc <__vector_36+0x196>
    11ec:	80 39       	cpi	r24, 0x90	; 144
    11ee:	09 f4       	brne	.+2      	; 0x11f2 <__vector_36+0xbc>
    11f0:	5d c0       	rjmp	.+186    	; 0x12ac <__vector_36+0x176>
    11f2:	80 38       	cpi	r24, 0x80	; 128
    11f4:	09 f0       	breq	.+2      	; 0x11f8 <__vector_36+0xc2>
    11f6:	b9 c0       	rjmp	.+370    	; 0x136a <__vector_36+0x234>
    11f8:	59 c0       	rjmp	.+178    	; 0x12ac <__vector_36+0x176>
    11fa:	80 3b       	cpi	r24, 0xB0	; 176
    11fc:	09 f4       	brne	.+2      	; 0x1200 <__vector_36+0xca>
    11fe:	7b c0       	rjmp	.+246    	; 0x12f6 <__vector_36+0x1c0>
    1200:	81 3b       	cpi	r24, 0xB1	; 177
    1202:	38 f4       	brcc	.+14     	; 0x1212 <__vector_36+0xdc>
    1204:	80 3a       	cpi	r24, 0xA0	; 160
    1206:	09 f4       	brne	.+2      	; 0x120a <__vector_36+0xd4>
    1208:	64 c0       	rjmp	.+200    	; 0x12d2 <__vector_36+0x19c>
    120a:	88 3a       	cpi	r24, 0xA8	; 168
    120c:	09 f0       	breq	.+2      	; 0x1210 <__vector_36+0xda>
    120e:	ad c0       	rjmp	.+346    	; 0x136a <__vector_36+0x234>
    1210:	72 c0       	rjmp	.+228    	; 0x12f6 <__vector_36+0x1c0>
    1212:	80 3c       	cpi	r24, 0xC0	; 192
    1214:	09 f4       	brne	.+2      	; 0x1218 <__vector_36+0xe2>
    1216:	9c c0       	rjmp	.+312    	; 0x1350 <__vector_36+0x21a>
    1218:	88 3c       	cpi	r24, 0xC8	; 200
    121a:	09 f4       	brne	.+2      	; 0x121e <__vector_36+0xe8>
    121c:	99 c0       	rjmp	.+306    	; 0x1350 <__vector_36+0x21a>
    121e:	88 3b       	cpi	r24, 0xB8	; 184
    1220:	09 f0       	breq	.+2      	; 0x1224 <__vector_36+0xee>
    1222:	a3 c0       	rjmp	.+326    	; 0x136a <__vector_36+0x234>
    1224:	79 c0       	rjmp	.+242    	; 0x1318 <__vector_36+0x1e2>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: M->START\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// send device address
		i2cSendByte(I2cDeviceAddrRW);
    1226:	80 91 b3 01 	lds	r24, 0x01B3
    122a:	0e c0       	rjmp	.+28     	; 0x1248 <__vector_36+0x112>
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MT->SLA_ACK or DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		if(I2cSendDataIndex < I2cSendDataLength)
    122c:	90 91 b4 01 	lds	r25, 0x01B4
    1230:	80 91 b5 01 	lds	r24, 0x01B5
    1234:	98 17       	cp	r25, r24
    1236:	b0 f4       	brcc	.+44     	; 0x1264 <__vector_36+0x12e>
		{
			// send data
			i2cSendByte( I2cSendData[I2cSendDataIndex++] );
    1238:	e9 2f       	mov	r30, r25
    123a:	f0 e0       	ldi	r31, 0x00	; 0
    123c:	ea 54       	subi	r30, 0x4A	; 74
    123e:	fe 4f       	sbci	r31, 0xFE	; 254
    1240:	80 81       	ld	r24, Z
    1242:	9f 5f       	subi	r25, 0xFF	; 255
    1244:	90 93 b4 01 	sts	0x01B4, r25
    1248:	5c df       	rcall	.-328    	; 0x1102 <i2cSendByte>
    124a:	8f c0       	rjmp	.+286    	; 0x136a <__vector_36+0x234>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// store final received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    124c:	80 91 d6 01 	lds	r24, 0x01D6
    1250:	90 91 bb 00 	lds	r25, 0x00BB
    1254:	e8 2f       	mov	r30, r24
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	e9 52       	subi	r30, 0x29	; 41
    125a:	fe 4f       	sbci	r31, 0xFE	; 254
    125c:	90 83       	st	Z, r25
    125e:	8f 5f       	subi	r24, 0xFF	; 255
    1260:	80 93 d6 01 	sts	0x01D6, r24
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MTR->SLA_NACK or MT->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// transmit stop condition, enable SLA ACK
		i2cSendStop();
    1264:	42 df       	rcall	.-380    	; 0x10ea <i2cSendStop>
    1266:	7f c0       	rjmp	.+254    	; 0x1366 <__vector_36+0x230>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MT->ARB_LOST\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    1268:	80 91 bc 00 	lds	r24, 0x00BC
    126c:	8f 70       	andi	r24, 0x0F	; 15
    126e:	80 68       	ori	r24, 0x80	; 128
    1270:	78 c0       	rjmp	.+240    	; 0x1362 <__vector_36+0x22c>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// store received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    1272:	80 91 d6 01 	lds	r24, 0x01D6
    1276:	90 91 bb 00 	lds	r25, 0x00BB
    127a:	e8 2f       	mov	r30, r24
    127c:	f0 e0       	ldi	r31, 0x00	; 0
    127e:	e9 52       	subi	r30, 0x29	; 41
    1280:	fe 4f       	sbci	r31, 0xFE	; 254
    1282:	90 83       	st	Z, r25
    1284:	8f 5f       	subi	r24, 0xFF	; 255
    1286:	80 93 d6 01 	sts	0x01D6, r24
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		if(I2cReceiveDataIndex < (I2cReceiveDataLength-1))
    128a:	20 91 d6 01 	lds	r18, 0x01D6
    128e:	30 e0       	ldi	r19, 0x00	; 0
    1290:	80 91 f7 01 	lds	r24, 0x01F7
    1294:	90 e0       	ldi	r25, 0x00	; 0
    1296:	01 97       	sbiw	r24, 0x01	; 1
    1298:	28 17       	cp	r18, r24
    129a:	39 07       	cpc	r19, r25
    129c:	bc f4       	brge	.+46     	; 0x12cc <__vector_36+0x196>
    129e:	14 c0       	rjmp	.+40     	; 0x12c8 <__vector_36+0x192>
		rprintf("I2C: SR->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for writing (data will be received from master)
		// set state
		I2cState = I2C_SLAVE_RX;
    12a0:	85 e0       	ldi	r24, 0x05	; 5
    12a2:	80 93 b2 01 	sts	0x01B2, r24
		// prepare buffer
		I2cReceiveDataIndex = 0;
    12a6:	10 92 d6 01 	sts	0x01D6, r1
    12aa:	46 c0       	rjmp	.+140    	; 0x1338 <__vector_36+0x202>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// get previously received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    12ac:	80 91 d6 01 	lds	r24, 0x01D6
    12b0:	90 91 bb 00 	lds	r25, 0x00BB
    12b4:	e8 2f       	mov	r30, r24
    12b6:	f0 e0       	ldi	r31, 0x00	; 0
    12b8:	e9 52       	subi	r30, 0x29	; 41
    12ba:	fe 4f       	sbci	r31, 0xFE	; 254
    12bc:	90 83       	st	Z, r25
    12be:	8f 5f       	subi	r24, 0xFF	; 255
    12c0:	80 93 d6 01 	sts	0x01D6, r24
		// check receive buffer status
		if(I2cReceiveDataIndex < I2C_RECEIVE_DATA_BUFFER_SIZE)
    12c4:	80 32       	cpi	r24, 0x20	; 32
    12c6:	10 f4       	brcc	.+4      	; 0x12cc <__vector_36+0x196>
		{
			// receive data byte and return ACK
			i2cReceiveByte(TRUE);
    12c8:	8f ef       	ldi	r24, 0xFF	; 255
    12ca:	01 c0       	rjmp	.+2      	; 0x12ce <__vector_36+0x198>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// receive data byte and return NACK
		i2cReceiveByte(FALSE);
    12cc:	80 e0       	ldi	r24, 0x00	; 0
    12ce:	22 df       	rcall	.-444    	; 0x1114 <i2cReceiveByte>
		//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
		break;
    12d0:	4c c0       	rjmp	.+152    	; 0x136a <__vector_36+0x234>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->SR_STOP\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// switch to SR mode with SLA ACK
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    12d2:	80 91 bc 00 	lds	r24, 0x00BC
    12d6:	8f 70       	andi	r24, 0x0F	; 15
    12d8:	80 6c       	ori	r24, 0xC0	; 192
    12da:	80 93 bc 00 	sts	0x00BC, r24
		// i2c receive is complete, call i2cSlaveReceive
		if(i2cSlaveReceive) i2cSlaveReceive(I2cReceiveDataIndex, I2cReceiveData);
    12de:	e0 91 f8 01 	lds	r30, 0x01F8
    12e2:	f0 91 f9 01 	lds	r31, 0x01F9
    12e6:	30 97       	sbiw	r30, 0x00	; 0
    12e8:	f1 f1       	breq	.+124    	; 0x1366 <__vector_36+0x230>
    12ea:	80 91 d6 01 	lds	r24, 0x01D6
    12ee:	67 ed       	ldi	r22, 0xD7	; 215
    12f0:	71 e0       	ldi	r23, 0x01	; 1
    12f2:	09 95       	icall
    12f4:	38 c0       	rjmp	.+112    	; 0x1366 <__vector_36+0x230>
		rprintf("I2C: ST->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for reading (data must be transmitted back to master)
		// set state
		I2cState = I2C_SLAVE_TX;
    12f6:	84 e0       	ldi	r24, 0x04	; 4
    12f8:	80 93 b2 01 	sts	0x01B2, r24
		// request data from application
		if(i2cSlaveTransmit) I2cSendDataLength = i2cSlaveTransmit(I2C_SEND_DATA_BUFFER_SIZE, I2cSendData);
    12fc:	e0 91 fa 01 	lds	r30, 0x01FA
    1300:	f0 91 fb 01 	lds	r31, 0x01FB
    1304:	30 97       	sbiw	r30, 0x00	; 0
    1306:	31 f0       	breq	.+12     	; 0x1314 <__vector_36+0x1de>
    1308:	80 e2       	ldi	r24, 0x20	; 32
    130a:	66 eb       	ldi	r22, 0xB6	; 182
    130c:	71 e0       	ldi	r23, 0x01	; 1
    130e:	09 95       	icall
    1310:	80 93 b5 01 	sts	0x01B5, r24
		// reset data index
		I2cSendDataIndex = 0;
    1314:	10 92 b4 01 	sts	0x01B4, r1
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: ST->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// transmit data byte
		outb(TWDR, I2cSendData[I2cSendDataIndex++]);
    1318:	80 91 b4 01 	lds	r24, 0x01B4
    131c:	e8 2f       	mov	r30, r24
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	ea 54       	subi	r30, 0x4A	; 74
    1322:	fe 4f       	sbci	r31, 0xFE	; 254
    1324:	90 81       	ld	r25, Z
    1326:	90 93 bb 00 	sts	0x00BB, r25
    132a:	8f 5f       	subi	r24, 0xFF	; 255
    132c:	80 93 b4 01 	sts	0x01B4, r24
		if(I2cSendDataIndex < I2cSendDataLength)
    1330:	90 91 b5 01 	lds	r25, 0x01B5
    1334:	89 17       	cp	r24, r25
    1336:	28 f4       	brcc	.+10     	; 0x1342 <__vector_36+0x20c>
			// expect ACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    1338:	80 91 bc 00 	lds	r24, 0x00BC
    133c:	8f 70       	andi	r24, 0x0F	; 15
    133e:	80 6c       	ori	r24, 0xC0	; 192
    1340:	04 c0       	rjmp	.+8      	; 0x134a <__vector_36+0x214>
		else
			// expect NACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    1342:	80 91 bc 00 	lds	r24, 0x00BC
    1346:	8f 70       	andi	r24, 0x0F	; 15
    1348:	80 68       	ori	r24, 0x80	; 128
    134a:	80 93 bc 00 	sts	0x00BC, r24
    134e:	0d c0       	rjmp	.+26     	; 0x136a <__vector_36+0x234>
		rprintf("I2C: ST->DATA_NACK or LAST_DATA\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// all done
		// switch to open slave
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    1350:	80 91 bc 00 	lds	r24, 0x00BC
    1354:	8f 70       	andi	r24, 0x0F	; 15
    1356:	80 6c       	ori	r24, 0xC0	; 192
    1358:	04 c0       	rjmp	.+8      	; 0x1362 <__vector_36+0x22c>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: BUS_ERROR\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// reset internal hardware and release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTO)|BV(TWEA));
    135a:	80 91 bc 00 	lds	r24, 0x00BC
    135e:	8f 70       	andi	r24, 0x0F	; 15
    1360:	80 6d       	ori	r24, 0xD0	; 208
    1362:	80 93 bc 00 	sts	0x00BC, r24
		// set state
		I2cState = I2C_IDLE;
    1366:	10 92 b2 01 	sts	0x01B2, r1
		break;
	}
}
    136a:	ff 91       	pop	r31
    136c:	ef 91       	pop	r30
    136e:	bf 91       	pop	r27
    1370:	af 91       	pop	r26
    1372:	9f 91       	pop	r25
    1374:	8f 91       	pop	r24
    1376:	7f 91       	pop	r23
    1378:	6f 91       	pop	r22
    137a:	5f 91       	pop	r21
    137c:	4f 91       	pop	r20
    137e:	3f 91       	pop	r19
    1380:	2f 91       	pop	r18
    1382:	0f 90       	pop	r0
    1384:	0f be       	out	0x3f, r0	; 63
    1386:	0f 90       	pop	r0
    1388:	1f 90       	pop	r1
    138a:	18 95       	reti

0000138c <__mulsi3>:
    138c:	62 9f       	mul	r22, r18
    138e:	d0 01       	movw	r26, r0
    1390:	73 9f       	mul	r23, r19
    1392:	f0 01       	movw	r30, r0
    1394:	82 9f       	mul	r24, r18
    1396:	e0 0d       	add	r30, r0
    1398:	f1 1d       	adc	r31, r1
    139a:	64 9f       	mul	r22, r20
    139c:	e0 0d       	add	r30, r0
    139e:	f1 1d       	adc	r31, r1
    13a0:	92 9f       	mul	r25, r18
    13a2:	f0 0d       	add	r31, r0
    13a4:	83 9f       	mul	r24, r19
    13a6:	f0 0d       	add	r31, r0
    13a8:	74 9f       	mul	r23, r20
    13aa:	f0 0d       	add	r31, r0
    13ac:	65 9f       	mul	r22, r21
    13ae:	f0 0d       	add	r31, r0
    13b0:	99 27       	eor	r25, r25
    13b2:	72 9f       	mul	r23, r18
    13b4:	b0 0d       	add	r27, r0
    13b6:	e1 1d       	adc	r30, r1
    13b8:	f9 1f       	adc	r31, r25
    13ba:	63 9f       	mul	r22, r19
    13bc:	b0 0d       	add	r27, r0
    13be:	e1 1d       	adc	r30, r1
    13c0:	f9 1f       	adc	r31, r25
    13c2:	bd 01       	movw	r22, r26
    13c4:	cf 01       	movw	r24, r30
    13c6:	11 24       	eor	r1, r1
    13c8:	08 95       	ret

000013ca <__udivmodhi4>:
    13ca:	aa 1b       	sub	r26, r26
    13cc:	bb 1b       	sub	r27, r27
    13ce:	51 e1       	ldi	r21, 0x11	; 17
    13d0:	07 c0       	rjmp	.+14     	; 0x13e0 <__udivmodhi4_ep>

000013d2 <__udivmodhi4_loop>:
    13d2:	aa 1f       	adc	r26, r26
    13d4:	bb 1f       	adc	r27, r27
    13d6:	a6 17       	cp	r26, r22
    13d8:	b7 07       	cpc	r27, r23
    13da:	10 f0       	brcs	.+4      	; 0x13e0 <__udivmodhi4_ep>
    13dc:	a6 1b       	sub	r26, r22
    13de:	b7 0b       	sbc	r27, r23

000013e0 <__udivmodhi4_ep>:
    13e0:	88 1f       	adc	r24, r24
    13e2:	99 1f       	adc	r25, r25
    13e4:	5a 95       	dec	r21
    13e6:	a9 f7       	brne	.-22     	; 0x13d2 <__udivmodhi4_loop>
    13e8:	80 95       	com	r24
    13ea:	90 95       	com	r25
    13ec:	bc 01       	movw	r22, r24
    13ee:	cd 01       	movw	r24, r26
    13f0:	08 95       	ret

000013f2 <__udivmodsi4>:
    13f2:	a1 e2       	ldi	r26, 0x21	; 33
    13f4:	1a 2e       	mov	r1, r26
    13f6:	aa 1b       	sub	r26, r26
    13f8:	bb 1b       	sub	r27, r27
    13fa:	fd 01       	movw	r30, r26
    13fc:	0d c0       	rjmp	.+26     	; 0x1418 <__udivmodsi4_ep>

000013fe <__udivmodsi4_loop>:
    13fe:	aa 1f       	adc	r26, r26
    1400:	bb 1f       	adc	r27, r27
    1402:	ee 1f       	adc	r30, r30
    1404:	ff 1f       	adc	r31, r31
    1406:	a2 17       	cp	r26, r18
    1408:	b3 07       	cpc	r27, r19
    140a:	e4 07       	cpc	r30, r20
    140c:	f5 07       	cpc	r31, r21
    140e:	20 f0       	brcs	.+8      	; 0x1418 <__udivmodsi4_ep>
    1410:	a2 1b       	sub	r26, r18
    1412:	b3 0b       	sbc	r27, r19
    1414:	e4 0b       	sbc	r30, r20
    1416:	f5 0b       	sbc	r31, r21

00001418 <__udivmodsi4_ep>:
    1418:	66 1f       	adc	r22, r22
    141a:	77 1f       	adc	r23, r23
    141c:	88 1f       	adc	r24, r24
    141e:	99 1f       	adc	r25, r25
    1420:	1a 94       	dec	r1
    1422:	69 f7       	brne	.-38     	; 0x13fe <__udivmodsi4_loop>
    1424:	60 95       	com	r22
    1426:	70 95       	com	r23
    1428:	80 95       	com	r24
    142a:	90 95       	com	r25
    142c:	9b 01       	movw	r18, r22
    142e:	ac 01       	movw	r20, r24
    1430:	bd 01       	movw	r22, r26
    1432:	cf 01       	movw	r24, r30
    1434:	08 95       	ret

00001436 <do_rand>:
    1436:	a0 e0       	ldi	r26, 0x00	; 0
    1438:	b0 e0       	ldi	r27, 0x00	; 0
    143a:	e0 e2       	ldi	r30, 0x20	; 32
    143c:	fa e0       	ldi	r31, 0x0A	; 10
    143e:	5f c1       	rjmp	.+702    	; 0x16fe <__prologue_saves__+0x10>
    1440:	ec 01       	movw	r28, r24
    1442:	68 81       	ld	r22, Y
    1444:	79 81       	ldd	r23, Y+1	; 0x01
    1446:	8a 81       	ldd	r24, Y+2	; 0x02
    1448:	9b 81       	ldd	r25, Y+3	; 0x03
    144a:	61 15       	cp	r22, r1
    144c:	71 05       	cpc	r23, r1
    144e:	81 05       	cpc	r24, r1
    1450:	91 05       	cpc	r25, r1
    1452:	21 f4       	brne	.+8      	; 0x145c <do_rand+0x26>
    1454:	64 e2       	ldi	r22, 0x24	; 36
    1456:	79 ed       	ldi	r23, 0xD9	; 217
    1458:	8b e5       	ldi	r24, 0x5B	; 91
    145a:	97 e0       	ldi	r25, 0x07	; 7
    145c:	2d e1       	ldi	r18, 0x1D	; 29
    145e:	33 ef       	ldi	r19, 0xF3	; 243
    1460:	41 e0       	ldi	r20, 0x01	; 1
    1462:	50 e0       	ldi	r21, 0x00	; 0
    1464:	29 d1       	rcall	.+594    	; 0x16b8 <__divmodsi4>
    1466:	79 01       	movw	r14, r18
    1468:	8a 01       	movw	r16, r20
    146a:	27 ea       	ldi	r18, 0xA7	; 167
    146c:	31 e4       	ldi	r19, 0x41	; 65
    146e:	40 e0       	ldi	r20, 0x00	; 0
    1470:	50 e0       	ldi	r21, 0x00	; 0
    1472:	8c df       	rcall	.-232    	; 0x138c <__mulsi3>
    1474:	5b 01       	movw	r10, r22
    1476:	6c 01       	movw	r12, r24
    1478:	c8 01       	movw	r24, r16
    147a:	b7 01       	movw	r22, r14
    147c:	2c ee       	ldi	r18, 0xEC	; 236
    147e:	34 ef       	ldi	r19, 0xF4	; 244
    1480:	4f ef       	ldi	r20, 0xFF	; 255
    1482:	5f ef       	ldi	r21, 0xFF	; 255
    1484:	83 df       	rcall	.-250    	; 0x138c <__mulsi3>
    1486:	6a 0d       	add	r22, r10
    1488:	7b 1d       	adc	r23, r11
    148a:	8c 1d       	adc	r24, r12
    148c:	9d 1d       	adc	r25, r13
    148e:	97 ff       	sbrs	r25, 7
    1490:	04 c0       	rjmp	.+8      	; 0x149a <do_rand+0x64>
    1492:	61 50       	subi	r22, 0x01	; 1
    1494:	70 40       	sbci	r23, 0x00	; 0
    1496:	80 40       	sbci	r24, 0x00	; 0
    1498:	90 48       	sbci	r25, 0x80	; 128
    149a:	68 83       	st	Y, r22
    149c:	79 83       	std	Y+1, r23	; 0x01
    149e:	8a 83       	std	Y+2, r24	; 0x02
    14a0:	9b 83       	std	Y+3, r25	; 0x03
    14a2:	7f 77       	andi	r23, 0x7F	; 127
    14a4:	cb 01       	movw	r24, r22
    14a6:	cd b7       	in	r28, 0x3d	; 61
    14a8:	de b7       	in	r29, 0x3e	; 62
    14aa:	ea e0       	ldi	r30, 0x0A	; 10
    14ac:	44 c1       	rjmp	.+648    	; 0x1736 <__epilogue_restores__+0x10>

000014ae <rand_r>:
    14ae:	c3 cf       	rjmp	.-122    	; 0x1436 <do_rand>

000014b0 <rand>:
    14b0:	8e ea       	ldi	r24, 0xAE	; 174
    14b2:	91 e0       	ldi	r25, 0x01	; 1
    14b4:	c0 cf       	rjmp	.-128    	; 0x1436 <do_rand>

000014b6 <srand>:
    14b6:	a0 e0       	ldi	r26, 0x00	; 0
    14b8:	b0 e0       	ldi	r27, 0x00	; 0
    14ba:	80 93 ae 01 	sts	0x01AE, r24
    14be:	90 93 af 01 	sts	0x01AF, r25
    14c2:	a0 93 b0 01 	sts	0x01B0, r26
    14c6:	b0 93 b1 01 	sts	0x01B1, r27
    14ca:	08 95       	ret

000014cc <atoi>:
    14cc:	fc 01       	movw	r30, r24
    14ce:	88 27       	eor	r24, r24
    14d0:	99 27       	eor	r25, r25
    14d2:	e8 94       	clt
    14d4:	21 91       	ld	r18, Z+
    14d6:	20 32       	cpi	r18, 0x20	; 32
    14d8:	e9 f3       	breq	.-6      	; 0x14d4 <atoi+0x8>
    14da:	29 30       	cpi	r18, 0x09	; 9
    14dc:	10 f0       	brcs	.+4      	; 0x14e2 <atoi+0x16>
    14de:	2e 30       	cpi	r18, 0x0E	; 14
    14e0:	c8 f3       	brcs	.-14     	; 0x14d4 <atoi+0x8>
    14e2:	2b 32       	cpi	r18, 0x2B	; 43
    14e4:	39 f0       	breq	.+14     	; 0x14f4 <atoi+0x28>
    14e6:	2d 32       	cpi	r18, 0x2D	; 45
    14e8:	31 f4       	brne	.+12     	; 0x14f6 <atoi+0x2a>
    14ea:	68 94       	set
    14ec:	03 c0       	rjmp	.+6      	; 0x14f4 <atoi+0x28>
    14ee:	5c d0       	rcall	.+184    	; 0x15a8 <__mulhi_const_10>
    14f0:	82 0f       	add	r24, r18
    14f2:	91 1d       	adc	r25, r1
    14f4:	21 91       	ld	r18, Z+
    14f6:	20 53       	subi	r18, 0x30	; 48
    14f8:	2a 30       	cpi	r18, 0x0A	; 10
    14fa:	c8 f3       	brcs	.-14     	; 0x14ee <atoi+0x22>
    14fc:	1e f4       	brtc	.+6      	; 0x1504 <atoi+0x38>
    14fe:	90 95       	com	r25
    1500:	81 95       	neg	r24
    1502:	9f 4f       	sbci	r25, 0xFF	; 255
    1504:	08 95       	ret

00001506 <itoa>:
    1506:	fb 01       	movw	r30, r22
    1508:	9f 01       	movw	r18, r30
    150a:	e8 94       	clt
    150c:	42 30       	cpi	r20, 0x02	; 2
    150e:	bc f0       	brlt	.+46     	; 0x153e <itoa+0x38>
    1510:	45 32       	cpi	r20, 0x25	; 37
    1512:	ac f4       	brge	.+42     	; 0x153e <itoa+0x38>
    1514:	4a 30       	cpi	r20, 0x0A	; 10
    1516:	29 f4       	brne	.+10     	; 0x1522 <itoa+0x1c>
    1518:	97 fb       	bst	r25, 7
    151a:	1e f4       	brtc	.+6      	; 0x1522 <itoa+0x1c>
    151c:	90 95       	com	r25
    151e:	81 95       	neg	r24
    1520:	9f 4f       	sbci	r25, 0xFF	; 255
    1522:	64 2f       	mov	r22, r20
    1524:	77 27       	eor	r23, r23
    1526:	51 df       	rcall	.-350    	; 0x13ca <__udivmodhi4>
    1528:	80 5d       	subi	r24, 0xD0	; 208
    152a:	8a 33       	cpi	r24, 0x3A	; 58
    152c:	0c f0       	brlt	.+2      	; 0x1530 <itoa+0x2a>
    152e:	89 5d       	subi	r24, 0xD9	; 217
    1530:	81 93       	st	Z+, r24
    1532:	cb 01       	movw	r24, r22
    1534:	00 97       	sbiw	r24, 0x00	; 0
    1536:	a9 f7       	brne	.-22     	; 0x1522 <itoa+0x1c>
    1538:	16 f4       	brtc	.+4      	; 0x153e <itoa+0x38>
    153a:	5d e2       	ldi	r21, 0x2D	; 45
    153c:	51 93       	st	Z+, r21
    153e:	10 82       	st	Z, r1
    1540:	c9 01       	movw	r24, r18
    1542:	aa c0       	rjmp	.+340    	; 0x1698 <strrev>

00001544 <ltoa>:
    1544:	fa 01       	movw	r30, r20
    1546:	cf 93       	push	r28
    1548:	ff 93       	push	r31
    154a:	ef 93       	push	r30
    154c:	22 30       	cpi	r18, 0x02	; 2
    154e:	3c f1       	brlt	.+78     	; 0x159e <ltoa+0x5a>
    1550:	25 32       	cpi	r18, 0x25	; 37
    1552:	2c f5       	brge	.+74     	; 0x159e <ltoa+0x5a>
    1554:	c2 2f       	mov	r28, r18
    1556:	e8 94       	clt
    1558:	ca 30       	cpi	r28, 0x0A	; 10
    155a:	49 f4       	brne	.+18     	; 0x156e <ltoa+0x2a>
    155c:	97 fb       	bst	r25, 7
    155e:	3e f4       	brtc	.+14     	; 0x156e <ltoa+0x2a>
    1560:	90 95       	com	r25
    1562:	80 95       	com	r24
    1564:	70 95       	com	r23
    1566:	61 95       	neg	r22
    1568:	7f 4f       	sbci	r23, 0xFF	; 255
    156a:	8f 4f       	sbci	r24, 0xFF	; 255
    156c:	9f 4f       	sbci	r25, 0xFF	; 255
    156e:	2c 2f       	mov	r18, r28
    1570:	33 27       	eor	r19, r19
    1572:	44 27       	eor	r20, r20
    1574:	55 27       	eor	r21, r21
    1576:	ff 93       	push	r31
    1578:	ef 93       	push	r30
    157a:	3b df       	rcall	.-394    	; 0x13f2 <__udivmodsi4>
    157c:	ef 91       	pop	r30
    157e:	ff 91       	pop	r31
    1580:	60 5d       	subi	r22, 0xD0	; 208
    1582:	6a 33       	cpi	r22, 0x3A	; 58
    1584:	0c f0       	brlt	.+2      	; 0x1588 <ltoa+0x44>
    1586:	69 5d       	subi	r22, 0xD9	; 217
    1588:	61 93       	st	Z+, r22
    158a:	b9 01       	movw	r22, r18
    158c:	ca 01       	movw	r24, r20
    158e:	60 50       	subi	r22, 0x00	; 0
    1590:	70 40       	sbci	r23, 0x00	; 0
    1592:	80 40       	sbci	r24, 0x00	; 0
    1594:	90 40       	sbci	r25, 0x00	; 0
    1596:	59 f7       	brne	.-42     	; 0x156e <ltoa+0x2a>
    1598:	16 f4       	brtc	.+4      	; 0x159e <ltoa+0x5a>
    159a:	cd e2       	ldi	r28, 0x2D	; 45
    159c:	c1 93       	st	Z+, r28
    159e:	10 82       	st	Z, r1
    15a0:	8f 91       	pop	r24
    15a2:	9f 91       	pop	r25
    15a4:	cf 91       	pop	r28
    15a6:	78 c0       	rjmp	.+240    	; 0x1698 <strrev>

000015a8 <__mulhi_const_10>:
    15a8:	7a e0       	ldi	r23, 0x0A	; 10
    15aa:	97 9f       	mul	r25, r23
    15ac:	90 2d       	mov	r25, r0
    15ae:	87 9f       	mul	r24, r23
    15b0:	80 2d       	mov	r24, r0
    15b2:	91 0d       	add	r25, r1
    15b4:	11 24       	eor	r1, r1
    15b6:	08 95       	ret

000015b8 <utoa>:
    15b8:	fb 01       	movw	r30, r22
    15ba:	9f 01       	movw	r18, r30
    15bc:	42 30       	cpi	r20, 0x02	; 2
    15be:	6c f0       	brlt	.+26     	; 0x15da <utoa+0x22>
    15c0:	45 32       	cpi	r20, 0x25	; 37
    15c2:	5c f4       	brge	.+22     	; 0x15da <utoa+0x22>
    15c4:	64 2f       	mov	r22, r20
    15c6:	77 27       	eor	r23, r23
    15c8:	00 df       	rcall	.-512    	; 0x13ca <__udivmodhi4>
    15ca:	80 5d       	subi	r24, 0xD0	; 208
    15cc:	8a 33       	cpi	r24, 0x3A	; 58
    15ce:	0c f0       	brlt	.+2      	; 0x15d2 <utoa+0x1a>
    15d0:	89 5d       	subi	r24, 0xD9	; 217
    15d2:	81 93       	st	Z+, r24
    15d4:	cb 01       	movw	r24, r22
    15d6:	00 97       	sbiw	r24, 0x00	; 0
    15d8:	a9 f7       	brne	.-22     	; 0x15c4 <utoa+0xc>
    15da:	10 82       	st	Z, r1
    15dc:	c9 01       	movw	r24, r18
    15de:	5c c0       	rjmp	.+184    	; 0x1698 <strrev>

000015e0 <fgetc>:
    15e0:	cf 93       	push	r28
    15e2:	df 93       	push	r29
    15e4:	ec 01       	movw	r28, r24
    15e6:	3b 81       	ldd	r19, Y+3	; 0x03
    15e8:	30 ff       	sbrs	r19, 0
    15ea:	36 c0       	rjmp	.+108    	; 0x1658 <fgetc+0x78>
    15ec:	36 ff       	sbrs	r19, 6
    15ee:	09 c0       	rjmp	.+18     	; 0x1602 <fgetc+0x22>
    15f0:	3f 7b       	andi	r19, 0xBF	; 191
    15f2:	3b 83       	std	Y+3, r19	; 0x03
    15f4:	8e 81       	ldd	r24, Y+6	; 0x06
    15f6:	9f 81       	ldd	r25, Y+7	; 0x07
    15f8:	01 96       	adiw	r24, 0x01	; 1
    15fa:	9f 83       	std	Y+7, r25	; 0x07
    15fc:	8e 83       	std	Y+6, r24	; 0x06
    15fe:	2a 81       	ldd	r18, Y+2	; 0x02
    1600:	29 c0       	rjmp	.+82     	; 0x1654 <fgetc+0x74>
    1602:	32 ff       	sbrs	r19, 2
    1604:	0f c0       	rjmp	.+30     	; 0x1624 <fgetc+0x44>
    1606:	e8 81       	ld	r30, Y
    1608:	f9 81       	ldd	r31, Y+1	; 0x01
    160a:	80 81       	ld	r24, Z
    160c:	99 27       	eor	r25, r25
    160e:	87 fd       	sbrc	r24, 7
    1610:	90 95       	com	r25
    1612:	00 97       	sbiw	r24, 0x00	; 0
    1614:	19 f4       	brne	.+6      	; 0x161c <fgetc+0x3c>
    1616:	30 62       	ori	r19, 0x20	; 32
    1618:	3b 83       	std	Y+3, r19	; 0x03
    161a:	1e c0       	rjmp	.+60     	; 0x1658 <fgetc+0x78>
    161c:	31 96       	adiw	r30, 0x01	; 1
    161e:	f9 83       	std	Y+1, r31	; 0x01
    1620:	e8 83       	st	Y, r30
    1622:	11 c0       	rjmp	.+34     	; 0x1646 <fgetc+0x66>
    1624:	ea 85       	ldd	r30, Y+10	; 0x0a
    1626:	fb 85       	ldd	r31, Y+11	; 0x0b
    1628:	ce 01       	movw	r24, r28
    162a:	09 95       	icall
    162c:	97 ff       	sbrs	r25, 7
    162e:	0b c0       	rjmp	.+22     	; 0x1646 <fgetc+0x66>
    1630:	2b 81       	ldd	r18, Y+3	; 0x03
    1632:	3f ef       	ldi	r19, 0xFF	; 255
    1634:	8f 3f       	cpi	r24, 0xFF	; 255
    1636:	93 07       	cpc	r25, r19
    1638:	11 f4       	brne	.+4      	; 0x163e <fgetc+0x5e>
    163a:	80 e1       	ldi	r24, 0x10	; 16
    163c:	01 c0       	rjmp	.+2      	; 0x1640 <fgetc+0x60>
    163e:	80 e2       	ldi	r24, 0x20	; 32
    1640:	82 2b       	or	r24, r18
    1642:	8b 83       	std	Y+3, r24	; 0x03
    1644:	09 c0       	rjmp	.+18     	; 0x1658 <fgetc+0x78>
    1646:	2e 81       	ldd	r18, Y+6	; 0x06
    1648:	3f 81       	ldd	r19, Y+7	; 0x07
    164a:	2f 5f       	subi	r18, 0xFF	; 255
    164c:	3f 4f       	sbci	r19, 0xFF	; 255
    164e:	3f 83       	std	Y+7, r19	; 0x07
    1650:	2e 83       	std	Y+6, r18	; 0x06
    1652:	28 2f       	mov	r18, r24
    1654:	30 e0       	ldi	r19, 0x00	; 0
    1656:	02 c0       	rjmp	.+4      	; 0x165c <fgetc+0x7c>
    1658:	2f ef       	ldi	r18, 0xFF	; 255
    165a:	3f ef       	ldi	r19, 0xFF	; 255
    165c:	c9 01       	movw	r24, r18
    165e:	df 91       	pop	r29
    1660:	cf 91       	pop	r28
    1662:	08 95       	ret

00001664 <__eeupd_byte_m32u4>:
    1664:	26 2f       	mov	r18, r22

00001666 <__eeupd_r18_m32u4>:
    1666:	f9 99       	sbic	0x1f, 1	; 31
    1668:	fe cf       	rjmp	.-4      	; 0x1666 <__eeupd_r18_m32u4>
    166a:	92 bd       	out	0x22, r25	; 34
    166c:	81 bd       	out	0x21, r24	; 33
    166e:	f8 9a       	sbi	0x1f, 0	; 31
    1670:	01 97       	sbiw	r24, 0x01	; 1
    1672:	00 b4       	in	r0, 0x20	; 32
    1674:	02 16       	cp	r0, r18
    1676:	39 f0       	breq	.+14     	; 0x1686 <__eeupd_r18_m32u4+0x20>
    1678:	1f ba       	out	0x1f, r1	; 31
    167a:	20 bd       	out	0x20, r18	; 32
    167c:	0f b6       	in	r0, 0x3f	; 63
    167e:	f8 94       	cli
    1680:	fa 9a       	sbi	0x1f, 2	; 31
    1682:	f9 9a       	sbi	0x1f, 1	; 31
    1684:	0f be       	out	0x3f, r0	; 63
    1686:	08 95       	ret

00001688 <__eeupd_dword_m32u4>:
    1688:	03 96       	adiw	r24, 0x03	; 3
    168a:	27 2f       	mov	r18, r23
    168c:	ec df       	rcall	.-40     	; 0x1666 <__eeupd_r18_m32u4>
    168e:	ea df       	rcall	.-44     	; 0x1664 <__eeupd_byte_m32u4>
    1690:	25 2f       	mov	r18, r21
    1692:	e9 df       	rcall	.-46     	; 0x1666 <__eeupd_r18_m32u4>
    1694:	24 2f       	mov	r18, r20
    1696:	e7 cf       	rjmp	.-50     	; 0x1666 <__eeupd_r18_m32u4>

00001698 <strrev>:
    1698:	dc 01       	movw	r26, r24
    169a:	fc 01       	movw	r30, r24
    169c:	67 2f       	mov	r22, r23
    169e:	71 91       	ld	r23, Z+
    16a0:	77 23       	and	r23, r23
    16a2:	e1 f7       	brne	.-8      	; 0x169c <strrev+0x4>
    16a4:	32 97       	sbiw	r30, 0x02	; 2
    16a6:	04 c0       	rjmp	.+8      	; 0x16b0 <strrev+0x18>
    16a8:	7c 91       	ld	r23, X
    16aa:	6d 93       	st	X+, r22
    16ac:	70 83       	st	Z, r23
    16ae:	62 91       	ld	r22, -Z
    16b0:	ae 17       	cp	r26, r30
    16b2:	bf 07       	cpc	r27, r31
    16b4:	c8 f3       	brcs	.-14     	; 0x16a8 <strrev+0x10>
    16b6:	08 95       	ret

000016b8 <__divmodsi4>:
    16b8:	97 fb       	bst	r25, 7
    16ba:	09 2e       	mov	r0, r25
    16bc:	05 26       	eor	r0, r21
    16be:	0e d0       	rcall	.+28     	; 0x16dc <__divmodsi4_neg1>
    16c0:	57 fd       	sbrc	r21, 7
    16c2:	04 d0       	rcall	.+8      	; 0x16cc <__divmodsi4_neg2>
    16c4:	96 de       	rcall	.-724    	; 0x13f2 <__udivmodsi4>
    16c6:	0a d0       	rcall	.+20     	; 0x16dc <__divmodsi4_neg1>
    16c8:	00 1c       	adc	r0, r0
    16ca:	38 f4       	brcc	.+14     	; 0x16da <__divmodsi4_exit>

000016cc <__divmodsi4_neg2>:
    16cc:	50 95       	com	r21
    16ce:	40 95       	com	r20
    16d0:	30 95       	com	r19
    16d2:	21 95       	neg	r18
    16d4:	3f 4f       	sbci	r19, 0xFF	; 255
    16d6:	4f 4f       	sbci	r20, 0xFF	; 255
    16d8:	5f 4f       	sbci	r21, 0xFF	; 255

000016da <__divmodsi4_exit>:
    16da:	08 95       	ret

000016dc <__divmodsi4_neg1>:
    16dc:	f6 f7       	brtc	.-4      	; 0x16da <__divmodsi4_exit>
    16de:	90 95       	com	r25
    16e0:	80 95       	com	r24
    16e2:	70 95       	com	r23
    16e4:	61 95       	neg	r22
    16e6:	7f 4f       	sbci	r23, 0xFF	; 255
    16e8:	8f 4f       	sbci	r24, 0xFF	; 255
    16ea:	9f 4f       	sbci	r25, 0xFF	; 255
    16ec:	08 95       	ret

000016ee <__prologue_saves__>:
    16ee:	2f 92       	push	r2
    16f0:	3f 92       	push	r3
    16f2:	4f 92       	push	r4
    16f4:	5f 92       	push	r5
    16f6:	6f 92       	push	r6
    16f8:	7f 92       	push	r7
    16fa:	8f 92       	push	r8
    16fc:	9f 92       	push	r9
    16fe:	af 92       	push	r10
    1700:	bf 92       	push	r11
    1702:	cf 92       	push	r12
    1704:	df 92       	push	r13
    1706:	ef 92       	push	r14
    1708:	ff 92       	push	r15
    170a:	0f 93       	push	r16
    170c:	1f 93       	push	r17
    170e:	cf 93       	push	r28
    1710:	df 93       	push	r29
    1712:	cd b7       	in	r28, 0x3d	; 61
    1714:	de b7       	in	r29, 0x3e	; 62
    1716:	ca 1b       	sub	r28, r26
    1718:	db 0b       	sbc	r29, r27
    171a:	0f b6       	in	r0, 0x3f	; 63
    171c:	f8 94       	cli
    171e:	de bf       	out	0x3e, r29	; 62
    1720:	0f be       	out	0x3f, r0	; 63
    1722:	cd bf       	out	0x3d, r28	; 61
    1724:	09 94       	ijmp

00001726 <__epilogue_restores__>:
    1726:	2a 88       	ldd	r2, Y+18	; 0x12
    1728:	39 88       	ldd	r3, Y+17	; 0x11
    172a:	48 88       	ldd	r4, Y+16	; 0x10
    172c:	5f 84       	ldd	r5, Y+15	; 0x0f
    172e:	6e 84       	ldd	r6, Y+14	; 0x0e
    1730:	7d 84       	ldd	r7, Y+13	; 0x0d
    1732:	8c 84       	ldd	r8, Y+12	; 0x0c
    1734:	9b 84       	ldd	r9, Y+11	; 0x0b
    1736:	aa 84       	ldd	r10, Y+10	; 0x0a
    1738:	b9 84       	ldd	r11, Y+9	; 0x09
    173a:	c8 84       	ldd	r12, Y+8	; 0x08
    173c:	df 80       	ldd	r13, Y+7	; 0x07
    173e:	ee 80       	ldd	r14, Y+6	; 0x06
    1740:	fd 80       	ldd	r15, Y+5	; 0x05
    1742:	0c 81       	ldd	r16, Y+4	; 0x04
    1744:	1b 81       	ldd	r17, Y+3	; 0x03
    1746:	aa 81       	ldd	r26, Y+2	; 0x02
    1748:	b9 81       	ldd	r27, Y+1	; 0x01
    174a:	ce 0f       	add	r28, r30
    174c:	d1 1d       	adc	r29, r1
    174e:	0f b6       	in	r0, 0x3f	; 63
    1750:	f8 94       	cli
    1752:	de bf       	out	0x3e, r29	; 62
    1754:	0f be       	out	0x3f, r0	; 63
    1756:	cd bf       	out	0x3d, r28	; 61
    1758:	ed 01       	movw	r28, r26
    175a:	08 95       	ret

0000175c <_exit>:
    175c:	f8 94       	cli

0000175e <__stop_program>:
    175e:	ff cf       	rjmp	.-2      	; 0x175e <__stop_program>
