
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W6_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W6_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W6_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3591606
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.234 ; gain = 241.801 ; free physical = 90538 ; free virtual = 200982
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.521; parent = 2372.420; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.316; parent = 3039.238; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W6_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W6_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3119.203 ; gain = 321.770 ; free physical = 90454 ; free virtual = 200899
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.521; parent = 2372.420; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4092.285; parent = 3119.207; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3137.016 ; gain = 339.582 ; free physical = 90454 ; free virtual = 200899
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.521; parent = 2372.420; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.098; parent = 3137.020; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3137.016 ; gain = 339.582 ; free physical = 90454 ; free virtual = 200899
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.521; parent = 2372.420; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.098; parent = 3137.020; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3137.016 ; gain = 0.000 ; free physical = 90457 ; free virtual = 200902
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W6_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3306.734 ; gain = 0.000 ; free physical = 90507 ; free virtual = 200952
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3306.734 ; gain = 0.000 ; free physical = 90507 ; free virtual = 200952
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3306.734 ; gain = 509.301 ; free physical = 90561 ; free virtual = 201006
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.087; parent = 2389.986; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.801; parent = 3274.723; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3306.734 ; gain = 509.301 ; free physical = 90567 ; free virtual = 201012
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.087; parent = 2389.986; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.801; parent = 3274.723; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3306.734 ; gain = 509.301 ; free physical = 90567 ; free virtual = 201012
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.087; parent = 2389.986; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.801; parent = 3274.723; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3306.734 ; gain = 509.301 ; free physical = 90597 ; free virtual = 201043
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.087; parent = 2389.986; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.801; parent = 3274.723; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 124   
+---Registers : 
	               20 Bit    Registers := 124   
	               13 Bit    Registers := 127   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 3491.992 ; gain = 694.559 ; free physical = 90670 ; free virtual = 201127
Synthesis current peak Physical Memory [PSS] (MB): peak = 3063.376; parent = 2809.307; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4465.074; parent = 3491.996; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:25 . Memory (MB): peak = 3722.406 ; gain = 924.973 ; free physical = 90168 ; free virtual = 200625
Synthesis current peak Physical Memory [PSS] (MB): peak = 3259.942; parent = 3005.873; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4695.488; parent = 3722.410; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:26 . Memory (MB): peak = 3746.547 ; gain = 949.113 ; free physical = 90148 ; free virtual = 200606
Synthesis current peak Physical Memory [PSS] (MB): peak = 3280.392; parent = 3026.322; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4719.629; parent = 3746.551; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 4337.922 ; gain = 1540.488 ; free physical = 89778 ; free virtual = 200236
Synthesis current peak Physical Memory [PSS] (MB): peak = 3770.759; parent = 3516.689; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5311.004; parent = 4337.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:35 . Memory (MB): peak = 4337.922 ; gain = 1540.488 ; free physical = 89826 ; free virtual = 200284
Synthesis current peak Physical Memory [PSS] (MB): peak = 3770.759; parent = 3516.689; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5311.004; parent = 4337.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 4337.922 ; gain = 1540.488 ; free physical = 89826 ; free virtual = 200284
Synthesis current peak Physical Memory [PSS] (MB): peak = 3770.759; parent = 3516.689; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5311.004; parent = 4337.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 4337.922 ; gain = 1540.488 ; free physical = 89833 ; free virtual = 200291
Synthesis current peak Physical Memory [PSS] (MB): peak = 3770.759; parent = 3516.689; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5311.004; parent = 4337.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 4337.922 ; gain = 1540.488 ; free physical = 89834 ; free virtual = 200291
Synthesis current peak Physical Memory [PSS] (MB): peak = 3770.759; parent = 3516.689; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5311.004; parent = 4337.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 4337.922 ; gain = 1540.488 ; free physical = 89834 ; free virtual = 200291
Synthesis current peak Physical Memory [PSS] (MB): peak = 3770.759; parent = 3516.689; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5311.004; parent = 4337.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 4337.922 ; gain = 1540.488 ; free physical = 89834 ; free virtual = 200291
Synthesis current peak Physical Memory [PSS] (MB): peak = 3770.759; parent = 3516.689; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5311.004; parent = 4337.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1013|
|3     |LUT1   |   500|
|4     |LUT2   |  4854|
|5     |LUT3   |   750|
|6     |LUT4   |  2250|
|7     |LUT5   |  3125|
|8     |LUT6   |  5250|
|9     |FDRE   |  3514|
|10    |IBUF   |  3003|
|11    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 4337.922 ; gain = 1540.488 ; free physical = 89834 ; free virtual = 200291
Synthesis current peak Physical Memory [PSS] (MB): peak = 3770.759; parent = 3516.689; children = 254.101
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5311.004; parent = 4337.926; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:33 . Memory (MB): peak = 4337.922 ; gain = 1370.770 ; free physical = 89877 ; free virtual = 200335
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 4337.930 ; gain = 1540.488 ; free physical = 89877 ; free virtual = 200335
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4337.930 ; gain = 0.000 ; free physical = 89985 ; free virtual = 200443
INFO: [Netlist 29-17] Analyzing 4017 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W6_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4361.934 ; gain = 0.000 ; free physical = 90031 ; free virtual = 200489
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3004 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3003 instances

Synth Design complete, checksum: db9e99fc
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 4361.934 ; gain = 2657.320 ; free physical = 90264 ; free virtual = 200722
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W6_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W6_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4691.664 ; gain = 329.730 ; free physical = 89612 ; free virtual = 200070
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 19:24:57 2025...
