{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755761043799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755761043799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 21 15:24:03 2025 " "Processing started: Thu Aug 21 15:24:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755761043799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761043799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_epcq_controller -c fpga_epcq_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_epcq_controller -c fpga_epcq_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761043799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755761044358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755761044358 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NIOS.qsys " "Elaborating Platform Designer system entity \"NIOS.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761051295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:15 Progress: Loading Platform_Designer/NIOS.qsys " "2025.08.21.15:24:15 Progress: Loading Platform_Designer/NIOS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761055194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:15 Progress: Reading input file " "2025.08.21.15:24:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761055843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:15 Progress: Adding CLK \[clock_source 23.1\] " "2025.08.21.15:24:15 Progress: Adding CLK \[clock_source 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761055927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Parameterizing module CLK " "2025.08.21.15:24:16 Progress: Parameterizing module CLK" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Adding DEBUG \[altera_avalon_jtag_uart 23.1\] " "2025.08.21.15:24:16 Progress: Adding DEBUG \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Parameterizing module DEBUG " "2025.08.21.15:24:16 Progress: Parameterizing module DEBUG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Adding EPCQ \[altera_epcq_controller2 23.1\] " "2025.08.21.15:24:16 Progress: Adding EPCQ \[altera_epcq_controller2 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Parameterizing module EPCQ " "2025.08.21.15:24:16 Progress: Parameterizing module EPCQ" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Adding LED \[altera_avalon_pio 23.1\] " "2025.08.21.15:24:16 Progress: Adding LED \[altera_avalon_pio 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Parameterizing module LED " "2025.08.21.15:24:16 Progress: Parameterizing module LED" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Adding NIOS \[altera_nios2_gen2 23.1\] " "2025.08.21.15:24:16 Progress: Adding NIOS \[altera_nios2_gen2 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Parameterizing module NIOS " "2025.08.21.15:24:16 Progress: Parameterizing module NIOS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Adding RAM \[altera_avalon_onchip_memory2 23.1\] " "2025.08.21.15:24:16 Progress: Adding RAM \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Parameterizing module RAM " "2025.08.21.15:24:16 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Building connections " "2025.08.21.15:24:16 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Parameterizing connections " "2025.08.21.15:24:16 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:16 Progress: Validating " "2025.08.21.15:24:16 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761056866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.08.21.15:24:19 Progress: Done reading input file " "2025.08.21.15:24:19 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761059918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NIOS.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761061744 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NIOS.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable. " "NIOS.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761061744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS: Generating NIOS \"NIOS\" for QUARTUS_SYNTH " "NIOS: Generating NIOS \"NIOS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761062325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG: Starting RTL generation for module 'NIOS_DEBUG' " "DEBUG: Starting RTL generation for module 'NIOS_DEBUG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761069450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0002_DEBUG_gen//NIOS_DEBUG_component_configuration.pl --do_build_sim=0\}\] " "DEBUG:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0002_DEBUG_gen//NIOS_DEBUG_component_configuration.pl --do_build_sim=0\}\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761069451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG: Done RTL generation for module 'NIOS_DEBUG' " "DEBUG: Done RTL generation for module 'NIOS_DEBUG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761069741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG: \"NIOS\" instantiated altera_avalon_jtag_uart \"DEBUG\" " "DEBUG: \"NIOS\" instantiated altera_avalon_jtag_uart \"DEBUG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761069749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EPCQ: \"NIOS\" instantiated altera_epcq_controller2 \"EPCQ\" " "EPCQ: \"NIOS\" instantiated altera_epcq_controller2 \"EPCQ\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761072185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: Starting RTL generation for module 'NIOS_LED' " "LED: Starting RTL generation for module 'NIOS_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761072192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_LED --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0003_LED_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0003_LED_gen//NIOS_LED_component_configuration.pl --do_build_sim=0\}\] " "LED:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_LED --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0003_LED_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0003_LED_gen//NIOS_LED_component_configuration.pl --do_build_sim=0\}\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761072193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: Done RTL generation for module 'NIOS_LED' " "LED: Done RTL generation for module 'NIOS_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761072418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: \"NIOS\" instantiated altera_avalon_pio \"LED\" " "LED: \"NIOS\" instantiated altera_avalon_pio \"LED\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761072422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS: \"NIOS\" instantiated altera_nios2_gen2 \"NIOS\" " "NIOS: \"NIOS\" instantiated altera_nios2_gen2 \"NIOS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761073247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'NIOS_RAM' " "RAM: Starting RTL generation for module 'NIOS_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761073257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_RAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0004_RAM_gen//NIOS_RAM_component_configuration.pl --do_build_sim=0\}\] " "RAM:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_RAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0004_RAM_gen//NIOS_RAM_component_configuration.pl --do_build_sim=0\}\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761073258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'NIOS_RAM' " "RAM: Done RTL generation for module 'NIOS_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761073557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"NIOS\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"NIOS\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761073561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761078354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761078866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761079298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761079700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761080100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761080520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"NIOS\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"NIOS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761083937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"NIOS\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"NIOS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761083948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"NIOS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"NIOS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761083954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_inst_epcq_ctrl: \"EPCQ\" instantiated altera_asmi_parallel2 \"asmi2_inst_epcq_ctrl\" " "Asmi2_inst_epcq_ctrl: \"EPCQ\" instantiated altera_asmi_parallel2 \"asmi2_inst_epcq_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761084917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_adaption_0: \"EPCQ\" instantiated altera_qspi_address_adaption \"addr_adaption_0\" " "Addr_adaption_0: \"EPCQ\" instantiated altera_qspi_address_adaption \"addr_adaption_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761084920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'NIOS_NIOS_cpu' " "Cpu: Starting RTL generation for module 'NIOS_NIOS_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761084940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=NIOS_NIOS_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0008_cpu_gen//NIOS_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=NIOS_NIOS_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0321_8838747969245508133.dir/0008_cpu_gen//NIOS_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761084940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.08.21 15:24:45 (*) Starting Nios II generation " "Cpu: # 2025.08.21 15:24:45 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.08.21 15:24:45 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.08.21 15:24:45 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.08.21 15:24:45 (*)   Creating all objects for CPU " "Cpu: # 2025.08.21 15:24:45 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.08.21 15:24:46 (*)   Generating RTL from CPU objects " "Cpu: # 2025.08.21 15:24:46 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.08.21 15:24:46 (*)   Creating plain-text RTL " "Cpu: # 2025.08.21 15:24:46 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.08.21 15:24:46 (*) Done Nios II generation " "Cpu: # 2025.08.21 15:24:46 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'NIOS_NIOS_cpu' " "Cpu: Done RTL generation for module 'NIOS_NIOS_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOS\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOS\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_data_master_translator\" " "NIOS_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DEBUG_avalon_jtag_slave_translator\" " "DEBUG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"DEBUG_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_data_master_agent\" " "NIOS_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DEBUG_avalon_jtag_slave_agent\" " "DEBUG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"DEBUG_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DEBUG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DEBUG_avalon_jtag_slave_agent_rsp_fifo\" " "DEBUG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"DEBUG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761086783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761087753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_csr_controller \"csr_controller\" " "Csr_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_csr_controller \"csr_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761087771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avst_fifo: \"Generating: avst_fifo\" " "Avst_fifo: \"Generating: avst_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761087786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Xip_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_xip_controller \"xip_controller\" " "Xip_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_xip_controller \"xip_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761087789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_demultiplexer_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_demultiplexer \"merlin_demultiplexer_0\" " "Merlin_demultiplexer_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_demultiplexer \"merlin_demultiplexer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761087802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Multiplexer: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_multiplexer \"multiplexer\" " "Multiplexer: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_multiplexer \"multiplexer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761087816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761087818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_cmd_generator_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_cmd_generator \"asmi2_cmd_generator_0\" " "Asmi2_cmd_generator_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_cmd_generator \"asmi2_cmd_generator_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761087821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_qspi_interface_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_qspi_interface \"asmi2_qspi_interface_0\" " "Asmi2_qspi_interface_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_qspi_interface \"asmi2_qspi_interface_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761087837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761087844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avst_fifo: \"xip_controller\" instantiated altera_asmi2_xip_controller \"avst_fifo\" " "Avst_fifo: \"xip_controller\" instantiated altera_asmi2_xip_controller \"avst_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761087865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS: Done \"NIOS\" with 37 modules, 53 files " "NIOS: Done \"NIOS\" with 37 modules, 53 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761087867 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NIOS.qsys " "Finished elaborating Platform Designer system entity \"NIOS.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761088817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS " "Found entity 1: NIOS" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_irq_mapper " "Found entity 1: NIOS_irq_mapper" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_irq_mapper.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0 " "Found entity 1: NIOS_mm_interconnect_0" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOS_mm_interconnect_0_rsp_mux_001" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089066 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS_mm_interconnect_0_rsp_mux" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS_mm_interconnect_0_rsp_demux" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_mux_003 " "Found entity 1: NIOS_mm_interconnect_0_cmd_mux_003" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS_mm_interconnect_0_cmd_mux" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOS_mm_interconnect_0_cmd_demux_001" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS_mm_interconnect_0_cmd_demux" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755761089091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755761089091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_005_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_005_default_decode" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089092 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_005 " "Found entity 2: NIOS_mm_interconnect_0_router_005" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755761089096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755761089096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_002_default_decode" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089097 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_002 " "Found entity 2: NIOS_mm_interconnect_0_router_002" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755761089100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755761089101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_001_default_decode" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089102 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router_001 " "Found entity 2: NIOS_mm_interconnect_0_router_001" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755761089105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755761089105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS_mm_interconnect_0_router_default_decode" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089106 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_router " "Found entity 2: NIOS_mm_interconnect_0_router" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_RAM " "Found entity 1: NIOS_RAM" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_NIOS " "Found entity 1: NIOS_NIOS" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file platform_designer/nios/synthesis/submodules/nios_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_NIOS_cpu_register_bank_a_module " "Found entity 1: NIOS_NIOS_cpu_register_bank_a_module" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_NIOS_cpu_register_bank_b_module " "Found entity 2: NIOS_NIOS_cpu_register_bank_b_module" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_NIOS_cpu_nios2_oci_debug " "Found entity 3: NIOS_NIOS_cpu_nios2_oci_debug" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_NIOS_cpu_nios2_oci_break " "Found entity 4: NIOS_NIOS_cpu_nios2_oci_break" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_NIOS_cpu_nios2_oci_xbrk " "Found entity 5: NIOS_NIOS_cpu_nios2_oci_xbrk" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS_NIOS_cpu_nios2_oci_dbrk " "Found entity 6: NIOS_NIOS_cpu_nios2_oci_dbrk" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS_NIOS_cpu_nios2_oci_itrace " "Found entity 7: NIOS_NIOS_cpu_nios2_oci_itrace" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS_NIOS_cpu_nios2_oci_td_mode " "Found entity 8: NIOS_NIOS_cpu_nios2_oci_td_mode" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS_NIOS_cpu_nios2_oci_dtrace " "Found entity 9: NIOS_NIOS_cpu_nios2_oci_dtrace" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS_NIOS_cpu_nios2_oci_fifo " "Found entity 13: NIOS_NIOS_cpu_nios2_oci_fifo" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS_NIOS_cpu_nios2_oci_pib " "Found entity 14: NIOS_NIOS_cpu_nios2_oci_pib" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS_NIOS_cpu_nios2_oci_im " "Found entity 15: NIOS_NIOS_cpu_nios2_oci_im" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS_NIOS_cpu_nios2_performance_monitors " "Found entity 16: NIOS_NIOS_cpu_nios2_performance_monitors" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS_NIOS_cpu_nios2_avalon_reg " "Found entity 17: NIOS_NIOS_cpu_nios2_avalon_reg" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS_NIOS_cpu_ociram_sp_ram_module " "Found entity 18: NIOS_NIOS_cpu_ociram_sp_ram_module" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS_NIOS_cpu_nios2_ocimem " "Found entity 19: NIOS_NIOS_cpu_nios2_ocimem" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS_NIOS_cpu_nios2_oci " "Found entity 20: NIOS_NIOS_cpu_nios2_oci" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS_NIOS_cpu " "Found entity 21: NIOS_NIOS_cpu" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_NIOS_cpu_debug_slave_sysclk " "Found entity 1: NIOS_NIOS_cpu_debug_slave_sysclk" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_NIOS_cpu_debug_slave_tck " "Found entity 1: NIOS_NIOS_cpu_debug_slave_tck" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_tck.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_NIOS_cpu_debug_slave_wrapper " "Found entity 1: NIOS_NIOS_cpu_debug_slave_wrapper" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_NIOS_cpu_test_bench " "Found entity 1: NIOS_NIOS_cpu_test_bench" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_test_bench.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_led.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_LED " "Found entity 1: NIOS_LED" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_LED.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_epcq.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_epcq.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_EPCQ " "Found entity 1: NIOS_EPCQ" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_qspi_address_adaption.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_qspi_address_adaption.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_qspi_address_adaption " "Found entity 1: altera_qspi_address_adaption" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_qspi_address_adaption_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_qspi_address_adaption_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_qspi_address_adaption_core " "Found entity 1: altera_qspi_address_adaption_core" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_EPCQ_asmi2_inst_epcq_ctrl " "Found entity 1: NIOS_EPCQ_asmi2_inst_epcq_ctrl" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_qspi_interface_asmiblock " "Found entity 1: altera_asmi2_qspi_interface_asmiblock" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0 " "Found entity 1: NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_asmi2_cmd_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_asmi2_cmd_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_cmd_generator " "Found entity 1: altera_asmi2_cmd_generator" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intel_asmi2_data_adapter_32_8 " "Found entity 1: intel_asmi2_data_adapter_32_8" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intel_asmi2_data_adapter_8_32 " "Found entity 1: intel_asmi2_data_adapter_8_32" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer " "Found entity 1: NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0 " "Found entity 1: NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/altera_asmi2_xip_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/altera_asmi2_xip_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_xip_controller " "Found entity 1: altera_asmi2_xip_controller" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/avst_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/avst_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 avst_fifo " "Found entity 1: avst_fifo" {  } { { "Platform_Designer/NIOS/synthesis/submodules/avst_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/avst_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/nios/synthesis/submodules/nios_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller " "Found entity 1: NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/nios/synthesis/submodules/nios_debug.v 5 5 " "Found 5 design units, including 5 entities, in source file platform_designer/nios/synthesis/submodules/nios_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_DEBUG_sim_scfifo_w " "Found entity 1: NIOS_DEBUG_sim_scfifo_w" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089246 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_DEBUG_scfifo_w " "Found entity 2: NIOS_DEBUG_scfifo_w" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089246 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_DEBUG_sim_scfifo_r " "Found entity 3: NIOS_DEBUG_sim_scfifo_r" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089246 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_DEBUG_scfifo_r " "Found entity 4: NIOS_DEBUG_scfifo_r" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089246 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_DEBUG " "Found entity 5: NIOS_DEBUG" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_epcq_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_epcq_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_epcq_controller " "Found entity 1: fpga_epcq_controller" {  } { { "fpga_epcq_controller.bdf" "" { Schematic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/fpga_epcq_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089249 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/nios.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/nios.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/nios.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089253 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_debug.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_debug.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_debug.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_debug.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089255 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_epcq.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_epcq.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089258 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089260 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089262 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_csr_controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089265 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089268 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_multiplexer.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_multiplexer.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_multiplexer.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_epcq_asmi2_inst_epcq_ctrl_multiplexer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089270 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_led.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_LED.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_led.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_LED.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_led.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_led.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089271 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_nios.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089273 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_nios_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089277 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_debug_slave_sysclk.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_sysclk.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_nios_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089280 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_debug_slave_tck.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_tck.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_nios_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089283 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_debug_slave_wrapper.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_nios_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089286 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_test_bench.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_test_bench.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_nios_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089288 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_ram.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_ram.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_ram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089290 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_irq_mapper.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_irq_mapper.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089291 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089295 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089297 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089299 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089301 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089305 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux_003.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089307 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089309 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089311 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089313 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089315 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089317 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089321 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089324 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_asmi2_cmd_generator.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_asmi2_cmd_generator.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_asmi2_cmd_generator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_asmi2_cmd_generator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089328 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_asmi2_qspi_interface_asmiblock.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_asmi2_qspi_interface_asmiblock.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_asmi2_qspi_interface_asmiblock.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_asmi2_qspi_interface_asmiblock.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089331 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_asmi2_xip_controller.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_asmi2_xip_controller.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_asmi2_xip_controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_asmi2_xip_controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089333 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_avalon_sc_fifo.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089336 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_arbitrator.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089338 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_master_agent.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089342 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_master_translator.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089345 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_slave_agent.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089348 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_slave_translator.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089350 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_qspi_address_adaption.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_qspi_address_adaption.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_qspi_address_adaption.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_qspi_address_adaption.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089352 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_qspi_address_adaption_core.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_qspi_address_adaption_core.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_qspi_address_adaption_core.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_qspi_address_adaption_core.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089355 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_reset_controller.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089358 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_reset_synchronizer.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089361 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/avst_fifo.v C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/avst_fifo.v " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/avst_fifo.v\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/avst_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/avst_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/avst_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089363 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/intel_asmi2_data_adapter_32_8.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/intel_asmi2_data_adapter_32_8.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/intel_asmi2_data_adapter_32_8.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/intel_asmi2_data_adapter_32_8.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089366 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/intel_asmi2_data_adapter_8_32.sv C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv " "File \"c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/intel_asmi2_data_adapter_8_32.sv\" is a duplicate of already analyzed file \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1755761089367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/intel_asmi2_data_adapter_8_32.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios/submodules/intel_asmi2_data_adapter_8_32.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_epcq_controller " "Elaborating entity \"fpga_epcq_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755761089521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS NIOS:inst " "Elaborating entity \"NIOS\" for hierarchy \"NIOS:inst\"" {  } { { "fpga_epcq_controller.bdf" "inst" { Schematic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/fpga_epcq_controller.bdf" { { 296 336 568 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761089530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_DEBUG NIOS:inst\|NIOS_DEBUG:debug " "Elaborating entity \"NIOS_DEBUG\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "debug" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761089562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_DEBUG_scfifo_w NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w " "Elaborating entity \"NIOS_DEBUG_scfifo_w\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "the_NIOS_DEBUG_scfifo_w" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761089579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "wfifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761089799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761089815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761089816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761089816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761089816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761089816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761089816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761089816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761089816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761089816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761089816 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755761089816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/scfifo_cr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761089899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/a_dpfifo_e011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/scfifo_cr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761089931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761089956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761089956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761089958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6o7 " "Found entity 1: cntr_6o7" {  } { { "db/cntr_6o7.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/cntr_6o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761090034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761090034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6o7 NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw " "Elaborating entity \"cntr_6o7\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761090035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_gio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761090094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761090094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761090096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/cntr_qnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761090158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761090158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_w:the_NIOS_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/a_dpfifo_e011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761090159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_DEBUG_scfifo_r NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_r:the_NIOS_DEBUG_scfifo_r " "Elaborating entity \"NIOS_DEBUG_scfifo_r\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|NIOS_DEBUG_scfifo_r:the_NIOS_DEBUG_scfifo_r\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "the_NIOS_DEBUG_scfifo_r" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761090177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "NIOS_DEBUG_alt_jtag_atlantic" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761090481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761090516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic " "Instantiated megafunction \"NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761090517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761090517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761090517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761090517 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755761090517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS:inst\|NIOS_DEBUG:debug\|alt_jtag_atlantic:NIOS_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_EPCQ NIOS:inst\|NIOS_EPCQ:epcq " "Elaborating entity \"NIOS_EPCQ\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "epcq" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_EPCQ_asmi2_inst_epcq_ctrl NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl " "Elaborating entity \"NIOS_EPCQ_asmi2_inst_epcq_ctrl\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" "asmi2_inst_epcq_ctrl" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller " "Elaborating entity \"NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "csr_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091339 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_rd_status NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(157) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(157): object \"write_csr_rd_status\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_isr NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(160) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(160): object \"write_csr_isr\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_ier NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(161) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(161): object \"write_csr_ier\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_10 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(164) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(164): object \"write_csr_com_10\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_11 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(165) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(165): object \"write_csr_com_11\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_12 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(166) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(166): object \"write_csr_com_12\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_misc_14 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(168) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(168): object \"write_csr_misc_14\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_misc_15 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(169) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(169): object \"write_csr_misc_15\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_0 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(177) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(177): object \"write_csr_device_id_data_0\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(178) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(178): object \"write_csr_device_id_data_1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_2 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(179) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(179): object \"write_csr_device_id_data_2\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_3 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(180) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(180): object \"write_csr_device_id_data_3\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_4 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(181) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(181): object \"write_csr_device_id_data_4\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_enable NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(183) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(183): object \"read_csr_wr_enable\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_disable NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(184) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(184): object \"read_csr_wr_disable\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_status NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(185) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(185): object \"read_csr_wr_status\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_sector_erase NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(187) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(187): object \"read_csr_sector_erase\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091341 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_subsector_erase NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(188) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(188): object \"read_csr_subsector_erase\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_isr NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(189) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(189): object \"read_csr_isr\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_ier NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(190) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(190): object \"read_csr_ier\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_control NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(191) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(191): object \"read_csr_control\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_10 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(193) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(193): object \"read_csr_com_10\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_11 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(194) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(194): object \"read_csr_com_11\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_12 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(195) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(195): object \"read_csr_com_12\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_13 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(196) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(196): object \"read_csr_misc_13\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_16 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(199) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(199): object \"read_csr_misc_16\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_17 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(200) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(200): object \"read_csr_misc_17\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_18 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(201) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(201): object \"read_csr_misc_18\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_4bytes_addr_en NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(202) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(202): object \"read_csr_4bytes_addr_en\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_4bytes_addr_ex NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(203) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(203): object \"read_csr_4bytes_addr_ex\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_sector_protect NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(204) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(204): object \"read_csr_sector_protect\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_0 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(208) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(208): object \"read_csr_device_id_data_0\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(209) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(209): object \"read_csr_device_id_data_1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_2 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(210) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(210): object \"read_csr_device_id_data_2\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_3 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(211) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(211): object \"read_csr_device_id_data_3\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_4 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(212) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(212): object \"read_csr_device_id_data_4\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091342 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_13_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(492) " "Verilog HDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(492): object csr_misc_13_data_reg used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 492 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1755761091343 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_14_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(493) " "Verilog HDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(493): object csr_misc_14_data_reg used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 493 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1755761091343 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_15_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(494) " "Verilog HDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(494): object csr_misc_15_data_reg used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 494 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1755761091343 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_16_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(495) " "Verilog HDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(495): object csr_misc_16_data_reg used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 495 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1755761091343 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_18_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(497) " "Verilog HDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(497): object csr_misc_18_data_reg used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 497 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1755761091343 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_rd_device_id_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(506) " "Verilog HDL or VHDL warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(506): object \"csr_rd_device_id_data_reg\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091343 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(432) " "Verilog HDL assignment warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(432): truncated value with size 32 to match size of target (1)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755761091347 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_control_data_reg NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Verilog HDL Always Construct warning at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564): inferring latch(es) for variable \"csr_control_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755761091349 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[1\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[1\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091365 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[2\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[2\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091365 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[3\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[3\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091365 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[8\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[8\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091365 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[9\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[9\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091365 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[10\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[10\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091365 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[11\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[11\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091365 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[12\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[12\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091365 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[13\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[13\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091365 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[14\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[14\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[15\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[15\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[16\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[16\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[17\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[17\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[18\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[18\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[19\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[19\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[20\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[20\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[21\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[21\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[22\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[22\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[23\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[23\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[24\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[24\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[25\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[25\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[26\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[26\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[27\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[27\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091366 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[28\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[28\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091367 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[29\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[29\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091367 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[30\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[30\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091367 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[31\] NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[31\]\" at NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761091367 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_xip_controller NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller " "Elaborating entity \"altera_asmi2_xip_controller\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "xip_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091420 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_wr_combi_reg altera_asmi2_xip_controller.sv(60) " "Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(60): object \"mem_wr_combi_reg\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091421 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr_burstcount_cnt_done altera_asmi2_xip_controller.sv(75) " "Verilog HDL warning at altera_asmi2_xip_controller.sv(75): object wr_burstcount_cnt_done used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" 75 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1755761091422 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_burst altera_asmi2_xip_controller.sv(507) " "Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(507): object \"is_burst\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" 507 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091422 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avst_fifo NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst " "Elaborating entity \"avst_fifo\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" "avst_fifo_inst" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/avst_fifo.v" "avst_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/avst_fifo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0 NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0 " "Elaborating entity \"NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "merlin_demultiplexer_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer:multiplexer " "Elaborating entity \"NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "multiplexer" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_cmd_generator NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0 " "Elaborating entity \"altera_asmi2_cmd_generator\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "asmi2_cmd_generator_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091546 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_dummy altera_asmi2_cmd_generator.sv(86) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(86): object \"has_dummy\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091547 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_data_word_in altera_asmi2_cmd_generator.sv(111) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(111): object \"last_data_word_in\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091547 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "discard_rsp_pck altera_asmi2_cmd_generator.sv(112) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(112): object \"discard_rsp_pck\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091547 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_cmd_eop_reg altera_asmi2_cmd_generator.sv(114) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(114): object \"in_cmd_eop_reg\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091547 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_data_in_reg altera_asmi2_cmd_generator.sv(498) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(498): object \"has_data_in_reg\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091547 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 altera_asmi2_cmd_generator.sv(144) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(144): truncated value with size 9 to match size of target (8)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755761091548 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 altera_asmi2_cmd_generator.sv(216) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(216): truncated value with size 4 to match size of target (3)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755761091549 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(446) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(446): truncated value with size 32 to match size of target (8)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755761091550 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(453) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(453): truncated value with size 32 to match size of target (8)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755761091551 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(460) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(460): truncated value with size 32 to match size of target (8)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755761091551 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intel_asmi2_data_adapter_32_8 NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst " "Elaborating entity \"intel_asmi2_data_adapter_32_8\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "intel_asmi2_data_adapter_32_8_inst" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr intel_asmi2_data_adapter_32_8.sv(38) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(38): object \"state_read_addr\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091578 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 intel_asmi2_data_adapter_32_8.sv(42) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(42): object \"state_d1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091578 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 intel_asmi2_data_adapter_32_8.sv(44) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(44): object \"in_ready_d1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091578 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire intel_asmi2_data_adapter_32_8.sv(63) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(63): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091578 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 intel_asmi2_data_adapter_32_8.sv(69) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(69): object \"mem_readdata0\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091579 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 intel_asmi2_data_adapter_32_8.sv(74) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(74): object \"mem_readdata1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091579 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 intel_asmi2_data_adapter_32_8.sv(79) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(79): object \"mem_readdata2\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091579 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest intel_asmi2_data_adapter_32_8.sv(86) " "Verilog HDL warning at intel_asmi2_data_adapter_32_8.sv(86): object state_waitrequest used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 86 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1755761091579 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 intel_asmi2_data_adapter_32_8.sv(87) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(87): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091579 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel intel_asmi2_data_adapter_32_8.sv(90) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(90): object \"out_channel\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091580 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_startofpacket intel_asmi2_data_adapter_32_8.sv(94) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(94): object \"out_startofpacket\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091580 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_endofpacket intel_asmi2_data_adapter_32_8.sv(95) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(95): object \"out_endofpacket\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091580 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty intel_asmi2_data_adapter_32_8.sv(98) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(98): object \"out_empty\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091580 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error intel_asmi2_data_adapter_32_8.sv(101) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_32_8.sv(101): object \"out_error\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091580 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 intel_asmi2_data_adapter_32_8.sv(139) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_32_8.sv(139): truncated value with size 4 to match size of target (1)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755761091581 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 intel_asmi2_data_adapter_32_8.sv(267) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_32_8.sv(267): truncated value with size 32 to match size of target (1)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755761091583 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 intel_asmi2_data_adapter_32_8.sv(284) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_32_8.sv(284): truncated value with size 32 to match size of target (1)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_32_8.sv" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755761091584 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_32_8:intel_asmi2_data_adapter_32_8_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intel_asmi2_data_adapter_8_32 NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst " "Elaborating entity \"intel_asmi2_data_adapter_8_32\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "intel_asmi2_data_adapter_8_32_inst" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr intel_asmi2_data_adapter_8_32.sv(43) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_8_32.sv(43): object \"state_read_addr\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091600 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest intel_asmi2_data_adapter_8_32.sv(88) " "Verilog HDL warning at intel_asmi2_data_adapter_8_32.sv(88): object state_waitrequest used but never assigned" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 88 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1755761091600 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 intel_asmi2_data_adapter_8_32.sv(89) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_8_32.sv(89): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091600 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel intel_asmi2_data_adapter_8_32.sv(92) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_8_32.sv(92): object \"out_channel\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091600 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error intel_asmi2_data_adapter_8_32.sv(98) " "Verilog HDL or VHDL warning at intel_asmi2_data_adapter_8_32.sv(98): object \"out_error\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091601 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 intel_asmi2_data_adapter_8_32.sv(242) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_8_32.sv(242): truncated value with size 32 to match size of target (2)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755761091602 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 intel_asmi2_data_adapter_8_32.sv(265) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_8_32.sv(265): truncated value with size 32 to match size of target (2)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755761091602 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 intel_asmi2_data_adapter_8_32.sv(291) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_8_32.sv(291): truncated value with size 32 to match size of target (2)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755761091603 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 intel_asmi2_data_adapter_8_32.sv(314) " "Verilog HDL assignment warning at intel_asmi2_data_adapter_8_32.sv(314): truncated value with size 32 to match size of target (2)" {  } { { "Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/intel_asmi2_data_adapter_8_32.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755761091603 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|intel_asmi2_data_adapter_8_32:intel_asmi2_data_adapter_8_32_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0 NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0 " "Elaborating entity \"NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "asmi2_qspi_interface_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_qspi_interface_asmiblock NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface " "Elaborating entity \"altera_asmi2_qspi_interface_asmiblock\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" "dedicated_interface" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091661 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "atom_ports_datain\[0\] altera_asmi2_qspi_interface_asmiblock.sv(29) " "Output port \"atom_ports_datain\[0\]\" at altera_asmi2_qspi_interface_asmiblock.sv(29) has no driver" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755761091664 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "rst_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_qspi_address_adaption NIOS:inst\|NIOS_EPCQ:epcq\|altera_qspi_address_adaption:addr_adaption_0 " "Elaborating entity \"altera_qspi_address_adaption\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|altera_qspi_address_adaption:addr_adaption_0\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" "addr_adaption_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091727 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_write altera_qspi_address_adaption.sv(72) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object \"temp_mem_write\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091728 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_read altera_qspi_address_adaption.sv(72) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object \"temp_mem_read\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091728 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_addr altera_qspi_address_adaption.sv(73) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(73): object \"temp_mem_addr\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091728 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_wrdata altera_qspi_address_adaption.sv(74) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(74): object \"temp_mem_wrdata\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091729 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_byteenable altera_qspi_address_adaption.sv(75) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(75): object \"temp_mem_byteenable\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091729 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_burstcount altera_qspi_address_adaption.sv(76) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(76): object \"temp_mem_burstcount\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091729 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_qspi_address_adaption_core NIOS:inst\|NIOS_EPCQ:epcq\|altera_qspi_address_adaption:addr_adaption_0\|altera_qspi_address_adaption_core:addr_adaption " "Elaborating entity \"altera_qspi_address_adaption_core\" for hierarchy \"NIOS:inst\|NIOS_EPCQ:epcq\|altera_qspi_address_adaption:addr_adaption_0\|altera_qspi_address_adaption_core:addr_adaption\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" "addr_adaption" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_0_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_0_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091757 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_1_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_1_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091757 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_2_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_2_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091757 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_3_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_3_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091757 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_4_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_4_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091757 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_sid_combi altera_qspi_address_adaption_core.sv(92) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(92): object \"write_sid_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091757 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_mem_combi altera_qspi_address_adaption_core.sv(107) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object \"read_mem_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091757 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_mem_combi altera_qspi_address_adaption_core.sv(107) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object \"write_mem_combi\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091757 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_trigger_pulse altera_qspi_address_adaption_core.sv(114) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(114): object \"reset_trigger_pulse\" assigned a value but never read" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755761091757 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_qspi_address_adaption_core.sv(395) " "Verilog HDL Case Statement warning at altera_qspi_address_adaption_core.sv(395): incomplete case statement has no default case item" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_qspi_address_adaption_core.sv" 395 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1755761091760 "|fpga_epcq_controller|NIOS:inst|NIOS_EPCQ:epcq|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_LED NIOS:inst\|NIOS_LED:led " "Elaborating entity \"NIOS_LED\" for hierarchy \"NIOS:inst\|NIOS_LED:led\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "led" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS NIOS:inst\|NIOS_NIOS:nios " "Elaborating entity \"NIOS_NIOS\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "nios" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu " "Elaborating entity \"NIOS_NIOS_cpu\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS.v" "cpu" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761091835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_test_bench NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_test_bench:the_NIOS_NIOS_cpu_test_bench " "Elaborating entity \"NIOS_NIOS_cpu_test_bench\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_test_bench:the_NIOS_NIOS_cpu_test_bench\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_test_bench" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_register_bank_a_module NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a " "Elaborating entity \"NIOS_NIOS_cpu_register_bank_a_module\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "NIOS_NIOS_cpu_register_bank_a" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092175 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755761092175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_vlc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761092245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761092245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_a_module:NIOS_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_register_bank_b_module NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_b_module:NIOS_NIOS_cpu_register_bank_b " "Elaborating entity \"NIOS_NIOS_cpu_register_bank_b_module\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_register_bank_b_module:NIOS_NIOS_cpu_register_bank_b\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "NIOS_NIOS_cpu_register_bank_b" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_debug NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_debug\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_debug" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092389 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755761092389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_break NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_break:the_NIOS_NIOS_cpu_nios2_oci_break " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_break\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_break:the_NIOS_NIOS_cpu_nios2_oci_break\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_break" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_xbrk NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_xbrk:the_NIOS_NIOS_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_xbrk:the_NIOS_NIOS_cpu_nios2_oci_xbrk\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_xbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_dbrk NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_dbrk:the_NIOS_NIOS_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_dbrk:the_NIOS_NIOS_cpu_nios2_oci_dbrk\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_dbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_itrace NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_itrace:the_NIOS_NIOS_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_itrace\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_itrace:the_NIOS_NIOS_cpu_nios2_oci_itrace\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_itrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_dtrace NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_dtrace:the_NIOS_NIOS_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_dtrace:the_NIOS_NIOS_cpu_nios2_oci_dtrace\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_dtrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_td_mode NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_dtrace:the_NIOS_NIOS_cpu_nios2_oci_dtrace\|NIOS_NIOS_cpu_nios2_oci_td_mode:NIOS_NIOS_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_dtrace:the_NIOS_NIOS_cpu_nios2_oci_dtrace\|NIOS_NIOS_cpu_nios2_oci_td_mode:NIOS_NIOS_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "NIOS_NIOS_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_fifo NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_fifo\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\|NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\|NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\|NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\|NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\|NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_fifo:the_NIOS_NIOS_cpu_nios2_oci_fifo\|NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_pib NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_pib:the_NIOS_NIOS_cpu_nios2_oci_pib " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_pib\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_pib:the_NIOS_NIOS_cpu_nios2_oci_pib\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_pib" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_oci_im NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_im:the_NIOS_NIOS_cpu_nios2_oci_im " "Elaborating entity \"NIOS_NIOS_cpu_nios2_oci_im\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_im:the_NIOS_NIOS_cpu_nios2_oci_im\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_oci_im" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_avalon_reg NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_avalon_reg:the_NIOS_NIOS_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS_NIOS_cpu_nios2_avalon_reg\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_avalon_reg:the_NIOS_NIOS_cpu_nios2_avalon_reg\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_avalon_reg" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_nios2_ocimem NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem " "Elaborating entity \"NIOS_NIOS_cpu_nios2_ocimem\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_nios2_ocimem" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_ociram_sp_ram_module NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram " "Elaborating entity \"NIOS_NIOS_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "NIOS_NIOS_cpu_ociram_sp_ram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761092748 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755761092748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_3c71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761092799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761092799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_ocimem:the_NIOS_NIOS_cpu_nios2_ocimem\|NIOS_NIOS_cpu_ociram_sp_ram_module:NIOS_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_debug_slave_wrapper NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS_NIOS_cpu_debug_slave_wrapper\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "the_NIOS_NIOS_cpu_debug_slave_wrapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_debug_slave_tck NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|NIOS_NIOS_cpu_debug_slave_tck:the_NIOS_NIOS_cpu_debug_slave_tck " "Elaborating entity \"NIOS_NIOS_cpu_debug_slave_tck\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|NIOS_NIOS_cpu_debug_slave_tck:the_NIOS_NIOS_cpu_debug_slave_tck\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "the_NIOS_NIOS_cpu_debug_slave_tck" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_NIOS_cpu_debug_slave_sysclk NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|NIOS_NIOS_cpu_debug_slave_sysclk:the_NIOS_NIOS_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS_NIOS_cpu_debug_slave_sysclk\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|NIOS_NIOS_cpu_debug_slave_sysclk:the_NIOS_NIOS_cpu_debug_slave_sysclk\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "the_NIOS_NIOS_cpu_debug_slave_sysclk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761092902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "NIOS_NIOS_cpu_debug_slave_phy" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy " "Instantiated megafunction \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093018 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755761093018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093021 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_debug_slave_wrapper:the_NIOS_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_RAM NIOS:inst\|NIOS_RAM:ram " "Elaborating entity \"NIOS_RAM\" for hierarchy \"NIOS:inst\|NIOS_RAM:ram\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "ram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex " "Parameter \"init_file\" = \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761093150 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755761093150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_meo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meo1 " "Found entity 1: altsyncram_meo1" {  } { { "db/altsyncram_meo1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_meo1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761093216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761093216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_meo1 NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_meo1:auto_generated " "Elaborating entity \"altsyncram_meo1\" for hierarchy \"NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_meo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093217 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "onchip_mem.hex 1280 10 " "Width of data items in \"onchip_mem.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1280 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 onchip_mem.hex " "Data at line (2) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1755761093244 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 onchip_mem.hex " "Data at line (3) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1755761093244 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 onchip_mem.hex " "Data at line (4) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1755761093244 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 onchip_mem.hex " "Data at line (5) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1755761093244 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 onchip_mem.hex " "Data at line (6) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1755761093244 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 onchip_mem.hex " "Data at line (7) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1755761093244 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 onchip_mem.hex " "Data at line (8) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1755761093244 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 onchip_mem.hex " "Data at line (9) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1755761093244 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 onchip_mem.hex " "Data at line (10) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1755761093244 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 onchip_mem.hex " "Data at line (11) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1755761093244 ""}  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/software/NIOS/mem_init/onchip_mem.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1755761093244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_csa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_csa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_csa " "Found entity 1: decode_csa" {  } { { "db/decode_csa.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/decode_csa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761093416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761093416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_csa NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_meo1:auto_generated\|decode_csa:decode3 " "Elaborating entity \"decode_csa\" for hierarchy \"NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_meo1:auto_generated\|decode_csa:decode3\"" {  } { { "db/altsyncram_meo1.tdf" "decode3" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_meo1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9ob " "Found entity 1: mux_9ob" {  } { { "db/mux_9ob.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/mux_9ob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761093477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761093477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9ob NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_meo1:auto_generated\|mux_9ob:mux2 " "Elaborating entity \"mux_9ob\" for hierarchy \"NIOS:inst\|NIOS_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_meo1:auto_generated\|mux_9ob:mux2\"" {  } { { "db/altsyncram_meo1.tdf" "mux2" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_meo1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS_mm_interconnect_0\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "mm_interconnect_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios_data_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "debug_avalon_jtag_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcq_avl_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcq_avl_csr_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "epcq_avl_csr_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcq_avl_mem_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcq_avl_mem_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "epcq_avl_mem_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios_data_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761093994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:epcq_avl_mem_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:epcq_avl_mem_agent\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "epcq_avl_mem_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router " "Elaborating entity \"NIOS_mm_interconnect_0_router\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "router" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_default_decode NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router\|NIOS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router:router\|NIOS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_001 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOS_mm_interconnect_0_router_001\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "router_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_001_default_decode NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001\|NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_001:router_001\|NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_002 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS_mm_interconnect_0_router_002\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "router_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_002_default_decode NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002\|NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_002:router_002\|NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_005 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"NIOS_mm_interconnect_0_router_005\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_005:router_005\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "router_005" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_router_005_default_decode NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_005:router_005\|NIOS_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_router_005_default_decode\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_router_005:router_005\|NIOS_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_demux NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_demux_001 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_mux NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_mux_003 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_mux_003\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_demux NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_mux NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_mux_001 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_avalon_st_adapter NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS:inst\|NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_irq_mapper NIOS:inst\|NIOS_irq_mapper:irq_mapper " "Elaborating entity \"NIOS_irq_mapper\" for hierarchy \"NIOS:inst\|NIOS_irq_mapper:irq_mapper\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "irq_mapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS:inst\|altera_reset_controller:rst_controller\"" {  } { { "Platform_Designer/NIOS/synthesis/NIOS.v" "rst_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761094644 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1755761096264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.08.21.15:24:59 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl " "2025.08.21.15:24:59 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761099386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761101896 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761101995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761105081 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761105185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761105293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761105441 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761105449 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761105450 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1755761106122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf5630396/alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761106377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761106377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761106477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761106477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761106480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761106480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761106542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761106542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761106624 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761106624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761106624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761106691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761106691 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755761110789 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755761110789 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1755761110789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761110820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755761110820 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755761110820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpg1 " "Found entity 1: altsyncram_bpg1" {  } { { "db/altsyncram_bpg1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/db/altsyncram_bpg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755761110866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761110866 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1755761111526 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI_HDR" "" "WYSIWYG ASMI primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|atom_ports_datain\[1\] " "WYSIWYG SPI primitive \"NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|atom_ports_datain\[1\]\" converted to equivalent logic" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" 456 0 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl.v" 239 0 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ.v" 148 0 0 } } { "Platform_Designer/NIOS/synthesis/NIOS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/NIOS.v" 114 0 0 } } { "fpga_epcq_controller.bdf" "" { Schematic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/fpga_epcq_controller.bdf" { { 296 336 568 376 "inst" "" } } } }  } 0 17011 "WYSIWYG SPI primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1755761111635 ""}  } {  } 0 17010 "WYSIWYG ASMI primitives converted to equivalent logic" 0 0 "Analysis & Synthesis" 0 -1 1755761111635 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_LED.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_LED.v" 58 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 352 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller.sv" 845 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_xip_controller.sv" 569 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2899 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 3899 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_DEBUG.v" 398 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 3521 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 2120 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0.sv" 276 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1755761111685 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1755761111685 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761113397 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755761115663 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1755761115814 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1755761115815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761115950 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/output_files/fpga_epcq_controller.map.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/output_files/fpga_epcq_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761116922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755761118018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755761118018 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3586 " "Implemented 3586 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755761118421 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755761118421 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3398 " "Implemented 3398 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755761118421 ""} { "Info" "ICUT_CUT_TM_RAMS" "177 " "Implemented 177 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1755761118421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755761118421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755761118499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 21 15:25:18 2025 " "Processing ended: Thu Aug 21 15:25:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755761118499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755761118499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755761118499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755761118499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1755761119795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755761119795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 21 15:25:19 2025 " "Processing started: Thu Aug 21 15:25:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755761119795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1755761119795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga_epcq_controller -c fpga_epcq_controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga_epcq_controller -c fpga_epcq_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1755761119795 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1755761119900 ""}
{ "Info" "0" "" "Project  = fpga_epcq_controller" {  } {  } 0 0 "Project  = fpga_epcq_controller" 0 0 "Fitter" 0 0 1755761119900 ""}
{ "Info" "0" "" "Revision = fpga_epcq_controller" {  } {  } 0 0 "Revision = fpga_epcq_controller" 0 0 "Fitter" 0 0 1755761119900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1755761119990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1755761119990 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_epcq_controller 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"fpga_epcq_controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1755761120011 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755761120047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755761120047 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1755761120186 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1755761120192 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755761120463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755761120463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755761120463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755761120463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755761120463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755761120463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755761120463 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1755761120463 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 9236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755761120468 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1755761120468 ""}
{ "Critical Warning" "WFIOMGR_IGNORED_SPI_RESERVE_PIN_ASSIGNMENT" "Data\[1\]/ASDO " "Ignored reserve pin assignment to SPI programming pin Data\[1\]/ASDO" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SDO } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO" } } } } { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 3714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 169123 "Ignored reserve pin assignment to SPI programming pin %1!s!" 0 0 "Fitter" 0 -1 1755761120469 ""}
{ "Critical Warning" "WFIOMGR_IGNORED_SPI_RESERVE_PIN_ASSIGNMENT" "FLASH_nCE/nCSO " "Ignored reserve pin assignment to SPI programming pin FLASH_nCE/nCSO" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SCE } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE" } } } } { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 3712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 169123 "Ignored reserve pin assignment to SPI programming pin %1!s!" 0 0 "Fitter" 0 -1 1755761120469 ""}
{ "Critical Warning" "WFIOMGR_IGNORED_SPI_RESERVE_PIN_ASSIGNMENT" "DCLK " "Ignored reserve pin assignment to SPI programming pin DCLK" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DCLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK" } } } } { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 3710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 169123 "Ignored reserve pin assignment to SPI programming pin %1!s!" 0 0 "Fitter" 0 -1 1755761120469 ""}
{ "Critical Warning" "WFIOMGR_IGNORED_SPI_RESERVE_PIN_ASSIGNMENT" "Data\[0\] " "Ignored reserve pin assignment to SPI programming pin Data\[0\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DATA0 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0" } } } } { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 3716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 169123 "Ignored reserve pin assignment to SPI programming pin %1!s!" 0 0 "Fitter" 0 -1 1755761120469 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1755761120471 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1755761120620 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1755761121199 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1755761121199 ""}
{ "Info" "ISTA_SDC_FOUND" "Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1755761121228 ""}
{ "Info" "ISTA_SDC_FOUND" "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.sdc " "Reading SDC File: 'Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1755761121235 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu.sdc " "Reading SDC File: 'c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1755761121249 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1755761121250 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller\|csr_control_data_reg\[0\] CLK " "Register NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller\|csr_control_data_reg\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1755761121260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1755761121260 "|fpga_epcq_controller|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1755761121285 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1755761121285 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1755761121285 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1755761121285 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1755761121294 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1755761121295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1755761121295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1755761121295 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1755761121295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755761121610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK_OBUF " "Destination node NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK_OBUF" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 3711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755761121610 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1755761121610 ""}  } { { "fpga_epcq_controller.bdf" "" { Schematic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/fpga_epcq_controller.bdf" { { 320 168 336 336 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 9227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755761121610 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755761121610 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 8782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755761121610 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node NIOS:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755761121610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node NIOS:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 3906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755761121610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|W_rf_wren " "Destination node NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|W_rf_wren" {  } { { "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.v" 3472 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755761121610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOS:inst\|NIOS_NIOS:nios\|NIOS_NIOS_cpu:cpu\|NIOS_NIOS_cpu_nios2_oci:the_NIOS_NIOS_cpu_nios2_oci\|NIOS_NIOS_cpu_nios2_oci_debug:the_NIOS_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755761121610 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1755761121610 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755761121610 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755761121611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|last_word_detect " "Destination node NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|last_word_detect" {  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_cmd_generator.sv" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 2269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755761121611 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|comb~0 " "Destination node NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 4005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755761121611 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1755761121611 ""}  } { { "Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 1824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755761121611 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|comb~0  " "Automatically promoted node NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755761121611 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 4005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755761121611 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1755761122065 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755761122070 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755761122070 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755761122076 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755761122085 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1755761122093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1755761122093 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1755761122097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1755761122208 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "9 Block RAM " "Packed 9 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1755761122212 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1755761122212 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET " "Node \"RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755761122496 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1755761122496 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755761122496 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1755761122510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1755761123508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755761124429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1755761124468 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1755761125650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755761125650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1755761126451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1755761128389 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1755761128389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1755761128769 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1755761128769 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1755761128769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755761128773 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1755761129013 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755761129049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755761129440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755761129442 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755761130080 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755761131147 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1755761131561 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "4 " "Following 4 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK 2.5 V H1 " "Pin NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK uses I/O standard 2.5 V at H1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DCLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK" } } } } { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 3710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755761131574 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE 2.5 V D2 " "Pin NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE uses I/O standard 2.5 V at D2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SCE } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE" } } } } { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 3712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755761131574 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO 2.5 V C1 " "Pin NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO uses I/O standard 2.5 V at C1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SDO } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO" } } } } { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 3714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755761131574 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0 2.5 V H2 " "Pin NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0 uses I/O standard 2.5 V at H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { NIOS:inst|NIOS_EPCQ:epcq|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DATA0 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_asmi2_qspi_interface_0:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0" } } } } { "Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/Platform_Designer/NIOS/synthesis/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/" { { 0 { 0 ""} 0 3716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755761131574 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1755761131574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/output_files/fpga_epcq_controller.fit.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/output_files/fpga_epcq_controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1755761131833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5487 " "Peak virtual memory: 5487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755761133266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 21 15:25:33 2025 " "Processing ended: Thu Aug 21 15:25:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755761133266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755761133266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755761133266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1755761133266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1755761134311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755761134312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 21 15:25:34 2025 " "Processing started: Thu Aug 21 15:25:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755761134312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1755761134312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga_epcq_controller -c fpga_epcq_controller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga_epcq_controller -c fpga_epcq_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1755761134312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1755761134636 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1755761135641 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1755761135664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755761135840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 21 15:25:35 2025 " "Processing ended: Thu Aug 21 15:25:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755761135840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755761135840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755761135840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1755761135840 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1755761136513 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1755761137051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755761137051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 21 15:25:36 2025 " "Processing started: Thu Aug 21 15:25:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755761137051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1755761137051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga_epcq_controller -c fpga_epcq_controller " "Command: quartus_sta fpga_epcq_controller -c fpga_epcq_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1755761137051 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1755761137160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1755761137371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1755761137371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761137409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761137410 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1755761137702 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1755761137702 ""}
{ "Info" "ISTA_SDC_FOUND" "Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Platform_Designer/NIOS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1755761137726 ""}
{ "Info" "ISTA_SDC_FOUND" "Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.sdc " "Reading SDC File: 'Platform_Designer/NIOS/synthesis/submodules/NIOS_NIOS_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1755761137737 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu.sdc " "Reading SDC File: 'c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/nios_nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1755761137748 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/guan-ming.dennis-won/documents/code/fpga_epcq_programmer/db/ip/nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1755761137752 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller\|csr_control_data_reg\[0\] CLK " "Register NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller\|csr_control_data_reg\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1755761137763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1755761137763 "|fpga_epcq_controller|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1755761137782 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1755761137782 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1755761137782 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1755761137782 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1755761137792 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1755761137805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.199 " "Worst-case setup slack is 46.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.199               0.000 altera_reserved_tck  " "   46.199               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761137824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.418 " "Worst-case hold slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 altera_reserved_tck  " "    0.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761137829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.940 " "Worst-case recovery slack is 47.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.940               0.000 altera_reserved_tck  " "   47.940               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761137834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.021 " "Worst-case removal slack is 1.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.021               0.000 altera_reserved_tck  " "    1.021               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761137842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.585 " "Worst-case minimum pulse width slack is 49.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.585               0.000 altera_reserved_tck  " "   49.585               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761137847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761137847 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761137882 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761137882 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761137882 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761137882 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.090 ns " "Worst Case Available Settling Time: 197.090 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761137882 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761137882 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761137882 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761137882 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755761137882 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1755761137888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1755761137909 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1755761138321 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller\|csr_control_data_reg\[0\] CLK " "Register NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller\|csr_control_data_reg\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1755761138512 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1755761138512 "|fpga_epcq_controller|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1755761138525 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1755761138525 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1755761138525 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1755761138525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.738 " "Worst-case setup slack is 46.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.738               0.000 altera_reserved_tck  " "   46.738               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761138545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 altera_reserved_tck  " "    0.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761138550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.319 " "Worst-case recovery slack is 48.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.319               0.000 altera_reserved_tck  " "   48.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761138555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.893 " "Worst-case removal slack is 0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 altera_reserved_tck  " "    0.893               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761138560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.500 " "Worst-case minimum pulse width slack is 49.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.500               0.000 altera_reserved_tck  " "   49.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761138565 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.486 ns " "Worst Case Available Settling Time: 197.486 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138599 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755761138599 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1755761138605 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller\|csr_control_data_reg\[0\] CLK " "Register NIOS:inst\|NIOS_EPCQ:epcq\|NIOS_EPCQ_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|NIOS_EPCQ_asmi2_inst_epcq_ctrl_csr_controller:csr_controller\|csr_control_data_reg\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1755761138748 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1755761138748 "|fpga_epcq_controller|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1755761138762 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1755761138762 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1755761138762 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1755761138762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.432 " "Worst-case setup slack is 48.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.432               0.000 altera_reserved_tck  " "   48.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761138776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 altera_reserved_tck  " "    0.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761138782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.205 " "Worst-case recovery slack is 49.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.205               0.000 altera_reserved_tck  " "   49.205               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761138788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.475 " "Worst-case removal slack is 0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 altera_reserved_tck  " "    0.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761138795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.468 " "Worst-case minimum pulse width slack is 49.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.468               0.000 altera_reserved_tck  " "   49.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755761138803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755761138803 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.678 ns " "Worst Case Available Settling Time: 198.678 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755761138838 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755761138838 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755761139111 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755761139112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755761139187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 21 15:25:39 2025 " "Processing ended: Thu Aug 21 15:25:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755761139187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755761139187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755761139187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1755761139187 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1755761140167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755761140167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 21 15:25:40 2025 " "Processing started: Thu Aug 21 15:25:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755761140167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755761140167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpga_epcq_controller -c fpga_epcq_controller " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpga_epcq_controller -c fpga_epcq_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755761140167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1755761140605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpga_epcq_controller.vo C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/simulation/questa/ simulation " "Generated file fpga_epcq_controller.vo in folder \"C:/Users/guan-ming.dennis-won/Documents/Code/FPGA_EPCQ_Programmer/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755761141215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755761141781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 21 15:25:41 2025 " "Processing ended: Thu Aug 21 15:25:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755761141781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755761141781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755761141781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1755761141781 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 148 s " "Quartus Prime Full Compilation was successful. 0 errors, 148 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1755761142448 ""}
