Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Feb  4 10:35:48 2021
| Host         : DESKTOP-I03Q7V4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file I2C_servo_top_timing_summary_routed.rpt -pb I2C_servo_top_timing_summary_routed.pb -rpx I2C_servo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_servo_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (4)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: PWM/Inst_freqDIV/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.358        0.000                      0                  132        0.158        0.000                      0                  132        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.358        0.000                      0                  132        0.158        0.000                      0                  132        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 I2C/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/data_to_master_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.766ns (22.547%)  route 2.631ns (77.453%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.708     5.310    I2C/CLK
    SLICE_X6Y104         FDRE                                         r  I2C/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  I2C/state_reg_reg[0]/Q
                         net (fo=32, routed)          1.381     7.209    I2C/state_reg_reg_n_0_[0]
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.124     7.333 r  I2C/data_to_master_reg[7]_i_4/O
                         net (fo=1, routed)           0.652     7.985    I2C/SDA_debounce/data_to_master_reg_reg[0]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124     8.109 r  I2C/SDA_debounce/data_to_master_reg[7]_i_1/O
                         net (fo=8, routed)           0.599     8.708    I2C/SDA_debounce_n_3
    SLICE_X2Y104         FDRE                                         r  I2C/data_to_master_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.589    15.011    I2C/CLK
    SLICE_X2Y104         FDRE                                         r  I2C/data_to_master_reg_reg[1]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y104         FDRE (Setup_fdre_C_CE)      -0.169    15.066    I2C/data_to_master_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 I2C/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/data_to_master_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.664%)  route 2.614ns (77.336%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.708     5.310    I2C/CLK
    SLICE_X6Y104         FDRE                                         r  I2C/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  I2C/state_reg_reg[0]/Q
                         net (fo=32, routed)          1.381     7.209    I2C/state_reg_reg_n_0_[0]
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.124     7.333 r  I2C/data_to_master_reg[7]_i_4/O
                         net (fo=1, routed)           0.652     7.985    I2C/SDA_debounce/data_to_master_reg_reg[0]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124     8.109 r  I2C/SDA_debounce/data_to_master_reg[7]_i_1/O
                         net (fo=8, routed)           0.581     8.690    I2C/SDA_debounce_n_3
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.589    15.011    I2C/CLK
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y103         FDRE (Setup_fdre_C_CE)      -0.169    15.066    I2C/data_to_master_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 I2C/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/data_to_master_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.664%)  route 2.614ns (77.336%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.708     5.310    I2C/CLK
    SLICE_X6Y104         FDRE                                         r  I2C/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  I2C/state_reg_reg[0]/Q
                         net (fo=32, routed)          1.381     7.209    I2C/state_reg_reg_n_0_[0]
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.124     7.333 r  I2C/data_to_master_reg[7]_i_4/O
                         net (fo=1, routed)           0.652     7.985    I2C/SDA_debounce/data_to_master_reg_reg[0]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124     8.109 r  I2C/SDA_debounce/data_to_master_reg[7]_i_1/O
                         net (fo=8, routed)           0.581     8.690    I2C/SDA_debounce_n_3
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.589    15.011    I2C/CLK
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[3]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y103         FDRE (Setup_fdre_C_CE)      -0.169    15.066    I2C/data_to_master_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 I2C/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/data_to_master_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.664%)  route 2.614ns (77.336%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.708     5.310    I2C/CLK
    SLICE_X6Y104         FDRE                                         r  I2C/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  I2C/state_reg_reg[0]/Q
                         net (fo=32, routed)          1.381     7.209    I2C/state_reg_reg_n_0_[0]
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.124     7.333 r  I2C/data_to_master_reg[7]_i_4/O
                         net (fo=1, routed)           0.652     7.985    I2C/SDA_debounce/data_to_master_reg_reg[0]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124     8.109 r  I2C/SDA_debounce/data_to_master_reg[7]_i_1/O
                         net (fo=8, routed)           0.581     8.690    I2C/SDA_debounce_n_3
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.589    15.011    I2C/CLK
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[4]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y103         FDRE (Setup_fdre_C_CE)      -0.169    15.066    I2C/data_to_master_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 I2C/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/data_to_master_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.664%)  route 2.614ns (77.336%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.708     5.310    I2C/CLK
    SLICE_X6Y104         FDRE                                         r  I2C/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  I2C/state_reg_reg[0]/Q
                         net (fo=32, routed)          1.381     7.209    I2C/state_reg_reg_n_0_[0]
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.124     7.333 r  I2C/data_to_master_reg[7]_i_4/O
                         net (fo=1, routed)           0.652     7.985    I2C/SDA_debounce/data_to_master_reg_reg[0]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124     8.109 r  I2C/SDA_debounce/data_to_master_reg[7]_i_1/O
                         net (fo=8, routed)           0.581     8.690    I2C/SDA_debounce_n_3
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.589    15.011    I2C/CLK
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[5]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y103         FDRE (Setup_fdre_C_CE)      -0.169    15.066    I2C/data_to_master_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 I2C/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/data_to_master_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.664%)  route 2.614ns (77.336%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.708     5.310    I2C/CLK
    SLICE_X6Y104         FDRE                                         r  I2C/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  I2C/state_reg_reg[0]/Q
                         net (fo=32, routed)          1.381     7.209    I2C/state_reg_reg_n_0_[0]
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.124     7.333 r  I2C/data_to_master_reg[7]_i_4/O
                         net (fo=1, routed)           0.652     7.985    I2C/SDA_debounce/data_to_master_reg_reg[0]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124     8.109 r  I2C/SDA_debounce/data_to_master_reg[7]_i_1/O
                         net (fo=8, routed)           0.581     8.690    I2C/SDA_debounce_n_3
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.589    15.011    I2C/CLK
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[6]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y103         FDRE (Setup_fdre_C_CE)      -0.169    15.066    I2C/data_to_master_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 I2C/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/data_to_master_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.664%)  route 2.614ns (77.336%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.708     5.310    I2C/CLK
    SLICE_X6Y104         FDRE                                         r  I2C/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  I2C/state_reg_reg[0]/Q
                         net (fo=32, routed)          1.381     7.209    I2C/state_reg_reg_n_0_[0]
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.124     7.333 r  I2C/data_to_master_reg[7]_i_4/O
                         net (fo=1, routed)           0.652     7.985    I2C/SDA_debounce/data_to_master_reg_reg[0]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124     8.109 r  I2C/SDA_debounce/data_to_master_reg[7]_i_1/O
                         net (fo=8, routed)           0.581     8.690    I2C/SDA_debounce_n_3
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.589    15.011    I2C/CLK
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[7]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y103         FDRE (Setup_fdre_C_CE)      -0.169    15.066    I2C/data_to_master_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 I2C/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/data_to_master_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.766ns (23.697%)  route 2.466ns (76.303%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.708     5.310    I2C/CLK
    SLICE_X6Y104         FDRE                                         r  I2C/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  I2C/state_reg_reg[0]/Q
                         net (fo=32, routed)          1.381     7.209    I2C/state_reg_reg_n_0_[0]
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.124     7.333 r  I2C/data_to_master_reg[7]_i_4/O
                         net (fo=1, routed)           0.652     7.985    I2C/SDA_debounce/data_to_master_reg_reg[0]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124     8.109 r  I2C/SDA_debounce/data_to_master_reg[7]_i_1/O
                         net (fo=8, routed)           0.434     8.543    I2C/SDA_debounce_n_3
    SLICE_X4Y103         FDRE                                         r  I2C/data_to_master_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.587    15.009    I2C/CLK
    SLICE_X4Y103         FDRE                                         r  I2C/data_to_master_reg_reg[2]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y103         FDRE (Setup_fdre_C_CE)      -0.205    15.045    I2C/data_to_master_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 PWM/Inst_freqDIV/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Inst_freqDIV/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 1.105ns (35.235%)  route 2.031ns (64.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.710     5.312    PWM/Inst_freqDIV/CLK
    SLICE_X1Y101         FDCE                                         r  PWM/Inst_freqDIV/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.419     5.731 f  PWM/Inst_freqDIV/cnt_reg[2]/Q
                         net (fo=7, routed)           0.862     6.593    PWM/Inst_freqDIV/cnt_reg_n_0_[2]
    SLICE_X1Y101         LUT5 (Prop_lut5_I4_O)        0.325     6.918 r  PWM/Inst_freqDIV/cnt[7]_i_2/O
                         net (fo=1, routed)           0.505     7.423    PWM/Inst_freqDIV/cnt[7]_i_2_n_0
    SLICE_X0Y101         LUT4 (Prop_lut4_I2_O)        0.361     7.784 r  PWM/Inst_freqDIV/cnt[7]_i_1/O
                         net (fo=1, routed)           0.664     8.448    PWM/Inst_freqDIV/cnt[7]
    SLICE_X0Y101         FDCE                                         r  PWM/Inst_freqDIV/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.590    15.012    PWM/Inst_freqDIV/CLK
    SLICE_X0Y101         FDCE                                         r  PWM/Inst_freqDIV/cnt_reg[7]/C
                         clock pessimism              0.278    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)       -0.265    14.990    PWM/Inst_freqDIV/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.542    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 I2C/scl_rising_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.926ns (31.353%)  route 2.028ns (68.647%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.708     5.310    I2C/CLK
    SLICE_X6Y103         FDRE                                         r  I2C/scl_rising_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.478     5.788 f  I2C/scl_rising_reg_reg/Q
                         net (fo=13, routed)          0.875     6.663    I2C/scl_rising_reg
    SLICE_X3Y103         LUT6 (Prop_lut6_I1_O)        0.296     6.959 r  I2C/addr_reg[6]_i_2/O
                         net (fo=2, routed)           0.678     7.637    I2C/addr_reg[6]_i_2_n_0
    SLICE_X3Y103         LUT5 (Prop_lut5_I3_O)        0.152     7.789 r  I2C/addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.475     8.264    I2C/addr_reg[6]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  I2C/addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.589    15.011    I2C/CLK
    SLICE_X3Y103         FDRE                                         r  I2C/addr_reg_reg[6]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)       -0.255    14.980    I2C/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  6.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/data_to_master_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.516%)  route 0.108ns (43.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  data_reg_reg[3]/Q
                         net (fo=2, routed)           0.108     1.768    I2C/data_to_master_reg_reg[7]_0[3]
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.871     2.036    I2C/CLK
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.076     1.609    I2C/data_to_master_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 I2C/start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.597     1.516    I2C/CLK
    SLICE_X7Y104         FDRE                                         r  I2C/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  I2C/start_reg_reg/Q
                         net (fo=6, routed)           0.114     1.772    I2C/start_reg
    SLICE_X6Y104         LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  I2C/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    I2C/state_reg[0]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  I2C/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.867     2.033    I2C/CLK
    SLICE_X6Y104         FDRE                                         r  I2C/state_reg_reg[0]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.121     1.650    I2C/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 I2C/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/data_from_master_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.216%)  route 0.119ns (45.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.599     1.518    I2C/CLK
    SLICE_X3Y101         FDRE                                         r  I2C/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  I2C/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.119     1.778    I2C/data_reg_reg_n_0_[2]
    SLICE_X2Y102         FDRE                                         r  I2C/data_from_master_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.872     2.037    I2C/CLK
    SLICE_X2Y102         FDRE                                         r  I2C/data_from_master_reg_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.076     1.610    I2C/data_from_master_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/data_to_master_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  data_reg_reg[5]/Q
                         net (fo=2, routed)           0.112     1.772    I2C/data_to_master_reg_reg[7]_0[5]
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.871     2.036    I2C/CLK
    SLICE_X2Y103         FDRE                                         r  I2C/data_to_master_reg_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.063     1.596    I2C/data_to_master_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Inst_PWMGEN/duty_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  data_reg_reg[5]/Q
                         net (fo=2, routed)           0.122     1.782    PWM/Inst_PWMGEN/Q[5]
    SLICE_X1Y103         FDCE                                         r  PWM/Inst_PWMGEN/duty_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.871     2.036    PWM/Inst_PWMGEN/CLK
    SLICE_X1Y103         FDCE                                         r  PWM/Inst_PWMGEN/duty_i_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.066     1.599    PWM/Inst_PWMGEN/duty_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Inst_PWMGEN/duty_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  data_reg_reg[0]/Q
                         net (fo=2, routed)           0.128     1.787    PWM/Inst_PWMGEN/Q[0]
    SLICE_X0Y103         FDCE                                         r  PWM/Inst_PWMGEN/duty_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.871     2.036    PWM/Inst_PWMGEN/CLK
    SLICE_X0Y103         FDCE                                         r  PWM/Inst_PWMGEN/duty_i_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.070     1.603    PWM/Inst_PWMGEN/duty_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PWM/Inst_freqDIV/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Inst_freqDIV/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.933%)  route 0.105ns (36.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.599     1.518    PWM/Inst_freqDIV/CLK
    SLICE_X1Y101         FDCE                                         r  PWM/Inst_freqDIV/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  PWM/Inst_freqDIV/cnt_reg[3]/Q
                         net (fo=8, routed)           0.105     1.764    PWM/Inst_freqDIV/cnt_reg_n_0_[3]
    SLICE_X0Y101         LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  PWM/Inst_freqDIV/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.809    PWM/Inst_freqDIV/cnt[4]
    SLICE_X0Y101         FDCE                                         r  PWM/Inst_freqDIV/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.872     2.037    PWM/Inst_freqDIV/CLK
    SLICE_X0Y101         FDCE                                         r  PWM/Inst_freqDIV/cnt_reg[4]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.092     1.623    PWM/Inst_freqDIV/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 I2C/data_from_master_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.101%)  route 0.109ns (39.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.599     1.518    I2C/CLK
    SLICE_X2Y102         FDRE                                         r  I2C/data_from_master_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  I2C/data_from_master_reg_reg[3]/Q
                         net (fo=2, routed)           0.109     1.791    data_from_master[3]
    SLICE_X1Y102         FDRE                                         r  data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  data_reg_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.070     1.604    data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 I2C/data_from_master_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.101%)  route 0.109ns (39.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.599     1.518    I2C/CLK
    SLICE_X2Y102         FDRE                                         r  I2C/data_from_master_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  I2C/data_from_master_reg_reg[3]/Q
                         net (fo=2, routed)           0.109     1.791    data_from_master[3]
    SLICE_X0Y102         FDRE                                         r  data_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  data_reg_reg[3]_lopt_replica/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.070     1.604    data_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 I2C/data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/data_from_master_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.598     1.517    I2C/CLK
    SLICE_X3Y103         FDRE                                         r  I2C/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  I2C/data_reg_reg[6]/Q
                         net (fo=2, routed)           0.127     1.786    I2C/data_reg_reg_n_0_[6]
    SLICE_X2Y102         FDRE                                         r  I2C/data_from_master_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.872     2.037    I2C/CLK
    SLICE_X2Y102         FDRE                                         r  I2C/data_from_master_reg_reg[7]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.064     1.598    I2C/data_from_master_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y103    I2C/SCL_debounce/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y103    I2C/SCL_debounce/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y103    I2C/SCL_debounce/out_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y103    I2C/SCL_debounce/signal_in_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y103    I2C/SCL_debounce/state_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    I2C/SDA_debounce/out_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    I2C/SDA_debounce/signal_in_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    I2C/SDA_debounce/state_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y102    I2C/addr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    I2C/addr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    I2C/addr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    I2C/addr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    I2C/addr_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    I2C/addr_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    I2C/addr_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y103    I2C/addr_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    I2C/bits_processed_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    I2C/bits_processed_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    I2C/bits_processed_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y103    I2C/SCL_debounce/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y103    I2C/SCL_debounce/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y103    I2C/SCL_debounce/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y103    I2C/SCL_debounce/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y103    I2C/SCL_debounce/out_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y103    I2C/SCL_debounce/out_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y103    I2C/SCL_debounce/signal_in_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y103    I2C/SCL_debounce/signal_in_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y103    I2C/SCL_debounce/state_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y103    I2C/SCL_debounce/state_reg_reg/C



