{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1404991555881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2014 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2014 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus II License Agreement, " "Subscription Agreement, the Altera Quartus II License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera MegaCore Function License Agreement, or other  " "the Altera MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Altera and sold by Altera or its  " "devices manufactured by Altera and sold by Altera or its " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 10 07:25:55 2014 " "Processing started: Thu Jul 10 07:25:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1404991555884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Squelette_DSPBuilder " "Command: quartus_map Squelette_DSPBuilder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1404991555886 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1404991557975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1404991558470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/squelette_dspbuilder_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/squelette_dspbuilder_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Squelette_DSPBuilder_GN-rtl " "Found design unit 1: Squelette_DSPBuilder_GN-rtl" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561086 ""} { "Info" "ISGN_ENTITY_NAME" "1 Squelette_DSPBuilder_GN " "Found entity 1: Squelette_DSPBuilder_GN" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/tb_squelette_dspbuilder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/tb_squelette_dspbuilder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Squelette_DSPBuilder-rtl " "Found design unit 1: tb_Squelette_DSPBuilder-rtl" {  } { { "hdl/tb_Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/tb_Squelette_DSPBuilder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561147 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Squelette_DSPBuilder " "Found entity 1: tb_Squelette_DSPBuilder" {  } { { "hdl/tb_Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/tb_Squelette_DSPBuilder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_bypass_gngevlmn77.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_bypass_gngevlmn77.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bypass_GNGEVLMN77-rtl " "Found design unit 1: alt_dspbuilder_bypass_GNGEVLMN77-rtl" {  } { { "hdl/alt_dspbuilder_bypass_GNGEVLMN77.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_bypass_GNGEVLMN77.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561201 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bypass_GNGEVLMN77 " "Found entity 1: alt_dspbuilder_bypass_GNGEVLMN77" {  } { { "hdl/alt_dspbuilder_bypass_GNGEVLMN77.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_bypass_GNGEVLMN77.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn6kyl5ep5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn6kyl5ep5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6KYL5EP5-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6KYL5EP5-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561255 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6KYL5EP5 " "Found entity 1: alt_dspbuilder_cast_GN6KYL5EP5" {  } { { "hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561316 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561370 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561449 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561509 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnvfk2425v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnvfk2425v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNVFK2425V-rtl " "Found design unit 1: alt_dspbuilder_cast_GNVFK2425V-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNVFK2425V.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GNVFK2425V.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561558 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNVFK2425V " "Found entity 1: alt_dspbuilder_cast_GNVFK2425V" {  } { { "hdl/alt_dspbuilder_cast_GNVFK2425V.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GNVFK2425V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock_gnf343oquj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock_gnf343oquj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNF343OQUJ-rtl " "Found design unit 1: alt_dspbuilder_clock_GNF343OQUJ-rtl" {  } { { "hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561609 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNF343OQUJ " "Found entity 1: alt_dspbuilder_clock_GNF343OQUJ" {  } { { "hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnr47hmcfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnr47hmcfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNR47HMCFS-rtl " "Found design unit 1: alt_dspbuilder_constant_GNR47HMCFS-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNR47HMCFS.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_constant_GNR47HMCFS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561662 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNR47HMCFS " "Found entity 1: alt_dspbuilder_constant_GNR47HMCFS" {  } { { "hdl/alt_dspbuilder_constant_GNR47HMCFS.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_constant_GNR47HMCFS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gn6tgyzdfk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gn6tgyzdfk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN6TGYZDFK-rtl " "Found design unit 1: alt_dspbuilder_delay_GN6TGYZDFK-rtl" {  } { { "hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561733 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN6TGYZDFK " "Found entity 1: alt_dspbuilder_delay_GN6TGYZDFK" {  } { { "hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561802 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561861 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561931 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561998 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991561998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991561998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gnqogxydhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnqogxydhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNQOGXYDHZ-rtl " "Found design unit 1: alt_dspbuilder_delay_GNQOGXYDHZ-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562068 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNQOGXYDHZ " "Found entity 1: alt_dspbuilder_delay_GNQOGXYDHZ" {  } { { "hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562132 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplier_gnvm2fsddk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplier_gnvm2fsddk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNVM2FSDDK-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNVM2FSDDK-rtl" {  } { { "hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562200 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNVM2FSDDK " "Found entity 1: alt_dspbuilder_multiplier_GNVM2FSDDK" {  } { { "hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_smultaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_smultaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMultAltr-synth " "Found design unit 1: alt_dspbuilder_sMultAltr-synth" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562268 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMultAltr " "Found entity 1: alt_dspbuilder_sMultAltr" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_altmultconst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_altmultconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AltMultConst-AltMultConst_synth " "Found design unit 1: alt_dspbuilder_AltMultConst-AltMultConst_synth" {  } { { "hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_AltMultConst.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562332 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AltMultConst " "Found entity 1: alt_dspbuilder_AltMultConst" {  } { { "hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_AltMultConst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAdd-MultAdd_synth " "Found design unit 1: alt_dspbuilder_MultAdd-MultAdd_synth" {  } { { "hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_MultAdd.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562408 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAdd " "Found entity 1: alt_dspbuilder_MultAdd" {  } { { "hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_MultAdd.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multaddmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multaddmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAddMF-MultAddMF_synth " "Found design unit 1: alt_dspbuilder_MultAddMF-MultAddMF_synth" {  } { { "hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_MultAddMF.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562476 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAddMF " "Found entity 1: alt_dspbuilder_MultAddMF" {  } { { "hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_MultAddMF.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_parallel_adder_gngxgugrpy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_parallel_adder_gngxgugrpy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNGXGUGRPY-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNGXGUGRPY-rtl" {  } { { "hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562536 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNGXGUGRPY " "Found entity 1: alt_dspbuilder_parallel_adder_GNGXGUGRPY" {  } { { "hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_saddersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saddersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SAdderSub-a_SAdderSub " "Found design unit 1: alt_dspbuilder_SAdderSub-a_SAdderSub" {  } { { "hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562596 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SAdderSub " "Found entity 1: alt_dspbuilder_SAdderSub" {  } { { "hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562656 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnboox3jqy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnboox3jqy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNBOOX3JQY-rtl " "Found design unit 1: alt_dspbuilder_port_GNBOOX3JQY-rtl" {  } { { "hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562714 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNBOOX3JQY " "Found entity 1: alt_dspbuilder_port_GNBOOX3JQY" {  } { { "hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_capture_gnqx2jtrtz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_capture_gnqx2jtrtz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_capture_GNQX2JTRTZ-rtl " "Found design unit 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ-rtl" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562821 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_capture_GNQX2JTRTZ " "Found entity 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_capture_gnxqsslpcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_capture_gnxqsslpcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_capture_GNXQSSLPCC-rtl " "Found design unit 1: alt_dspbuilder_testbench_capture_GNXQSSLPCC-rtl" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNXQSSLPCC.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNXQSSLPCC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562899 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_capture_GNXQSSLPCC " "Found entity 1: alt_dspbuilder_testbench_capture_GNXQSSLPCC" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNXQSSLPCC.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNXQSSLPCC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_clock_gn3jwmvxtd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_clock_gn3jwmvxtd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock_GN3JWMVXTD-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock_GN3JWMVXTD-rtl" {  } { { "hdl/alt_dspbuilder_testbench_clock_GN3JWMVXTD.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GN3JWMVXTD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562979 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock_GN3JWMVXTD " "Found entity 1: alt_dspbuilder_testbench_clock_GN3JWMVXTD" {  } { { "hdl/alt_dspbuilder_testbench_clock_GN3JWMVXTD.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GN3JWMVXTD.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991562979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991562979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_clock_gnb4f5j4fw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_clock_gnb4f5j4fw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock_GNB4F5J4FW-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock_GNB4F5J4FW-rtl" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNB4F5J4FW.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNB4F5J4FW.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563059 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock_GNB4F5J4FW " "Found entity 1: alt_dspbuilder_testbench_clock_GNB4F5J4FW" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNB4F5J4FW.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNB4F5J4FW.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991563059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_clock_gncgufkhrr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_clock_gncgufkhrr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock_GNCGUFKHRR-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock_GNCGUFKHRR-rtl" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNCGUFKHRR.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNCGUFKHRR.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563143 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock_GNCGUFKHRR " "Found entity 1: alt_dspbuilder_testbench_clock_GNCGUFKHRR" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNCGUFKHRR.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNCGUFKHRR.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991563143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_clock_gnsas6fnzp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_clock_gnsas6fnzp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock_GNSAS6FNZP-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock_GNSAS6FNZP-rtl" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNSAS6FNZP.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNSAS6FNZP.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563218 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock_GNSAS6FNZP " "Found entity 1: alt_dspbuilder_testbench_clock_GNSAS6FNZP" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNSAS6FNZP.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNSAS6FNZP.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991563218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_salt_gndbmpydnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_salt_gndbmpydnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GNDBMPYDND-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GNDBMPYDND-rtl" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563306 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GNDBMPYDND " "Found entity 1: alt_dspbuilder_testbench_salt_GNDBMPYDND" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991563306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563379 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991563379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563441 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991563441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563499 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991563499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/squelette_dspbuilder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/squelette_dspbuilder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Squelette_DSPBuilder-rtl " "Found design unit 1: Squelette_DSPBuilder-rtl" {  } { { "hdl/Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563583 ""} { "Info" "ISGN_ENTITY_NAME" "1 Squelette_DSPBuilder " "Found entity 1: Squelette_DSPBuilder" {  } { { "hdl/Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991563583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock-rtl" {  } { { "hdl/alt_dspbuilder_testbench_clock.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563657 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock " "Found entity 1: alt_dspbuilder_testbench_clock" {  } { { "hdl/alt_dspbuilder_testbench_clock.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991563657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563739 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991563739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier-rtl " "Found design unit 1: alt_dspbuilder_multiplier-rtl" {  } { { "hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563824 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier " "Found entity 1: alt_dspbuilder_multiplier" {  } { { "hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991563824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563897 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991563897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991563897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Squelette_DSPBuilder " "Elaborating entity \"Squelette_DSPBuilder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1404991564308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Squelette_DSPBuilder_GN Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0 " "Elaborating entity \"Squelette_DSPBuilder_GN\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\"" {  } { { "hdl/Squelette_DSPBuilder.vhd" "\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991564387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNF343OQUJ Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_clock_GNF343OQUJ:clock_50mhz_0 " "Elaborating entity \"alt_dspbuilder_clock_GNF343OQUJ\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_clock_GNF343OQUJ:clock_50mhz_0\"" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "clock_50mhz_0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991564605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_port_GN37ALZBS4:modulateur_bitclock_i_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_port_GN37ALZBS4:modulateur_bitclock_i_0\"" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "modulateur_bitclock_i_0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991564697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bypass_GNGEVLMN77 Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_bypass_GNGEVLMN77:tsamp " "Elaborating entity \"alt_dspbuilder_bypass_GNGEVLMN77\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_bypass_GNGEVLMN77:tsamp\"" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "tsamp" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991564787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN6TGYZDFK Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay " "Elaborating entity \"alt_dspbuilder_delay_GN6TGYZDFK\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\"" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "delay" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991564861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SInitDelay Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit " "Elaborating entity \"alt_dspbuilder_SInitDelay\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\"" {  } { { "hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd" "DelayWithInit" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991564939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "u0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_vcc_GN:delayenavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_vcc_GN:delayenavcc\"" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "delayenavcc" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNR47HMCFS Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_constant_GNR47HMCFS:cosw0_avec_facteur_de_multiplication_point_fixe " "Elaborating entity \"alt_dspbuilder_constant_GNR47HMCFS\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_constant_GNR47HMCFS:cosw0_avec_facteur_de_multiplication_point_fixe\"" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "cosw0_avec_facteur_de_multiplication_point_fixe" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNVM2FSDDK Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GNVM2FSDDK\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\"" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "multiplier" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd" "Multiplieri" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMultAltr.vhd(53) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMultAltr.vhd(53): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404991565240 "|Squelette_DSPBuilder|Squelette_DSPBuilder_GN:\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "\\gcomb:U0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0 " "Elaborated megafunction instantiation \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0\"" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991565568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0 " "Instantiated megafunction \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565571 ""}  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1404991565571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3kr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3kr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3kr " "Found entity 1: mult_3kr" {  } { { "db/mult_3kr.v" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/db/mult_3kr.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991565870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991565870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3kr Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0\|mult_3kr:auto_generated " "Elaborating entity \"mult_3kr\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0\|mult_3kr:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_gnd_GN:multiplieruser_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_gnd_GN:multiplieruser_aclrgnd\"" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "multiplieruser_aclrgnd" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991565932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6KYL5EP5 Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits " "Elaborating entity \"alt_dspbuilder_cast_GN6KYL5EP5\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits\"" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "bus_14bits" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd" "Outputi" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNQOGXYDHZ Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1 " "Elaborating entity \"alt_dspbuilder_delay_GNQOGXYDHZ\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\"" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "delay1" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SInitDelay Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit " "Elaborating entity \"alt_dspbuilder_SInitDelay\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\"" {  } { { "hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd" "DelayWithInit" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNBOOX3JQY Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_port_GNBOOX3JQY:output_dac0_0 " "Elaborating entity \"alt_dspbuilder_port_GNBOOX3JQY\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_port_GNBOOX3JQY:output_dac0_0\"" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "output_dac0_0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNGXGUGRPY Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNGXGUGRPY\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\"" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "parallel_adder_subtractor" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd" "adder_1_1" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_SAdderSub.vhd(57) " "Verilog HDL or VHDL warning at alt_dspbuilder_SAdderSub.vhd(57): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404991566425 "|Squelette_DSPBuilder|Squelette_DSPBuilder_GN:\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0\"" {  } { { "hdl/alt_dspbuilder_SAdderSub.vhd" "\\nopip:gensa:U0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0 " "Elaborated megafunction instantiation \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0\"" {  } { { "hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991566741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0 " "Instantiated megafunction \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991566741 ""}  } { { "hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1404991566741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k6g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k6g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k6g " "Found entity 1: add_sub_k6g" {  } { { "db/add_sub_k6g.tdf" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/db/add_sub_k6g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991567027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991567027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k6g Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0\|add_sub_k6g:auto_generated " "Elaborating entity \"add_sub_k6g\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0\|add_sub_k6g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991567029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNVFK2425V Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe " "Elaborating entity \"alt_dspbuilder_cast_GNVFK2425V\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe\"" {  } { { "hdl/Squelette_DSPBuilder_GN.vhd" "division_facteur_de_multiplication_point_fixe" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991567082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNVFK2425V.vhd" "Outputi" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GNVFK2425V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991567132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991567184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1404991570730 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[2\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[2\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[4\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[4\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[6\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[6\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[7\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[7\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[9\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[9\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[10\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[10\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[11\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[11\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[12\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[12\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[13\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[13\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[5\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[5\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[6\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[6\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[8\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[8\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[9\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[9\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[10\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[10\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[11\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[11\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[12\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[12\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[13\] High " "Register Squelette_DSPBuilder_GN:\\Squelette_DSPBuilder_GN_0:inst_Squelette_DSPBuilder_GN_0\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[13\] will power up to High" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991571372 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1404991571372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1404991572700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991572700 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_2MHz " "No output dependent on input pin \"Clock_2MHz\"" {  } { { "hdl/Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991573130 "|Squelette_DSPBuilder|Clock_2MHz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_50MHz " "No output dependent on input pin \"Clock_50MHz\"" {  } { { "hdl/Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991573130 "|Squelette_DSPBuilder|Clock_50MHz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_62p5MHz " "No output dependent on input pin \"Clock_62p5MHz\"" {  } { { "hdl/Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991573130 "|Squelette_DSPBuilder|Clock_62p5MHz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aclr " "No output dependent on input pin \"aclr\"" {  } { { "hdl/Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991573130 "|Squelette_DSPBuilder|aclr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aclr_2 " "No output dependent on input pin \"aclr_2\"" {  } { { "hdl/Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991573130 "|Squelette_DSPBuilder|aclr_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aclr_62p5 " "No output dependent on input pin \"aclr_62p5\"" {  } { { "hdl/Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991573130 "|Squelette_DSPBuilder|aclr_62p5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modulateur_bitclock_i " "No output dependent on input pin \"modulateur_bitclock_i\"" {  } { { "hdl/Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991573130 "|Squelette_DSPBuilder|modulateur_bitclock_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modulateur_bitclock_q " "No output dependent on input pin \"modulateur_bitclock_q\"" {  } { { "hdl/Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991573130 "|Squelette_DSPBuilder|modulateur_bitclock_q"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modulateur_enable " "No output dependent on input pin \"modulateur_enable\"" {  } { { "hdl/Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991573130 "|Squelette_DSPBuilder|modulateur_enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1404991573130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1404991573137 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1404991573137 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1404991573137 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1404991573137 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1404991573137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404991573423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 10 07:26:13 2014 " "Processing ended: Thu Jul 10 07:26:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404991573423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404991573423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404991573423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1404991573423 ""}
