$date
	Fri Feb  6 09:28:02 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register32_tb $end
$var wire 32 ! q [31:0] $end
$var reg 1 " clk $end
$var reg 32 # d [31:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % d [31:0] $end
$var wire 1 $ reset $end
$var reg 32 & q [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#5000
1"
#10000
0"
0$
#15000
1"
#20000
0"
b11001 #
b11001 %
#25000
b11001 !
b11001 &
1"
#30000
0"
b1100100 #
b1100100 %
#35000
b1100100 !
b1100100 &
1"
#40000
b0 !
b0 &
0"
1$
#45000
1"
#50000
0"
0$
#55000
b1100100 !
b1100100 &
1"
#60000
0"
b1111100111 #
b1111100111 %
#65000
b1111100111 !
b1111100111 &
1"
#70000
0"
#75000
1"
#80000
0"
