<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="axi_crossbar_1x2_synth_1" LaunchDir="/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/axi_crossbar_1x2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_ram_synth_1" LaunchDir="/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/axi_ram_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_pll_synth_1" LaunchDir="/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/clk_pll_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="axi_crossbar_1x2_synth_1"/>
		<Parent Id="axi_ram_synth_1"/>
		<Parent Id="clk_pll_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="axi_crossbar_1x2_synth_1"/>
		<Parent Id="axi_ram_synth_1"/>
		<Parent Id="clk_pll_synth_1"/>
	</Run>
</Runs>

