#ifndef	__STM32F429_HW_SYSCFG_REG_H__
#define	__STM32F429_HW_SYSCFG_REG_H__

#include <os/bit.h>

#define	STM32F429_HW_SYSCFG_REG_MEMRMP				0x000
#define		STM32F429_HW_SYSCFG_REG_MEMRMP_MEM_MODE_M	0x00000007
#define		STM32F429_HW_SYSCFG_REG_MEMRMP_MEM_MODE_S	0
#define		STM32F429_HW_SYSCFG_REG_MEMRMP_FB_MODE		BIT_U32(8)
#define		STM32F429_HW_SYSCFG_REG_MEMRMP_SWP_FMC_M	0x00000c00
#define		STM32F429_HW_SYSCFG_REG_MEMRMP_SWP_FMC_S	10

#define	STM32F429_HW_SYSCFG_REG_PMC				0x004
#define		STM32F429_HW_SYSCFG_REG_PMC_ADC1DC2		BIT_U32(16)
#define		STM32F429_HW_SYSCFG_REG_PMC_ADC2DC2		BIT_U32(17)
#define		STM32F429_HW_SYSCFG_REG_PMC_ADC3DC2		BIT_U32(18)
#define		STM32F429_HW_SYSCFG_REG_PMC_MII_RMII_SEL	BIT_U32(23)

#define	STM32F429_HW_SYSCFG_REG_EXTICR1			0x008
#define	STM32F429_HW_SYSCFG_REG_EXTICR2			0x00c
#define	STM32F429_HW_SYSCFG_REG_EXTICR3			0x010
#define	STM32F429_HW_SYSCFG_REG_EXTICR4			0x014

#define	STM32F429_HW_SYSCFG_REG_CMPCR			0x020
#define		STM32F429_HW_SYSCFG_REG_CMPCR_CMP_PD	BIT_U32(0)
#define		STM32F429_HW_SYSCFG_REG_CMPCR_READY	BIT_U32(7)

typedef enum {
	STM32F429_HW_SYSCTL_EXTI_BLOCK_GPIOA = 0,
	STM32F429_HW_SYSCTL_EXTI_BLOCK_GPIOB = 1,
	STM32F429_HW_SYSCTL_EXTI_BLOCK_GPIOC = 2,
	STM32F429_HW_SYSCTL_EXTI_BLOCK_GPIOD = 3,
	STM32F429_HW_SYSCTL_EXTI_BLOCK_GPIOE = 4,
	STM32F429_HW_SYSCTL_EXTI_BLOCK_GPIOF = 5,
	STM32F429_HW_SYSCTL_EXTI_BLOCK_GPIOG = 6,
	STM32F429_HW_SYSCTL_EXTI_BLOCK_GPIOH = 7,
	STM32F429_HW_SYSCTL_EXTI_BLOCK_GPIOI = 8,
	STM32F429_HW_SYSCTL_EXTI_BLOCK_GPIOJ = 8,
	STM32F429_HW_SYSCTL_EXTI_BLOCK_GPIOK = 10,
} stm32f429_hw_syscfg_exti_block_gpio_t;

#endif	/* __STM32F429_HW_SYSCFG_REG_H__ */
