{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane_64b.v@70:80@HdlIdDef", "reg lmc_edge_d2 = 'b0;\nreg lmc_quarter_edge_d1 = 'b0;\nreg lmc_quarter_edge_d2 = 'b0;\nreg tx_ready_d1 = 'b0;\n\nwire [63:0] tx_data_msb_s;\nwire [63:0] scrambled_data_r;\nwire [11:0] crc12;\n\n/* Reorder octets MSB first */\ngenvar i;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane_64b.v@67:77", "\nreg [63:0] scrambled_data;\nreg lmc_edge_d1 = 'b0;\nreg lmc_edge_d2 = 'b0;\nreg lmc_quarter_edge_d1 = 'b0;\nreg lmc_quarter_edge_d2 = 'b0;\nreg tx_ready_d1 = 'b0;\n\nwire [63:0] tx_data_msb_s;\nwire [63:0] scrambled_data_r;\nwire [11:0] crc12;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane_64b.v@68:78", "reg [63:0] scrambled_data;\nreg lmc_edge_d1 = 'b0;\nreg lmc_edge_d2 = 'b0;\nreg lmc_quarter_edge_d1 = 'b0;\nreg lmc_quarter_edge_d2 = 'b0;\nreg tx_ready_d1 = 'b0;\n\nwire [63:0] tx_data_msb_s;\nwire [63:0] scrambled_data_r;\nwire [11:0] crc12;\n\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane_64b.v@71:81", "reg lmc_quarter_edge_d1 = 'b0;\nreg lmc_quarter_edge_d2 = 'b0;\nreg tx_ready_d1 = 'b0;\n\nwire [63:0] tx_data_msb_s;\nwire [63:0] scrambled_data_r;\nwire [11:0] crc12;\n\n/* Reorder octets MSB first */\ngenvar i;\ngenerate\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane_64b.v@72:82", "reg lmc_quarter_edge_d2 = 'b0;\nreg tx_ready_d1 = 'b0;\n\nwire [63:0] tx_data_msb_s;\nwire [63:0] scrambled_data_r;\nwire [11:0] crc12;\n\n/* Reorder octets MSB first */\ngenvar i;\ngenerate\n  for (i = 0; i < 64; i = i + 8) begin: g_link_data\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane_64b.v@65:75", "\n);\n\nreg [63:0] scrambled_data;\nreg lmc_edge_d1 = 'b0;\nreg lmc_edge_d2 = 'b0;\nreg lmc_quarter_edge_d1 = 'b0;\nreg lmc_quarter_edge_d2 = 'b0;\nreg tx_ready_d1 = 'b0;\n\nwire [63:0] tx_data_msb_s;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane_64b.v@64:74", "  input cfg_lane_disable\n\n);\n\nreg [63:0] scrambled_data;\nreg lmc_edge_d1 = 'b0;\nreg lmc_edge_d2 = 'b0;\nreg lmc_quarter_edge_d1 = 'b0;\nreg lmc_quarter_edge_d2 = 'b0;\nreg tx_ready_d1 = 'b0;\n\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane_64b.v@66:76", ");\n\nreg [63:0] scrambled_data;\nreg lmc_edge_d1 = 'b0;\nreg lmc_edge_d2 = 'b0;\nreg lmc_quarter_edge_d1 = 'b0;\nreg lmc_quarter_edge_d2 = 'b0;\nreg tx_ready_d1 = 'b0;\n\nwire [63:0] tx_data_msb_s;\nwire [63:0] scrambled_data_r;\n"]], "Diff Content": {"Delete": [[75, "wire [63:0] tx_data_msb_s;\n"]], "Add": []}}