;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 172, @211
	SUB @127, 104
	ADD -7, <-20
	SUB @127, 104
	SLT 12, @13
	JMN 721, 112
	CMP -207, <-120
	ADD 30, 9
	ADD 30, 9
	SPL @-1, @-8
	SPL @-1, @-8
	SUB @121, 103
	SUB @127, 104
	JMZ -7, @-20
	SUB @-127, 100
	JMZ -7, @-20
	DJN -1, @-20
	SUB @121, 103
	MOV -7, <729
	SUB @127, 104
	SPL 0, <402
	SUB @121, 103
	JMZ -7, @-20
	DJN -1, @-20
	SPL <-27, 106
	SLT -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 10, 9
	SUB @121, 103
	SUB @-127, 100
	SLT 30, 9
	ADD 10, 9
	SUB @121, 103
	MOV -7, <-29
	SPL <121, 103
	DJN @12, #200
	JMZ -7, @-20
	JMZ -7, @-20
	MOV -1, <-20
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	DJN -1, @-20
	MOV -1, <-20
