<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 12.900.20.24</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)</p>
        <p>Date: Wed Jun 23 22:10:56 2021
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>sb</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>SmartFusion2</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>M2S010</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>400 VF</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 85 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.14 - 1.26 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>BEST, TYPICAL, WORST</td>
            </tr>
            <tr>
                <td>Scenario for Timing Analysis</td>
                <td>timing_analysis</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td/>
            </tr>
        </table>
        <h2>Clock Domain sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</td>
                <td>MemorySynchronizer_0/waitingtimercounter[25]:D</td>
                <td>15.257</td>
                <td/>
                <td>16.879</td>
                <td/>
                <td>0.298</td>
                <td>15.576</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</td>
                <td>MemorySynchronizer_0/SynchStatusReg2[11]:EN</td>
                <td>15.151</td>
                <td/>
                <td>16.773</td>
                <td/>
                <td>0.363</td>
                <td>15.514</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</td>
                <td>MemorySynchronizer_0/waitingtimercounter[24]:D</td>
                <td>15.056</td>
                <td/>
                <td>16.678</td>
                <td/>
                <td>0.299</td>
                <td>15.376</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</td>
                <td>MemorySynchronizer_0/waitingtimercounter[9]:D</td>
                <td>14.960</td>
                <td/>
                <td>16.582</td>
                <td/>
                <td>0.298</td>
                <td>15.269</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</td>
                <td>MemorySynchronizer_0/waitingtimercounter[11]:D</td>
                <td>14.938</td>
                <td/>
                <td>16.560</td>
                <td/>
                <td>0.299</td>
                <td>15.253</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MemorySynchronizer_0/waitingtimercounter[25]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>16.879</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.224</td>
                <td>0.224</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>0.419</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.367</td>
                <td>0.786</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>1.081</td>
                <td>87</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:CLK</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.541</td>
                <td>1.622</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>1.749</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_nreset_59_rs_RNIVA8U:A</td>
                <td>net</td>
                <td>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_set_Z</td>
                <td/>
                <td>+</td>
                <td>0.967</td>
                <td>2.716</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_nreset_59_rs_RNIVA8U:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.246</td>
                <td>2.962</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un104_in_enable_cry_7:B</td>
                <td>net</td>
                <td>MemorySynchronizer_0/waitingtimercounter_Z[7]</td>
                <td/>
                <td>+</td>
                <td>1.142</td>
                <td>4.104</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un104_in_enable_cry_7:UB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.352</td>
                <td>4.456</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un104_in_enable_cry_0_CC_0:UB[7]</td>
                <td>net</td>
                <td>NET_CC_CONFIG843</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>4.456</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un104_in_enable_cry_0_CC_0:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.565</td>
                <td>5.021</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un104_in_enable_cry_0_CC_1:CI</td>
                <td>net</td>
                <td>CI_TO_CO819</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.021</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un104_in_enable_cry_0_CC_1:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.219</td>
                <td>5.240</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un104_in_enable_cry_0_CC_2:CI</td>
                <td>net</td>
                <td>CI_TO_CO820</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.240</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un104_in_enable_cry_0_CC_2:CC[8]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.415</td>
                <td>5.655</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un104_in_enable_cry_31_FCINST1:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG919</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.655</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un104_in_enable_cry_31_FCINST1:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:FCEND_BUFF_CC</td>
                <td>+</td>
                <td>0.078</td>
                <td>5.733</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un104_in_enable_cry_31_RNISAUC:A</td>
                <td>net</td>
                <td>MemorySynchronizer_0/un104_in_enable_cry_31_Z</td>
                <td/>
                <td>+</td>
                <td>0.517</td>
                <td>6.250</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un104_in_enable_cry_31_RNISAUC:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.186</td>
                <td>6.436</td>
                <td>31</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un4_waitingtimercounter_cry_0:A</td>
                <td>net</td>
                <td>MemorySynchronizer_0/un105_m1_e_0_0</td>
                <td/>
                <td>+</td>
                <td>0.859</td>
                <td>7.295</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un4_waitingtimercounter_cry_0:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.158</td>
                <td>7.453</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un4_waitingtimercounter_cry_0_CC_0:P[1]</td>
                <td>net</td>
                <td>NET_CC_CONFIG102</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.453</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un4_waitingtimercounter_cry_0_CC_0:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.733</td>
                <td>8.186</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un4_waitingtimercounter_cry_0_CC_1:CI</td>
                <td>net</td>
                <td>CI_TO_CO100</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.186</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un4_waitingtimercounter_cry_0_CC_1:CC[6]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.200</td>
                <td>8.386</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un4_waitingtimercounter_cry_17:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG155</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.386</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un4_waitingtimercounter_cry_17:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.078</td>
                <td>8.464</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un112_in_enable_0_I_93:A</td>
                <td>net</td>
                <td>MemorySynchronizer_0/un120_in_enable_i_A[17]</td>
                <td/>
                <td>+</td>
                <td>2.065</td>
                <td>10.529</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un112_in_enable_0_I_93:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.158</td>
                <td>10.687</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un112_in_enable_0_I_1_CC_1:P[0]</td>
                <td>net</td>
                <td>NET_CC_CONFIG560</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.687</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un112_in_enable_0_I_1_CC_1:CC[8]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.870</td>
                <td>11.557</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un112_in_enable_0_I_45_FCINST1:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG586</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>11.557</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un112_in_enable_0_I_45_FCINST1:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:FCEND_BUFF_CC</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.635</td>
                <td>45</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0:B</td>
                <td>net</td>
                <td>MemorySynchronizer_0/un112_in_enable_0_data_tmp[15]</td>
                <td/>
                <td>+</td>
                <td>1.164</td>
                <td>12.799</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0:UB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.246</td>
                <td>13.045</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0_CC_0:UB[1]</td>
                <td>net</td>
                <td>NET_CC_CONFIG626</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>13.045</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0_CC_0:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.714</td>
                <td>13.759</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0_CC_1:CI</td>
                <td>net</td>
                <td>CI_TO_CO623</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>13.759</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0_CC_1:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.218</td>
                <td>13.977</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0_CC_2:CI</td>
                <td>net</td>
                <td>CI_TO_CO624</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>13.977</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_0_CC_2:CC[2]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.297</td>
                <td>14.274</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_25:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG702</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>14.274</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_25:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.065</td>
                <td>14.339</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/waitingtimercounter_10_iv_0_0_a2_1[25]:C</td>
                <td>net</td>
                <td>MemorySynchronizer_0/un1_waitingtimercounter_1_cry_25_S</td>
                <td/>
                <td>+</td>
                <td>0.527</td>
                <td>14.866</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/waitingtimercounter_10_iv_0_0_a2_1[25]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.237</td>
                <td>15.103</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/waitingtimercounter_10_iv_0_0[25]:C</td>
                <td>net</td>
                <td>MemorySynchronizer_0/N_2422</td>
                <td/>
                <td>+</td>
                <td>0.725</td>
                <td>15.828</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/waitingtimercounter_10_iv_0_0[25]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.186</td>
                <td>16.014</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/waitingtimercounter[25]:D</td>
                <td>net</td>
                <td>MemorySynchronizer_0/waitingtimercounter_10[25]</td>
                <td/>
                <td>+</td>
                <td>0.865</td>
                <td>16.879</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16.879</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.224</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>N/C</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.366</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>N/C</td>
                <td>76</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/waitingtimercounter[25]:CLK</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.521</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/waitingtimercounter[25]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.298</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>stamp0_ready_temp</td>
                <td>STAMP_0/PREADY:EN</td>
                <td>6.740</td>
                <td/>
                <td>6.740</td>
                <td/>
                <td>0.363</td>
                <td>5.524</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>stamp0_ready_dms2</td>
                <td>STAMP_0/PREADY:EN</td>
                <td>6.441</td>
                <td/>
                <td>6.441</td>
                <td/>
                <td>0.363</td>
                <td>5.225</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>stamp0_ready_dms1</td>
                <td>STAMP_0/PREADY:EN</td>
                <td>6.223</td>
                <td/>
                <td>6.223</td>
                <td/>
                <td>0.363</td>
                <td>5.007</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>stamp0_ready_temp</td>
                <td>STAMP_0/component_state[3]:D</td>
                <td>5.662</td>
                <td/>
                <td>5.662</td>
                <td/>
                <td>0.298</td>
                <td>4.355</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>stamp0_ready_dms2</td>
                <td>STAMP_0/component_state[3]:D</td>
                <td>5.363</td>
                <td/>
                <td>5.363</td>
                <td/>
                <td>0.298</td>
                <td>4.056</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: stamp0_ready_temp</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: STAMP_0/PREADY:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.740</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>stamp0_ready_temp</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>stamp0_ready_temp_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>stamp0_ready_temp</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>stamp0_ready_temp_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>1.308</td>
                <td>1.308</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>stamp0_ready_temp_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>stamp0_ready_temp_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>0.283</td>
                <td>1.591</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>stamp0_ready_temp_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.109</td>
                <td>1.700</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>STAMP_0/un27_paddr_1:B</td>
                <td>net</td>
                <td>stamp0_ready_temp_c</td>
                <td/>
                <td>+</td>
                <td>1.768</td>
                <td>3.468</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>STAMP_0/un27_paddr_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.265</td>
                <td>3.733</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>STAMP_0/un27_paddr:B</td>
                <td>net</td>
                <td>STAMP_0/un27_paddr_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.260</td>
                <td>3.993</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>STAMP_0/un27_paddr:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>4.095</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>STAMP_0/PREADY_0_sqmuxa_2_0_a3:D</td>
                <td>net</td>
                <td>STAMP_0/un27_paddr_i_0</td>
                <td/>
                <td>+</td>
                <td>0.366</td>
                <td>4.461</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>STAMP_0/PREADY_0_sqmuxa_2_0_a3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.338</td>
                <td>4.799</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>STAMP_0/un1_PREADY_0_sqmuxa_3_0:D</td>
                <td>net</td>
                <td>STAMP_0/PREADY_0_sqmuxa_2</td>
                <td/>
                <td>+</td>
                <td>0.275</td>
                <td>5.074</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>STAMP_0/un1_PREADY_0_sqmuxa_3_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.246</td>
                <td>5.320</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>STAMP_0/PREADY:EN</td>
                <td>net</td>
                <td>STAMP_0/un1_PREADY_0_sqmuxa_3_0_Z</td>
                <td/>
                <td>+</td>
                <td>1.420</td>
                <td>6.740</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.740</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.217</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.189</td>
                <td>N/C</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.355</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.286</td>
                <td>N/C</td>
                <td>76</td>
                <td>r</td>
            </tr>
            <tr>
                <td>STAMP_0/PREADY:CLK</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.532</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>STAMP_0/PREADY:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.363</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>resetn</td>
                <td>8.335</td>
                <td/>
                <td>10.364</td>
                <td/>
                <td>10.364</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>STAMP_0/spi/mosi_cl:CLK</td>
                <td>stamp0_spi_mosi</td>
                <td>8.275</td>
                <td/>
                <td>9.913</td>
                <td/>
                <td>9.913</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>ENABLE_MEMORY_LED</td>
                <td>7.835</td>
                <td/>
                <td>9.864</td>
                <td/>
                <td>9.864</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>MMUART_0_TXD_M2F</td>
                <td>7.706</td>
                <td/>
                <td>9.735</td>
                <td/>
                <td>9.735</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>adc_start</td>
                <td>7.565</td>
                <td/>
                <td>9.594</td>
                <td/>
                <td>9.594</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: resetn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.364</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.224</td>
                <td>0.224</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.194</td>
                <td>0.418</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.364</td>
                <td>0.782</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>1.077</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.452</td>
                <td>1.529</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.246</td>
                <td>1.775</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>net</td>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</td>
                <td/>
                <td>+</td>
                <td>0.254</td>
                <td>2.029</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CAN_TX_EBL_MGPIO4A_H2F_B</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MSS_010_IP</td>
                <td>+</td>
                <td>1.214</td>
                <td>3.243</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>ResetAND:B</td>
                <td>net</td>
                <td>sb_sb_0_GPIO_4_M2F</td>
                <td/>
                <td>+</td>
                <td>1.619</td>
                <td>4.862</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>ResetAND:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.193</td>
                <td>5.055</td>
                <td>128</td>
                <td>f</td>
            </tr>
            <tr>
                <td>resetn_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>NN_1</td>
                <td/>
                <td>+</td>
                <td>1.691</td>
                <td>6.746</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>resetn_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.388</td>
                <td>7.134</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>resetn_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>resetn_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.402</td>
                <td>7.536</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>resetn_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.828</td>
                <td>10.364</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>resetn</td>
                <td>net</td>
                <td>resetn</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.364</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.364</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>resetn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51_set:ALn</td>
                <td>8.446</td>
                <td/>
                <td>10.475</td>
                <td/>
                <td>0.415</td>
                <td>9.304</td>
                <td>0.443</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>MemorySynchronizer_0/N_2535_set:ALn</td>
                <td>8.454</td>
                <td/>
                <td>10.483</td>
                <td/>
                <td>0.417</td>
                <td>9.287</td>
                <td>0.416</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_60_set:ALn</td>
                <td>8.141</td>
                <td/>
                <td>10.170</td>
                <td/>
                <td>0.415</td>
                <td>9.002</td>
                <td>0.446</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>MemorySynchronizer_0/N_1978_i_set:ALn</td>
                <td>7.904</td>
                <td/>
                <td>9.933</td>
                <td/>
                <td>0.415</td>
                <td>8.760</td>
                <td>0.441</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>MemorySynchronizer_0/N_2537_set:ALn</td>
                <td>7.828</td>
                <td/>
                <td>9.857</td>
                <td/>
                <td>0.415</td>
                <td>8.678</td>
                <td>0.435</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MemorySynchronizer_0/un1_ResetTimerValueReg_51_set:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.475</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.224</td>
                <td>0.224</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST:YNn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.194</td>
                <td>0.418</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_YNn</td>
                <td/>
                <td>+</td>
                <td>0.364</td>
                <td>0.782</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>1.077</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.452</td>
                <td>1.529</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.246</td>
                <td>1.775</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</td>
                <td>net</td>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</td>
                <td/>
                <td>+</td>
                <td>0.254</td>
                <td>2.029</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CAN_TX_EBL_MGPIO4A_H2F_B</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MSS_010_IP</td>
                <td>+</td>
                <td>1.163</td>
                <td>3.192</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>ResetAND:B</td>
                <td>net</td>
                <td>sb_sb_0_GPIO_4_M2F</td>
                <td/>
                <td>+</td>
                <td>1.680</td>
                <td>4.872</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>ResetAND:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.186</td>
                <td>5.058</td>
                <td>128</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51:B</td>
                <td>net</td>
                <td>NN_1</td>
                <td/>
                <td>+</td>
                <td>3.044</td>
                <td>8.102</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.168</td>
                <td>8.270</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51_set:ALn</td>
                <td>net</td>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51_Z</td>
                <td/>
                <td>+</td>
                <td>2.205</td>
                <td>10.475</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.475</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.224</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.195</td>
                <td>N/C</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.357</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.295</td>
                <td>N/C</td>
                <td>22</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51_set:CLK</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.515</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MemorySynchronizer_0/un1_ResetTimerValueReg_51_set:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.415</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</td>
                <td>adc_clk</td>
                <td>7.690</td>
                <td/>
                <td>10.075</td>
                <td/>
                <td>10.075</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: adc_clk</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.075</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ</td>
                <td>net</td>
                <td>sb_sb_0/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC</td>
                <td/>
                <td>+</td>
                <td>2.385</td>
                <td>2.385</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CCC_IP</td>
                <td>+</td>
                <td>2.315</td>
                <td>4.700</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL1_INST:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL1_net</td>
                <td/>
                <td>+</td>
                <td>0.256</td>
                <td>4.956</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL1_INST:YSn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.204</td>
                <td>5.160</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL1_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL1_INST/U0_YNn_GSouth</td>
                <td/>
                <td>+</td>
                <td>0.339</td>
                <td>5.499</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sb_sb_0/CCC_0/GL1_INST/U0_RGB1:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.214</td>
                <td>5.713</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>adc_clk_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>sb_sb_0/CCC_0/GL1_INST/U0_RGB1_YR</td>
                <td/>
                <td>+</td>
                <td>0.796</td>
                <td>6.509</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>adc_clk_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.388</td>
                <td>6.897</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>adc_clk_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>adc_clk_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.390</td>
                <td>7.287</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>adc_clk_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.788</td>
                <td>10.075</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>adc_clk</td>
                <td>net</td>
                <td>adc_clk</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.075</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.075</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>adc_clk</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
