(edif PLL_SLOW
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timeStamp 2018 9 10 3 7 17)
      (author "Synopsys, Inc.")
      (program "Synplify Pro" (version "L-2016.09L+ice40, mapper maplat, Build 1612R"))
     )
   )
  (library sb_ice
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell pre_io (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port (array (rename cbit "cbit[5:0]") 6) (direction INPUT))
           (port hold (direction INPUT))
           (port rstio (direction INPUT))
           (port bs_en (direction INPUT))
           (port shift (direction INPUT))
           (port tclk (direction INPUT))
           (port inclk (direction INPUT))
           (port outclk (direction INPUT))
           (port update (direction INPUT))
           (port oepin (direction INPUT))
           (port sdi (direction INPUT))
           (port mode (direction INPUT))
           (port hiz_b (direction INPUT))
           (port sdo (direction OUTPUT))
           (port dout1 (direction OUTPUT))
           (port dout0 (direction OUTPUT))
           (port ddr1 (direction INPUT))
           (port ddr0 (direction INPUT))
           (port padin (direction INPUT))
           (port padout (direction OUTPUT))
           (port padoen (direction OUTPUT))
         )
       )
    )
    (cell SB_PLL40_CORE (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port (array (rename DYNAMICDELAY "DYNAMICDELAY[7:0]") 8) (direction INPUT))
           (port REFERENCECLK (direction INPUT))
           (port PLLOUTCORE (direction OUTPUT))
           (port PLLOUTGLOBAL (direction OUTPUT))
           (port EXTFEEDBACK (direction INPUT))
           (port LOCK (direction OUTPUT))
           (port BYPASS (direction INPUT))
           (port RESETB (direction INPUT))
           (port SDO (direction OUTPUT))
           (port SDI (direction INPUT))
           (port SCLK (direction INPUT))
           (port LATCHINPUTVALUE (direction INPUT))
         )
        (property EXTERNAL_DIVIDE_FACTOR (string "4'b0001"))
        (property TEST_MODE (string "1'b0"))
        (property ENABLE_ICEGATE (string "1'b0"))
        (property FILTER_RANGE (string "3'b000"))
        (property DIVQ (string "3'b000"))
        (property DIVF (string "7'b0000000"))
        (property DIVR (string "4'b0000"))
        (property PLLOUT_SELECT (string "GENCLK"))
        (property FDA_RELATIVE (string "4'b0000"))
        (property FDA_FEEDBACK (string "4'b0000"))
        (property SHIFTREG_DIV_MODE (string "2'b00"))
        (property DELAY_ADJUSTMENT_MODE_RELATIVE (string "FIXED"))
        (property DELAY_ADJUSTMENT_MODE_FEEDBACK (string "FIXED"))
        (property FEEDBACK_PATH (string "SIMPLE"))
       )
    )
    (cell SB_IO (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port PACKAGE_PIN (direction INOUT))
           (port LATCH_INPUT_VALUE (direction INPUT))
           (port CLOCK_ENABLE (direction INPUT))
           (port INPUT_CLK (direction INPUT))
           (port OUTPUT_CLK (direction INPUT))
           (port OUTPUT_ENABLE (direction INPUT))
           (port D_OUT_1 (direction INPUT))
           (port D_OUT_0 (direction INPUT))
           (port D_IN_1 (direction OUTPUT))
           (port D_IN_0 (direction OUTPUT))
         )
       )
    )
    (cell GND (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port Y (direction OUTPUT)
           (property function (string "0"))
 )
         )
        (property is_pwr (integer 1))
       )
    )
    (cell VCC (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port Y (direction OUTPUT)
           (property function (string "1"))
 )
         )
        (property is_pwr (integer 1))
       )
    )
  )
  (library work
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell PLL_SLOW (cellType GENERIC)
       (view verilog (viewType NETLIST)
         (interface
           (port REFERENCECLK (direction INPUT))
           (port PLLOUTCORE (direction OUTPUT))
           (port PLLOUTGLOBAL (direction OUTPUT))
           (port RESET (direction INPUT))
           (port BYPASS (direction INPUT))
           (port LOCK (direction OUTPUT))
         )
         (contents
          (instance REFERENCECLK_ibuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "000001"))
          )
          (instance RESET_ibuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "000001"))
          )
          (instance BYPASS_ibuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "000001"))
          )
          (instance PLLOUTCORE_obuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "011001"))
          )
          (instance PLLOUTGLOBAL_obuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "011001"))
          )
          (instance LOCK_obuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "011001"))
          )
          (instance PLL_SLOW_inst (viewRef PRIM (cellRef SB_PLL40_CORE (libraryRef sb_ice)))
           (property DIVR (string "0"))
           (property DIVF (string "1F"))
           (property DIVQ (string "6"))
           (property FILTER_RANGE (string "2"))
           (property FEEDBACK_PATH (string "SIMPLE"))
           (property DELAY_ADJUSTMENT_MODE_FEEDBACK (string "FIXED"))
           (property FDA_FEEDBACK (string "0"))
           (property DELAY_ADJUSTMENT_MODE_RELATIVE (string "FIXED"))
           (property FDA_RELATIVE (string "0"))
           (property SHIFTREG_DIV_MODE (string "0"))
           (property PLLOUT_SELECT (string "GENCLK"))
           (property ENABLE_ICEGATE (string "0"))
          )
          (instance VCC (viewRef PRIM (cellRef VCC (libraryRef sb_ice)))          )
          (instance GND (viewRef PRIM (cellRef GND (libraryRef sb_ice)))          )
          (net (rename GNDZ0 "GND") (joined
           (portRef Y (instanceRef GND))
           (portRef (member DYNAMICDELAY 0) (instanceRef PLL_SLOW_inst))
           (portRef (member DYNAMICDELAY 1) (instanceRef PLL_SLOW_inst))
           (portRef (member DYNAMICDELAY 2) (instanceRef PLL_SLOW_inst))
           (portRef (member DYNAMICDELAY 3) (instanceRef PLL_SLOW_inst))
           (portRef (member DYNAMICDELAY 4) (instanceRef PLL_SLOW_inst))
           (portRef (member DYNAMICDELAY 5) (instanceRef PLL_SLOW_inst))
           (portRef (member DYNAMICDELAY 6) (instanceRef PLL_SLOW_inst))
           (portRef (member DYNAMICDELAY 7) (instanceRef PLL_SLOW_inst))
          ))
          (net (rename VCCZ0 "VCC") (joined
           (portRef Y (instanceRef VCC))
          ))
          (net REFERENCECLK_c (joined
           (portRef D_IN_0 (instanceRef REFERENCECLK_ibuf))
           (portRef REFERENCECLK (instanceRef PLL_SLOW_inst))
          ))
          (net (rename referenceclk "REFERENCECLK") (joined
           (portRef PACKAGE_PIN (instanceRef REFERENCECLK_ibuf))
           (portRef REFERENCECLK)
          ))
          (net RESET_c (joined
           (portRef D_IN_0 (instanceRef RESET_ibuf))
           (portRef RESETB (instanceRef PLL_SLOW_inst))
          ))
          (net (rename reset "RESET") (joined
           (portRef PACKAGE_PIN (instanceRef RESET_ibuf))
           (portRef RESET)
          ))
          (net BYPASS_c (joined
           (portRef D_IN_0 (instanceRef BYPASS_ibuf))
           (portRef BYPASS (instanceRef PLL_SLOW_inst))
          ))
          (net (rename bypass "BYPASS") (joined
           (portRef PACKAGE_PIN (instanceRef BYPASS_ibuf))
           (portRef BYPASS)
          ))
          (net PLLOUTCORE_c (joined
           (portRef PLLOUTCORE (instanceRef PLL_SLOW_inst))
           (portRef D_OUT_0 (instanceRef PLLOUTCORE_obuf))
          ))
          (net (rename plloutcore "PLLOUTCORE") (joined
           (portRef PACKAGE_PIN (instanceRef PLLOUTCORE_obuf))
           (portRef PLLOUTCORE)
          ))
          (net PLLOUTGLOBAL_c (joined
           (portRef PLLOUTGLOBAL (instanceRef PLL_SLOW_inst))
           (portRef D_OUT_0 (instanceRef PLLOUTGLOBAL_obuf))
          ))
          (net (rename plloutglobal "PLLOUTGLOBAL") (joined
           (portRef PACKAGE_PIN (instanceRef PLLOUTGLOBAL_obuf))
           (portRef PLLOUTGLOBAL)
          ))
          (net LOCK_c (joined
           (portRef LOCK (instanceRef PLL_SLOW_inst))
           (portRef D_OUT_0 (instanceRef LOCK_obuf))
          ))
          (net (rename lock "LOCK") (joined
           (portRef PACKAGE_PIN (instanceRef LOCK_obuf))
           (portRef LOCK)
          ))
         )
        (property orig_inst_of (string "PLL_SLOW"))
       )
    )
  )
  (design PLL_SLOW (cellRef PLL_SLOW (libraryRef work))
	(property PART (string "ice40hx8kct256") (owner "Lattice")))
)
