// Seed: 20807444
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3
);
  assign id_1 = id_2 > 1;
  logic id_4;
endmodule
