

================================================================
== Vivado HLS Report for 'scaleRange'
================================================================
* Date:           Thu Jun  6 02:01:44 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.702|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 16.7>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%destFrom_V_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %destFrom_V)"   --->   Operation 3 'read' 'destFrom_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %x)"   --->   Operation 4 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i15 %destFrom_V_read to i14" [RC_Receiver/RC_Receiver.cpp:138]   --->   Operation 5 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.81ns)   --->   "%r_V = sub i14 8183, %tmp_1" [RC_Receiver/RC_Receiver.cpp:138]   --->   Operation 6 'sub' 'r_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %x_read, i13 0)" [RC_Receiver/RC_Receiver.cpp:138]   --->   Operation 7 'bitconcatenate' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_V_1 = add i24 -1638400, %p_Val2_s" [RC_Receiver/RC_Receiver.cpp:138]   --->   Operation 8 'add' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%OP1_V_cast = zext i14 %r_V to i38" [RC_Receiver/RC_Receiver.cpp:138]   --->   Operation 9 'zext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%OP2_V_cast = zext i24 %r_V_1 to i38" [RC_Receiver/RC_Receiver.cpp:138]   --->   Operation 10 'zext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (6.38ns)   --->   "%p_Val2_1 = mul i38 %OP2_V_cast, %OP1_V_cast" [RC_Receiver/RC_Receiver.cpp:138]   --->   Operation 11 'mul' 'p_Val2_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i25 @_ssdm_op_PartSelect.i25.i38.i32.i32(i38 %p_Val2_1, i32 13, i32 37)" [RC_Receiver/RC_Receiver.cpp:138]   --->   Operation 12 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_2 = call i38 @_ssdm_op_BitConcatenate.i38.i25.i13(i25 %tmp, i13 0)" [RC_Receiver/RC_Receiver.cpp:140]   --->   Operation 13 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_cast = zext i38 %tmp_2 to i77" [RC_Receiver/RC_Receiver.cpp:140]   --->   Operation 14 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (8.51ns)   --->   "%mul = mul i77 351843720889, %zext_cast" [RC_Receiver/RC_Receiver.cpp:140]   --->   Operation 15 'mul' 'mul' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4_cast = call i15 @_ssdm_op_PartSelect.i15.i77.i32.i32(i77 %mul, i32 62, i32 76)" [RC_Receiver/RC_Receiver.cpp:140]   --->   Operation 16 'partselect' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:134]   --->   Operation 17 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.94ns)   --->   "%p_Val2_8 = add i15 %tmp_4_cast, %destFrom_V_read" [RC_Receiver/RC_Receiver.cpp:140]   --->   Operation 18 'add' 'p_Val2_8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret i15 %p_Val2_8" [RC_Receiver/RC_Receiver.cpp:140]   --->   Operation 19 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ destFrom_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
destFrom_V_read (read          ) [ 011]
x_read          (read          ) [ 000]
tmp_1           (trunc         ) [ 000]
r_V             (sub           ) [ 000]
p_Val2_s        (bitconcatenate) [ 000]
r_V_1           (add           ) [ 000]
OP1_V_cast      (zext          ) [ 000]
OP2_V_cast      (zext          ) [ 000]
p_Val2_1        (mul           ) [ 000]
tmp             (partselect    ) [ 000]
tmp_2           (bitconcatenate) [ 000]
zext_cast       (zext          ) [ 000]
mul             (mul           ) [ 000]
tmp_4_cast      (partselect    ) [ 011]
StgValue_17     (specpipeline  ) [ 000]
p_Val2_8        (add           ) [ 000]
StgValue_19     (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="destFrom_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="destFrom_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i11.i13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i25.i13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i77.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="destFrom_V_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="15" slack="0"/>
<pin id="46" dir="0" index="1" bw="15" slack="0"/>
<pin id="47" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="destFrom_V_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="x_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="11" slack="0"/>
<pin id="52" dir="0" index="1" bw="11" slack="0"/>
<pin id="53" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="15" slack="0"/>
<pin id="58" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="r_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="14" slack="0"/>
<pin id="62" dir="0" index="1" bw="14" slack="0"/>
<pin id="63" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_Val2_s_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="24" slack="0"/>
<pin id="68" dir="0" index="1" bw="11" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="OP1_V_cast_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_cast/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="25" slack="0"/>
<pin id="80" dir="0" index="1" bw="38" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="0" index="3" bw="7" slack="0"/>
<pin id="83" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_2_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="38" slack="0"/>
<pin id="89" dir="0" index="1" bw="25" slack="0"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="38" slack="0"/>
<pin id="97" dir="1" index="1" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="mul_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="40" slack="0"/>
<pin id="101" dir="0" index="1" bw="38" slack="0"/>
<pin id="102" dir="1" index="2" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_4_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="15" slack="0"/>
<pin id="107" dir="0" index="1" bw="77" slack="0"/>
<pin id="108" dir="0" index="2" bw="7" slack="0"/>
<pin id="109" dir="0" index="3" bw="8" slack="0"/>
<pin id="110" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_cast/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="p_Val2_8_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="15" slack="1"/>
<pin id="117" dir="0" index="1" bw="15" slack="1"/>
<pin id="118" dir="1" index="2" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/2 "/>
</bind>
</comp>

<comp id="119" class="1007" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="24" slack="0"/>
<pin id="121" dir="0" index="1" bw="24" slack="0"/>
<pin id="122" dir="0" index="2" bw="14" slack="0"/>
<pin id="123" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V_1/1 OP2_V_cast/1 p_Val2_1/1 "/>
</bind>
</comp>

<comp id="128" class="1005" name="destFrom_V_read_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="15" slack="1"/>
<pin id="130" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="destFrom_V_read "/>
</bind>
</comp>

<comp id="133" class="1005" name="tmp_4_cast_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="15" slack="1"/>
<pin id="135" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="44" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="56" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="50" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="60" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="78" pin="4"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="95" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="99" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="66" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="74" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="78" pin=1"/></net>

<net id="131"><net_src comp="44" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="136"><net_src comp="105" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="115" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scaleRange : x | {1 }
	Port: scaleRange : destFrom_V | {1 }
  - Chain level:
	State 1
		r_V : 1
		r_V_1 : 1
		OP1_V_cast : 2
		OP2_V_cast : 2
		p_Val2_1 : 3
		tmp : 4
		tmp_2 : 5
		zext_cast : 6
		mul : 7
		tmp_4_cast : 8
	State 2
		StgValue_19 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    mul   |          mul_fu_99         |    4    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|    add   |       p_Val2_8_fu_115      |    0    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|    sub   |          r_V_fu_60         |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|
|  addmul  |         grp_fu_119         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   | destFrom_V_read_read_fu_44 |    0    |    0    |    0    |
|          |      x_read_read_fu_50     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |         tmp_1_fu_56        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|       p_Val2_s_fu_66       |    0    |    0    |    0    |
|          |         tmp_2_fu_87        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      OP1_V_cast_fu_74      |    0    |    0    |    0    |
|          |       zext_cast_fu_95      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|          tmp_fu_78         |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_105     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |    0    |    69   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|destFrom_V_read_reg_128|   15   |
|   tmp_4_cast_reg_133  |   15   |
+-----------------------+--------+
|         Total         |   30   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |    0   |   69   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   30   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   30   |   69   |
+-----------+--------+--------+--------+
