#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 18 18:50:33 2024
# Process ID: 9852
# Current directory: D:/UNI/GIKI-Tapeout/reciver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16236 D:\UNI\GIKI-Tapeout\reciver\reciver.xpr
# Log file: D:/UNI/GIKI-Tapeout/reciver/vivado.log
# Journal file: D:/UNI/GIKI-Tapeout/reciver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/UNI/GIKI-Tapeout/reciver/reciver.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 953.738 ; gain = 198.098
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {162.035} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 12 clk_wiz_0_synth_1
[Thu Apr 18 18:52:42 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/UNI/GIKI-Tapeout/reciver/reciver.ip_user_files/sim_scripts -ip_user_files_dir D:/UNI/GIKI-Tapeout/reciver/reciver.ip_user_files -ipstatic_source_dir D:/UNI/GIKI-Tapeout/reciver/reciver.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/modelsim} {questa=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/questa} {riviera=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/riviera} {activehdl=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
INFO: [Project 1-386] Moving file 'd:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
file delete -force d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMARY_PORT {clk_in} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 12 clk_wiz_0_synth_1
[Thu Apr 18 18:57:51 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/UNI/GIKI-Tapeout/reciver/reciver.ip_user_files/sim_scripts -ip_user_files_dir D:/UNI/GIKI-Tapeout/reciver/reciver.ip_user_files -ipstatic_source_dir D:/UNI/GIKI-Tapeout/reciver/reciver.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/modelsim} {questa=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/questa} {riviera=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/riviera} {activehdl=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.USE_LOCKED {false}] [get_ips clk_wiz_0]
generate_target all [get_files  d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 12 clk_wiz_0_synth_1
[Thu Apr 18 19:00:09 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/UNI/GIKI-Tapeout/reciver/reciver.ip_user_files/sim_scripts -ip_user_files_dir D:/UNI/GIKI-Tapeout/reciver/reciver.ip_user_files -ipstatic_source_dir D:/UNI/GIKI-Tapeout/reciver/reciver.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/modelsim} {questa=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/questa} {riviera=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/riviera} {activehdl=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_ips clk_wiz_0]
generate_target all [get_files  d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 12 clk_wiz_0_synth_1
[Thu Apr 18 19:01:21 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/UNI/GIKI-Tapeout/reciver/reciver.ip_user_files/sim_scripts -ip_user_files_dir D:/UNI/GIKI-Tapeout/reciver/reciver.ip_user_files -ipstatic_source_dir D:/UNI/GIKI-Tapeout/reciver/reciver.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/modelsim} {questa=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/questa} {riviera=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/riviera} {activehdl=D:/UNI/GIKI-Tapeout/reciver/reciver.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Apr 18 19:02:29 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
WARNING: [VRFC 10-756] identifier PAYLOAD_BITS is used before its declaration [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:86]
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.receiver_default
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_UART_behav -key {Behavioral:sim_1:Functional:tb_tt_um_UART} -tclbatch {tb_tt_um_UART.tcl} -view {D:/UNI/GIKI-Tapeout/reciver/tb_tt_um_UART_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/UNI/GIKI-Tapeout/reciver/tb_tt_um_UART_behav.wcfg
source tb_tt_um_UART.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting simulation...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_UART_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1237.961 ; gain = 13.906
run 100000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 19:07:48 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 19:07:48 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EBF2A
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 19:11:35 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 19:11:35 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 19:14:59 2024...
