<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DCM_50M.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="NOR_DFF.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="NOR_DFF_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="NOR_RSFF.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="NOR_RSFF_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="NegativeEdgeTriggered_DFF.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="NegativeEdgeTriggered_DFF.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="NegativeEdgeTriggered_DFF.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="NegativeEdgeTriggered_DFF.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="NegativeEdgeTriggered_DFF.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="NegativeEdgeTriggered_DFF.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="NegativeEdgeTriggered_DFF.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="NegativeEdgeTriggered_DFF.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="NegativeEdgeTriggered_DFF.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="NegativeEdgeTriggered_DFF.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NegativeEdgeTriggered_DFF.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="NegativeEdgeTriggered_DFF.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="NegativeEdgeTriggered_DFF.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="NegativeEdgeTriggered_DFF.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="NegativeEdgeTriggered_DFF.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="NegativeEdgeTriggered_DFF.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="NegativeEdgeTriggered_DFF.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="NegativeEdgeTriggered_DFF.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="NegativeEdgeTriggered_DFF.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="NegativeEdgeTriggered_DFF_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="NegativeEdgeTriggered_DFF_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="NegativeEdgeTriggered_DFF_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="NegativeEdgeTriggered_DFF_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="NegativeEdgeTriggered_DFF_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="NegativeEdgeTriggered_DFF_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="NegativeEdgeTriggered_DFF_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="NegativeEdgeTriggered_DFF_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NegativeEdgeTriggered_DFF_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SSD_1dig.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SSD_1dig.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="XNOR_RSFF.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="XNOR_RSFF_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bin2BCD3en.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="experiment6.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="experiment6.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="experiment6.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="experiment6.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="experiment6.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="experiment6.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="experiment6.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="experiment6.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="experiment6.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="experiment6.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="experiment6.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="experiment6.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="experiment6.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="experiment6.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="experiment6.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="experiment6.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="experiment6.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="experiment6.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="experiment6.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="experiment6.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="experiment6.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="experiment6.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="experiment6.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="experiment6.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="experiment6.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="experiment6_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="experiment6_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="experiment6_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="experiment6_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="experiment6_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="experiment6_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="experiment6_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="experiment6_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="experiment6_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="experiment6_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="experiment6_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="experiment6_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="experiment6_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="experiment6_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="experiment6_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="experiment6_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="experiment6_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_experiment9_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mux4SSD.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4SSD.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="negativeedgetriggered_dff.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="negativeedgetriggered_dff.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="negativeedgetriggered_dff.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="sel_strobeB.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sel_strobeB.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="shiftreg4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="shiftreg4.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1539710912" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1539710911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539715192" xil_pn:in_ck="-7952434032932321608" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8495404448798978039" xil_pn:start_ts="1539715189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="NegativeEdgeTriggered_DFF.vf"/>
      <outfile xil_pn:name="experiment6.vf"/>
      <outfile xil_pn:name="shiftreg4.vf"/>
    </transform>
    <transform xil_pn:end_ts="1539715192" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4184728410743158745" xil_pn:start_ts="1539715192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539715192" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1539715192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539715192" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3595890664164020601" xil_pn:start_ts="1539715192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539715192" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1539715192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539715192" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1758933137783312221" xil_pn:start_ts="1539715192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539715218" xil_pn:in_ck="-6965329453659373449" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4514998920849400005" xil_pn:start_ts="1539715192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="experiment6.jhd"/>
      <outfile xil_pn:name="experiment6.lso"/>
      <outfile xil_pn:name="experiment6.ngc"/>
      <outfile xil_pn:name="experiment6.ngr"/>
      <outfile xil_pn:name="experiment6.prj"/>
      <outfile xil_pn:name="experiment6.stx"/>
      <outfile xil_pn:name="experiment6.syr"/>
      <outfile xil_pn:name="experiment6.xst"/>
      <outfile xil_pn:name="experiment6_vhdl.prj"/>
      <outfile xil_pn:name="experiment6_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1539715218" xil_pn:in_ck="5733390409071141912" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5826782428894730791" xil_pn:start_ts="1539715218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539715233" xil_pn:in_ck="4289441968813517295" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4629469145941124988" xil_pn:start_ts="1539715218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="experiment6.bld"/>
      <outfile xil_pn:name="experiment6.ngd"/>
      <outfile xil_pn:name="experiment6_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1539715242" xil_pn:in_ck="-3247075859140107119" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1539715233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="experiment6.pcf"/>
      <outfile xil_pn:name="experiment6_map.map"/>
      <outfile xil_pn:name="experiment6_map.mrp"/>
      <outfile xil_pn:name="experiment6_map.ncd"/>
      <outfile xil_pn:name="experiment6_map.ngm"/>
      <outfile xil_pn:name="experiment6_map.xrpt"/>
      <outfile xil_pn:name="experiment6_summary.xml"/>
      <outfile xil_pn:name="experiment6_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1539715271" xil_pn:in_ck="1554953486731198691" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1539715242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="experiment6.ncd"/>
      <outfile xil_pn:name="experiment6.pad"/>
      <outfile xil_pn:name="experiment6.par"/>
      <outfile xil_pn:name="experiment6.ptwx"/>
      <outfile xil_pn:name="experiment6.unroutes"/>
      <outfile xil_pn:name="experiment6.xpi"/>
      <outfile xil_pn:name="experiment6_pad.csv"/>
      <outfile xil_pn:name="experiment6_pad.txt"/>
      <outfile xil_pn:name="experiment6_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1539715306" xil_pn:in_ck="-1166059799919884399" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1539715292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="experiment6.bgn"/>
      <outfile xil_pn:name="experiment6.bit"/>
      <outfile xil_pn:name="experiment6.drc"/>
      <outfile xil_pn:name="experiment6.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1539715316" xil_pn:in_ck="850793349651626821" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1539715313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539715271" xil_pn:in_ck="-4550902549577471735" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1539715264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="experiment6.twr"/>
      <outfile xil_pn:name="experiment6.twx"/>
    </transform>
  </transforms>

</generated_project>
