// Seed: 667413612
module module_0 (
    output tri id_0,
    output tri id_1,
    id_3
);
  assign id_0 = id_3 != 1;
  assign module_1.id_8 = 0;
  assign id_1 = ~!1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    output uwire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6
);
  assign id_2.id_1 = id_1;
  assign id_5 = id_0;
  tri0 id_8 = -1 - id_6 - (id_8 + -1);
  id_9(
      .id_0(-1), .id_1(id_3 & -1), .id_2(1), .id_3(id_3), .id_4(id_6)
  );
  wire id_10 = id_10;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
