

================================================================
== Vivado HLS Report for 'lab1_1'
================================================================
* Date:           Sun Oct  6 20:05:37 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab1_1
* Solution:       solution1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     3.820|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      1|      -|     -|    -|
|Expression       |        -|      -|      0|    16|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    21|    -|
|Register         |        -|      -|     12|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      1|     12|    37|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      2|   ~0  |  ~0  |    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |lab1_1_mac_muladdbkb_U1  |lab1_1_mac_muladdbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |add_ln3_fu_58_p2  |     +    |      0|  0|  16|           9|           9|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  16|           9|           9|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |add_ln3_reg_89  |  9|   0|    9|          0|
    |ap_CS_fsm       |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 12|   0|   12|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    lab1_1    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    lab1_1    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    lab1_1    | return value |
|ap_done    | out |    1| ap_ctrl_hs |    lab1_1    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    lab1_1    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    lab1_1    | return value |
|ap_return  | out |   32| ap_ctrl_hs |    lab1_1    | return value |
|a          |  in |    8|   ap_none  |       a      |    scalar    |
|b          |  in |    8|   ap_none  |       b      |    scalar    |
|c          |  in |    8|   ap_none  |       c      |    scalar    |
|d          |  in |    8|   ap_none  |       d      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

