Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 19 12:52:01 2023
| Host         : Jackkahod running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  62          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (131)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].div1/clk_out_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: genblk1[18].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].div1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (131)
--------------------------------------------------
 There are 131 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.006        0.000                      0                    1        0.601        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.006        0.000                      0                    1        0.601        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.006ns  (required time - arrival time)
  Source:                 genblk1[0].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].div1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.580ns (29.187%)  route 1.407ns (70.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.566     5.087    genblk1[0].div1/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  genblk1[0].div1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  genblk1[0].div1/clk_out_reg/Q
                         net (fo=2, routed)           1.407     6.950    genblk1[0].div1/clk_out_reg_0
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.074 r  genblk1[0].div1/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     7.074    genblk1[0].div1/p_0_in
    SLICE_X36Y48         FDRE                                         r  genblk1[0].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.446    14.787    genblk1[0].div1/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  genblk1[0].div1/clk_out_reg/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.029    15.081    genblk1[0].div1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  8.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 genblk1[0].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].div1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.873%)  route 0.506ns (73.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.447    genblk1[0].div1/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  genblk1[0].div1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  genblk1[0].div1/clk_out_reg/Q
                         net (fo=2, routed)           0.506     2.094    genblk1[0].div1/clk_out_reg_0
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.139 r  genblk1[0].div1/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     2.139    genblk1[0].div1/p_0_in
    SLICE_X36Y48         FDRE                                         r  genblk1[0].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.833     1.960    genblk1[0].div1/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  genblk1[0].div1/clk_out_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.091     1.538    genblk1[0].div1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.601    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   genblk1[0].div1/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   genblk1[0].div1/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   genblk1[0].div1/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   genblk1[0].div1/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   genblk1[0].div1/clk_out_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.041ns  (logic 6.439ns (58.316%)  route 4.602ns (41.684%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1                     0.000     0.000 r  ram/mem_reg/CLKBWRCLK
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.454 r  ram/mem_reg/DOBDO[5]
                         net (fo=1, routed)           1.024     3.478    ram/op[5]
    SLICE_X48Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.602 r  ram/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.048     4.650    ram/sel0[1]
    SLICE_X50Y11         LUT4 (Prop_lut4_I0_O)        0.146     4.796 r  ram/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.531     7.326    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    11.041 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.041    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.891ns  (logic 6.442ns (59.153%)  route 4.449ns (40.847%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1                     0.000     0.000 r  ram/mem_reg/CLKBWRCLK
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     2.454 r  ram/mem_reg/DOBDO[3]
                         net (fo=1, routed)           1.143     3.597    ram/op[3]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.721 r  ram/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.986     4.707    ram/sel0[3]
    SLICE_X50Y11         LUT4 (Prop_lut4_I2_O)        0.153     4.860 r  ram/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.319     7.180    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    10.891 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.891    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.848ns  (logic 6.490ns (59.823%)  route 4.358ns (40.177%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1                     0.000     0.000 r  ram/mem_reg/CLKBWRCLK
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     2.454 r  ram/mem_reg/DOBDO[6]
                         net (fo=1, routed)           1.027     3.481    ram/op[6]
    SLICE_X48Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.605 r  ram/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.835     4.440    ram/sel0[2]
    SLICE_X50Y11         LUT4 (Prop_lut4_I1_O)        0.152     4.592 r  ram/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.496     7.088    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    10.848 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.848    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.707ns  (logic 6.231ns (58.198%)  route 4.476ns (41.802%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1                     0.000     0.000 r  ram/mem_reg/CLKBWRCLK
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.454 r  ram/mem_reg/DOBDO[5]
                         net (fo=1, routed)           1.024     3.478    ram/op[5]
    SLICE_X48Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.602 r  ram/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.048     4.650    ram/sel0[1]
    SLICE_X50Y11         LUT4 (Prop_lut4_I0_O)        0.124     4.774 r  ram/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.404     7.178    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.707 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.707    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.699ns  (logic 6.222ns (58.152%)  route 4.477ns (41.848%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1                     0.000     0.000 r  ram/mem_reg/CLKBWRCLK
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     2.454 f  ram/mem_reg/DOBDO[3]
                         net (fo=1, routed)           1.143     3.597    ram/op[3]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.721 f  ram/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.986     4.707    ram/sel0[3]
    SLICE_X50Y11         LUT4 (Prop_lut4_I1_O)        0.124     4.831 r  ram/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.348     7.179    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.699 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.699    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.614ns  (logic 6.233ns (58.728%)  route 4.381ns (41.272%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1                     0.000     0.000 r  ram/mem_reg/CLKBWRCLK
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     2.454 r  ram/mem_reg/DOBDO[3]
                         net (fo=1, routed)           1.143     3.597    ram/op[3]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.721 r  ram/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.000     4.721    ram/sel0[3]
    SLICE_X50Y11         LUT4 (Prop_lut4_I0_O)        0.124     4.845 r  ram/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.237     7.083    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.614 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.614    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.461ns  (logic 6.237ns (59.621%)  route 4.224ns (40.379%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1                     0.000     0.000 r  ram/mem_reg/CLKBWRCLK
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     2.454 r  ram/mem_reg/DOBDO[6]
                         net (fo=1, routed)           1.027     3.481    ram/op[6]
    SLICE_X48Y10         LUT6 (Prop_lut6_I2_O)        0.124     3.605 r  ram/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.835     4.440    ram/sel0[2]
    SLICE_X50Y11         LUT4 (Prop_lut4_I1_O)        0.124     4.564 r  ram/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.362     6.926    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.461 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.461    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_controller/tdm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.464ns (56.186%)  route 3.481ns (43.814%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE                         0.000     0.000 r  segment_controller/tdm_counter_reg[1]/C
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segment_controller/tdm_counter_reg[1]/Q
                         net (fo=9, routed)           0.980     1.399    segment_controller/tdm_counter[1]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.327     1.726 r  segment_controller/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.502     4.227    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.946 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.946    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_controller/tdm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 4.449ns (56.123%)  route 3.478ns (43.877%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE                         0.000     0.000 r  segment_controller/tdm_counter_reg[1]/C
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  segment_controller/tdm_counter_reg[1]/Q
                         net (fo=9, routed)           0.758     1.177    segment_controller/tdm_counter[1]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.325     1.502 r  segment_controller/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.720     4.222    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.927 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.927    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_controller/tdm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.683ns  (logic 4.217ns (54.890%)  route 3.466ns (45.110%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE                         0.000     0.000 r  segment_controller/tdm_counter_reg[1]/C
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  segment_controller/tdm_counter_reg[1]/Q
                         net (fo=9, routed)           0.758     1.177    segment_controller/tdm_counter[1]
    SLICE_X49Y17         LUT2 (Prop_lut2_I1_O)        0.299     1.476 r  segment_controller/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.708     4.184    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.683 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.683    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sh2/singlepulser/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sh2/singlepulser/pulse_output_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE                         0.000     0.000 r  sh2/singlepulser/state_reg/C
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sh2/singlepulser/state_reg/Q
                         net (fo=1, routed)           0.056     0.197    sh2/singlepulser/state
    SLICE_X46Y12         LUT3 (Prop_lut3_I1_O)        0.045     0.242 r  sh2/singlepulser/pulse_output_i_1/O
                         net (fo=1, routed)           0.000     0.242    sh2/singlepulser/pulse_output_i_1_n_0
    SLICE_X46Y12         FDRE                                         r  sh2/singlepulser/pulse_output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sh4/debouncer/Qout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sh4/dflipflop1/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE                         0.000     0.000 r  sh4/debouncer/Qout_reg/C
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sh4/debouncer/Qout_reg/Q
                         net (fo=2, routed)           0.110     0.251    sh4/dflipflop1/q_reg_1
    SLICE_X47Y12         FDRE                                         r  sh4/dflipflop1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sh4/dflipflop1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sh4/dflipflop2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE                         0.000     0.000 r  sh4/dflipflop1/q_reg/C
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sh4/dflipflop1/q_reg/Q
                         net (fo=1, routed)           0.112     0.253    sh4/dflipflop2/q_reg_0
    SLICE_X46Y12         FDRE                                         r  sh4/dflipflop2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sh4/dflipflop2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sh4/singlepulser/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE                         0.000     0.000 r  sh4/dflipflop2/q_reg/C
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  sh4/dflipflop2/q_reg/Q
                         net (fo=2, routed)           0.134     0.282    sh4/singlepulser/dff2
    SLICE_X46Y12         FDRE                                         r  sh4/singlepulser/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sh3/dflipflop2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sh3/singlepulser/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.657%)  route 0.125ns (43.343%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE                         0.000     0.000 r  sh3/dflipflop2/q_reg/C
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sh3/dflipflop2/q_reg/Q
                         net (fo=2, routed)           0.125     0.289    sh3/singlepulser/dff2
    SLICE_X46Y11         FDRE                                         r  sh3/singlepulser/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sh3/singlepulser/pulse_output_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oe_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE                         0.000     0.000 r  sh3/singlepulser/pulse_output_reg/C
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sh3/singlepulser/pulse_output_reg/Q
                         net (fo=3, routed)           0.093     0.257    sh2/singlepulser/pop
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.045     0.302 r  sh2/singlepulser/oe_i_1/O
                         net (fo=1, routed)           0.000     0.302    sh2_n_0
    SLICE_X47Y11         FDRE                                         r  oe_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sh2/dflipflop1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sh2/dflipflop2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE                         0.000     0.000 r  sh2/dflipflop1/q_reg/C
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sh2/dflipflop1/q_reg/Q
                         net (fo=1, routed)           0.170     0.311    sh2/dflipflop2/q_reg_0
    SLICE_X47Y12         FDRE                                         r  sh2/dflipflop2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sh2/debouncer/Qout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sh2/dflipflop1/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.755%)  route 0.174ns (55.245%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE                         0.000     0.000 r  sh2/debouncer/Qout_reg/C
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sh2/debouncer/Qout_reg/Q
                         net (fo=2, routed)           0.174     0.315    sh2/dflipflop1/d
    SLICE_X47Y12         FDRE                                         r  sh2/dflipflop1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sh4/debouncer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sh4/debouncer/Qout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.976%)  route 0.129ns (41.024%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE                         0.000     0.000 r  sh4/debouncer/clock_counter_reg[3]/C
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sh4/debouncer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.129     0.270    sh4/debouncer/clock_counter_reg[3]
    SLICE_X45Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.315 r  sh4/debouncer/Qout_i_1__1/O
                         net (fo=1, routed)           0.000     0.315    sh4/debouncer/Qout_i_1__1_n_0
    SLICE_X45Y12         FDRE                                         r  sh4/debouncer/Qout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sh4/dflipflop2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sh4/singlepulser/pulse_output_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE                         0.000     0.000 r  sh4/dflipflop2/q_reg/C
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  sh4/dflipflop2/q_reg/Q
                         net (fo=2, routed)           0.071     0.219    sh4/singlepulser/dff2
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.098     0.317 r  sh4/singlepulser/pulse_output_i_1__1/O
                         net (fo=1, routed)           0.000     0.317    sh4/singlepulser/pulse_output_i_1__1_n_0
    SLICE_X46Y12         FDRE                                         r  sh4/singlepulser/pulse_output_reg/D
  -------------------------------------------------------------------    -------------------





