Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L floating_point_v7_1_16 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ult_behav xil_defaultlib.tb_ult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv:93]
WARNING: [VRFC 10-3091] actual bit length 27 differs from formal bit length 12 for port 'addra' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv:99]
WARNING: [VRFC 10-3091] actual bit length 27 differs from formal bit length 12 for port 'addrb' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_stall' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_ult.sv:155]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_clear' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Computation_Pipeline.sv:138]
WARNING: [VRFC 10-3597] non-void function 'write_file' called as a task without void casting [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_ult.sv:268]
WARNING: [VRFC 10-3597] non-void function 'do_updates' called as a task without void casting [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_ult.sv:288]
WARNING: [VRFC 10-5021] port 'i_end' is not connected on this instance [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Computation_Pipeline.sv:130]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:42]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:133]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.data_packet_pkg
Compiling module xil_defaultlib.Splitter
Compiling module xil_defaultlib.Indexer(MULT_COUNT=16)
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Address_Selector(PAGE_SIZE=32,IN...
Compiling module xil_defaultlib.mem_controller(PAGE_SIZE=32,PIPE...
Compiling module xil_defaultlib.Address_Selector(PAGE_SIZE=32,IN...
Compiling module xil_defaultlib.Mult_Comp_Unit
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=32,MUL...
Compiling module xil_defaultlib.Multiplication_Core(PAGE_SIZE=32...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Simple_Adder
Compiling module xil_defaultlib.Addition_Core(SEGMENTS=8,ADD_COU...
Compiling module xil_defaultlib.Accordian_Buffer(MULTIPLIERS=16,...
Compiling module xil_defaultlib.Computation_Pipeline(PAGE_SIZE=3...
Compiling module xil_defaultlib.tb_ult
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ult_behav
