Testbench for MEMORY MODEL DESIGN
