{
  "module_name": "other.json",
  "hash_id": "8401a9fd09b2e257c9fd7861234cc47b671d77740ee800d5f433027e356e82a2",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power9/other.json",
  "human_readable_source": "[\n  {\n    \"EventCode\": \"0x3084\",\n    \"EventName\": \"PM_ISU1_ISS_HOLD_ALL\",\n    \"BriefDescription\": \"All ISU rejects\"\n  },\n  {\n    \"EventCode\": \"0xF880\",\n    \"EventName\": \"PM_SNOOP_TLBIE\",\n    \"BriefDescription\": \"TLBIE snoop\"\n  },\n  {\n    \"EventCode\": \"0x4088\",\n    \"EventName\": \"PM_IC_DEMAND_REQ\",\n    \"BriefDescription\": \"Demand Instruction fetch request\"\n  },\n  {\n    \"EventCode\": \"0x20A4\",\n    \"EventName\": \"PM_TM_TRESUME\",\n    \"BriefDescription\": \"TM resume instruction completed\"\n  },\n  {\n    \"EventCode\": \"0x40008\",\n    \"EventName\": \"PM_SRQ_EMPTY_CYC\",\n    \"BriefDescription\": \"Cycles in which the SRQ has at least one (out of four) empty slice\"\n  },\n  {\n    \"EventCode\": \"0x20064\",\n    \"EventName\": \"PM_IERAT_RELOAD_4K\",\n    \"BriefDescription\": \"IERAT reloaded (after a miss) for 4K pages\"\n  },\n  {\n    \"EventCode\": \"0x260B4\",\n    \"EventName\": \"PM_L3_P2_LCO_RTY\",\n    \"BriefDescription\": \"L3 initiated LCO received retry on port 2 (can try 4 times)\"\n  },\n  {\n    \"EventCode\": \"0x20006\",\n    \"EventName\": \"PM_DISP_HELD_ISSQ_FULL\",\n    \"BriefDescription\": \"Dispatch held due to Issue q full. Includes issue queue and branch queue\"\n  },\n  {\n    \"EventCode\": \"0x201E4\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3MISS\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from a location other than the local core's L3 due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x4E044\",\n    \"EventName\": \"PM_DPTEG_FROM_L31_ECO_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another core's ECO L3 on the same chip due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x40B8\",\n    \"EventName\": \"PM_BR_MPRED_TAKEN_CR\",\n    \"BriefDescription\": \"A Conditional Branch that resolved to taken was mispredicted as not taken (due to the BHT Direction Prediction).\"\n  },\n  {\n    \"EventCode\": \"0xF8AC\",\n    \"EventName\": \"PM_DC_DEALLOC_NO_CONF\",\n    \"BriefDescription\": \"A demand load referenced a line in an active fuzzy prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software.Fuzzy stream confirm (out of order effects, or pf cant keep up)\"\n  },\n  {\n    \"EventCode\": \"0xD090\",\n    \"EventName\": \"PM_LS0_DC_COLLISIONS\",\n    \"BriefDescription\": \"Read-write data cache collisions\"\n  },\n  {\n    \"EventCode\": \"0x40BC\",\n    \"EventName\": \"PM_THRD_PRIO_0_1_CYC\",\n    \"BriefDescription\": \"Cycles thread running at priority level 0 or 1\"\n  },\n  {\n    \"EventCode\": \"0x4C054\",\n    \"EventName\": \"PM_DERAT_MISS_16G_1G\",\n    \"BriefDescription\": \"Data ERAT Miss (Data TLB Access) page size 16G (hpt mode) or 1G (radix mode)\"\n  },\n  {\n    \"EventCode\": \"0x2084\",\n    \"EventName\": \"PM_FLUSH_HB_RESTORE_CYC\",\n    \"BriefDescription\": \"Cycles in which no new instructions can be dispatched to the ICT after a flush.  History buffer recovery\"\n  },\n  {\n    \"EventCode\": \"0x4F054\",\n    \"EventName\": \"PM_RADIX_PWC_MISS\",\n    \"BriefDescription\": \"A radix translation attempt missed in the TLB and all levels of page walk cache.\"\n  },\n  {\n    \"EventCode\": \"0x26882\",\n    \"EventName\": \"PM_L2_DC_INV\",\n    \"BriefDescription\": \"D-cache invalidates sent over the reload bus to the core\"\n  },\n  {\n    \"EventCode\": \"0x24048\",\n    \"EventName\": \"PM_INST_FROM_LMEM\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from the local chip's Memory due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0xD8B4\",\n    \"EventName\": \"PM_LSU0_LRQ_S0_VALID_CYC\",\n    \"BriefDescription\": \"Slot 0 of LRQ valid\"\n  },\n  {\n    \"EventCode\": \"0x2E052\",\n    \"EventName\": \"PM_TM_PASSED\",\n    \"BriefDescription\": \"Number of TM transactions that passed\"\n  },\n  {\n    \"EventCode\": \"0xF088\",\n    \"EventName\": \"PM_LSU0_STORE_REJECT\",\n    \"BriefDescription\": \"All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met\"\n  },\n  {\n    \"EventCode\": \"0x360B2\",\n    \"EventName\": \"PM_L3_GRP_GUESS_WRONG_LOW\",\n    \"BriefDescription\": \"Prefetch scope predictor selected GS or NNS, but was wrong because scope was LNS\"\n  },\n  {\n    \"EventCode\": \"0x168A6\",\n    \"EventName\": \"PM_TM_CAM_OVERFLOW\",\n    \"BriefDescription\": \"L3 TM CAM is full when a L2 castout of TM_SC line occurs.  Line is pushed to memory\"\n  },\n  {\n    \"EventCode\": \"0xE8B0\",\n    \"EventName\": \"PM_TEND_PEND_CYC\",\n    \"BriefDescription\": \"TEND latency per thread\"\n  },\n  {\n    \"EventCode\": \"0x4884\",\n    \"EventName\": \"PM_IBUF_FULL_CYC\",\n    \"BriefDescription\": \"Cycles No room in ibuff\"\n  },\n  {\n    \"EventCode\": \"0xD08C\",\n    \"EventName\": \"PM_LSU2_LDMX_FIN\",\n    \"BriefDescription\": \"New P9 instruction LDMX. The definition of this new PMU event is (from the ldmx RFC02491):  The thread has executed an ldmx instruction that accessed a doubleword that contains an effective address within an enabled section of the Load Monitored region.  This event, therefore, should not occur if the FSCR has disabled the load monitored facility (FSCR[52]) or disabled the EBB facility (FSCR[56]).\"\n  },\n  {\n    \"EventCode\": \"0x300F8\",\n    \"EventName\": \"PM_TB_BIT_TRANS\",\n    \"BriefDescription\": \"timebase event\"\n  },\n  {\n    \"EventCode\": \"0x3C040\",\n    \"EventName\": \"PM_DATA_FROM_L2_DISP_CONFLICT_LDHITST\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 with load hit store conflict due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0xE0BC\",\n    \"EventName\": \"PM_LS0_PTE_TABLEWALK_CYC\",\n    \"BriefDescription\": \"Cycles when a tablewalk is pending on this thread on table 0\"\n  },\n  {\n    \"EventCode\": \"0x3884\",\n    \"EventName\": \"PM_ISU3_ISS_HOLD_ALL\",\n    \"BriefDescription\": \"All ISU rejects\"\n  },\n  {\n    \"EventCode\": \"0x468A0\",\n    \"EventName\": \"PM_L3_PF_OFF_CHIP_MEM\",\n    \"BriefDescription\": \"L3 PF from Off chip memory\"\n  },\n  {\n    \"EventCode\": \"0x268AA\",\n    \"EventName\": \"PM_L3_P1_LCO_DATA\",\n    \"BriefDescription\": \"LCO sent with data port 1\"\n  },\n  {\n    \"EventCode\": \"0xE894\",\n    \"EventName\": \"PM_LSU1_TM_L1_HIT\",\n    \"BriefDescription\": \"Load tm hit in L1\"\n  },\n  {\n    \"EventCode\": \"0x5888\",\n    \"EventName\": \"PM_IC_INVALIDATE\",\n    \"BriefDescription\": \"Ic line invalidated\"\n  },\n  {\n    \"EventCode\": \"0x2890\",\n    \"EventName\": \"PM_DISP_CLB_HELD_TLBIE\",\n    \"BriefDescription\": \"Dispatch Hold: Due to TLBIE\"\n  },\n  {\n    \"EventCode\": \"0x1001C\",\n    \"EventName\": \"PM_CMPLU_STALL_THRD\",\n    \"BriefDescription\": \"Completion Stalled because the thread was blocked\"\n  },\n  {\n    \"EventCode\": \"0x368A6\",\n    \"EventName\": \"PM_SNP_TM_HIT_T\",\n    \"BriefDescription\": \"TM snoop that is a store hits line in L3 in T, Tn or Te state (shared modified)\"\n  },\n  {\n    \"EventCode\": \"0x3001A\",\n    \"EventName\": \"PM_DATA_TABLEWALK_CYC\",\n    \"BriefDescription\": \"Data Tablewalk Cycles.  Could be 1 or 2 active tablewalks. Includes data prefetches.\"\n  },\n  {\n    \"EventCode\": \"0xD894\",\n    \"EventName\": \"PM_LS3_DC_COLLISIONS\",\n    \"BriefDescription\": \"Read-write data cache collisions\"\n  },\n  {\n    \"EventCode\": \"0x35158\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L31_ECO_MOD_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Modified (M) data from another core's ECO L3 on the same chip due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0xF0B4\",\n    \"EventName\": \"PM_DC_PREF_CONS_ALLOC\",\n    \"BriefDescription\": \"Prefetch stream allocated in the conservative phase by either the hardware prefetch mechanism or software prefetch. The sum of this pair subtracted from the total number of allocs will give the total allocs in normal phase\"\n  },\n  {\n    \"EventCode\": \"0xF894\",\n    \"EventName\": \"PM_LSU3_L1_CAM_CANCEL\",\n    \"BriefDescription\": \"ls3 l1 tm cam cancel\"\n  },\n  {\n    \"EventCode\": \"0x2888\",\n    \"EventName\": \"PM_FLUSH_DISP_TLBIE\",\n    \"BriefDescription\": \"Dispatch Flush: TLBIE\"\n  },\n  {\n    \"EventCode\": \"0x4E11E\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DMEM_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from another chip's memory on the same Node or Group (Distant) due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x14156\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L2 due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x468A6\",\n    \"EventName\": \"PM_RD_CLEARING_SC\",\n    \"BriefDescription\": \"Core TM load hits line in L3 in TM_SC state and causes it to be invalidated\"\n  },\n  {\n    \"EventCode\": \"0xD0B0\",\n    \"EventName\": \"PM_HWSYNC\",\n    \"BriefDescription\": \"A hwsync instruction was decoded and transferred\"\n  },\n  {\n    \"EventCode\": \"0x168B0\",\n    \"EventName\": \"PM_L3_P1_NODE_PUMP\",\n    \"BriefDescription\": \"L3 PF sent with nodal scope port 1, counts even retried requests\"\n  },\n  {\n    \"EventCode\": \"0xD0BC\",\n    \"EventName\": \"PM_LSU0_1_LRQF_FULL_CYC\",\n    \"BriefDescription\": \"Counts the number of cycles the LRQF is full.  LRQF is the queue that holds loads between finish and completion.  If it fills up, instructions stay in LRQ until completion, potentially backing up the LRQ\"\n  },\n  {\n    \"EventCode\": \"0x2D148\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 with load hit store conflict due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x468AE\",\n    \"EventName\": \"PM_L3_P3_CO_RTY\",\n    \"BriefDescription\": \"L3 CO received retry port 3 (memory only), every retry counted\"\n  },\n  {\n    \"EventCode\": \"0x460A8\",\n    \"EventName\": \"PM_SN_HIT\",\n    \"BriefDescription\": \"Any port snooper hit L3.  Up to 4 can happen in a cycle but we only count 1\"\n  },\n  {\n    \"EventCode\": \"0x360AA\",\n    \"EventName\": \"PM_L3_P0_CO_MEM\",\n    \"BriefDescription\": \"L3 CO to memory port 0 with or without data\"\n  },\n  {\n    \"EventCode\": \"0xF0A4\",\n    \"EventName\": \"PM_DC_PREF_HW_ALLOC\",\n    \"BriefDescription\": \"Prefetch stream allocated by the hardware prefetch mechanism\"\n  },\n  {\n    \"EventCode\": \"0xF0BC\",\n    \"EventName\": \"PM_LS2_UNALIGNED_ST\",\n    \"BriefDescription\": \"Store instructions whose data crosses a double-word boundary, which causes it to require an additional slice than than what normally would be required of the Store of that size.  If the Store wraps from slice 3 to slice 0, thee is an additional 3-cycle penalty\"\n  },\n  {\n    \"EventCode\": \"0xD0AC\",\n    \"EventName\": \"PM_SRQ_SYNC_CYC\",\n    \"BriefDescription\": \"A sync is in the S2Q (edge detect to count)\"\n  },\n  {\n    \"EventCode\": \"0x401E6\",\n    \"EventName\": \"PM_MRK_INST_FROM_L3MISS\",\n    \"BriefDescription\": \"Marked instruction was reloaded from a location beyond the local chiplet\"\n  },\n  {\n    \"EventCode\": \"0x58A8\",\n    \"EventName\": \"PM_DECODE_HOLD_ICT_FULL\",\n    \"BriefDescription\": \"Counts the number of cycles in which the IFU was not able to decode and transmit one or more instructions because all itags were in use.  This means the ICT is full for this thread\"\n  },\n  {\n    \"EventCode\": \"0x26082\",\n    \"EventName\": \"PM_L2_IC_INV\",\n    \"BriefDescription\": \"I-cache Invalidates sent over the realod bus to the core\"\n  },\n  {\n    \"EventCode\": \"0xC8AC\",\n    \"EventName\": \"PM_LSU_FLUSH_RELAUNCH_MISS\",\n    \"BriefDescription\": \"If a load that has already returned data and has to relaunch for any reason then gets a miss (erat, setp, data cache), it will often be flushed at relaunch time because the data might be inconsistent\"\n  },\n  {\n    \"EventCode\": \"0x260A4\",\n    \"EventName\": \"PM_L3_LD_HIT\",\n    \"BriefDescription\": \"L3 Hits for demand LDs\"\n  },\n  {\n    \"EventCode\": \"0xF0A0\",\n    \"EventName\": \"PM_DATA_STORE\",\n    \"BriefDescription\": \"All ops that drain from s2q to L2 containing data\"\n  },\n  {\n    \"EventCode\": \"0x1D148\",\n    \"EventName\": \"PM_MRK_DATA_FROM_RMEM\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x16088\",\n    \"EventName\": \"PM_L2_LOC_GUESS_CORRECT\",\n    \"BriefDescription\": \"L2 guess local (LNS) and guess was correct (ie data local)\"\n  },\n  {\n    \"EventCode\": \"0x160A4\",\n    \"EventName\": \"PM_L3_HIT\",\n    \"BriefDescription\": \"L3 Hits (L2 miss hitting L3, including data/instrn/xlate)\"\n  },\n  {\n    \"EventCode\": \"0xE09C\",\n    \"EventName\": \"PM_LSU0_TM_L1_MISS\",\n    \"BriefDescription\": \"Load tm L1 miss\"\n  },\n  {\n    \"EventCode\": \"0x168B4\",\n    \"EventName\": \"PM_L3_P1_LCO_RTY\",\n    \"BriefDescription\": \"L3 initiated LCO received retry on port 1 (can try 4 times)\"\n  },\n  {\n    \"EventCode\": \"0x268AC\",\n    \"EventName\": \"PM_L3_RD_USAGE\",\n    \"BriefDescription\": \"Rotating sample of 16 RD actives\"\n  },\n  {\n    \"EventCode\": \"0x1415C\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_MEPF_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L3 without dispatch conflicts hit on Mepf state due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0xE880\",\n    \"EventName\": \"PM_L1_SW_PREF\",\n    \"BriefDescription\": \"Software L1 Prefetches, including SW Transient Prefetches\"\n  },\n  {\n    \"EventCode\": \"0x288C\",\n    \"EventName\": \"PM_DISP_CLB_HELD_BAL\",\n    \"BriefDescription\": \"Dispatch/CLB Hold: Balance Flush\"\n  },\n  {\n    \"EventCode\": \"0x101EA\",\n    \"EventName\": \"PM_MRK_L1_RELOAD_VALID\",\n    \"BriefDescription\": \"Marked demand reload\"\n  },\n  {\n    \"EventCode\": \"0x1D156\",\n    \"EventName\": \"PM_MRK_LD_MISS_L1_CYC\",\n    \"BriefDescription\": \"Marked ld latency\"\n  },\n  {\n    \"EventCode\": \"0x4C01A\",\n    \"EventName\": \"PM_CMPLU_STALL_DMISS_L3MISS\",\n    \"BriefDescription\": \"Completion stall due to cache miss resolving missed the L3\"\n  },\n  {\n    \"EventCode\": \"0x2006C\",\n    \"EventName\": \"PM_RUN_CYC_SMT4_MODE\",\n    \"BriefDescription\": \"Cycles in which this thread's run latch is set and the core is in SMT4 mode\"\n  },\n  {\n    \"EventCode\": \"0x1D14E\",\n    \"EventName\": \"PM_MRK_DATA_FROM_OFF_CHIP_CACHE_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0xF888\",\n    \"EventName\": \"PM_LSU1_STORE_REJECT\",\n    \"BriefDescription\": \"All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met\"\n  },\n  {\n    \"EventCode\": \"0xC098\",\n    \"EventName\": \"PM_LS2_UNALIGNED_LD\",\n    \"BriefDescription\": \"Load instructions whose data crosses a double-word boundary, which causes it to require an additional slice than than what normally would be required of the load of that size.  If the load wraps from slice 3 to slice 0, thee is an additional 3-cycle penalty\"\n  },\n  {\n    \"EventCode\": \"0x20058\",\n    \"EventName\": \"PM_DARQ1_10_12_ENTRIES\",\n    \"BriefDescription\": \"Cycles in which 10 or  more DARQ1 entries (out of 12) are in use\"\n  },\n  {\n    \"EventCode\": \"0x360A6\",\n    \"EventName\": \"PM_SNP_TM_HIT_M\",\n    \"BriefDescription\": \"TM snoop that is a store hits line in L3 in M or Mu state (exclusive modified)\"\n  },\n  {\n    \"EventCode\": \"0x5898\",\n    \"EventName\": \"PM_LINK_STACK_INVALID_PTR\",\n    \"BriefDescription\": \"It is most often caused by certain types of flush where the pointer is not available. Can result in the data in the link stack becoming unusable.\"\n  },\n  {\n    \"EventCode\": \"0x46088\",\n    \"EventName\": \"PM_L2_CHIP_PUMP\",\n    \"BriefDescription\": \"RC requests that were local (aka chip) pump attempts\"\n  },\n  {\n    \"EventCode\": \"0x28A0\",\n    \"EventName\": \"PM_TM_TSUSPEND\",\n    \"BriefDescription\": \"TM suspend instruction completed\"\n  },\n  {\n    \"EventCode\": \"0x20054\",\n    \"EventName\": \"PM_L1_PREF\",\n    \"BriefDescription\": \"A data line was written to the L1 due to a hardware or software prefetch\"\n  },\n  {\n    \"EventCode\": \"0x2608E\",\n    \"EventName\": \"PM_TM_LD_CONF\",\n    \"BriefDescription\": \"TM Load (fav or non-fav) ran into conflict (failed)\"\n  },\n  {\n    \"EventCode\": \"0x1D144\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_DISP_CONFLICT\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 with dispatch conflict due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x400FA\",\n    \"EventName\": \"PM_RUN_INST_CMPL\",\n    \"BriefDescription\": \"Run_Instructions\"\n  },\n  {\n    \"EventCode\": \"0x15154\",\n    \"EventName\": \"PM_SYNC_MRK_L3MISS\",\n    \"BriefDescription\": \"Marked L3 misses that can throw a synchronous interrupt\"\n  },\n  {\n    \"EventCode\": \"0xE0B4\",\n    \"EventName\": \"PM_LS0_TM_DISALLOW\",\n    \"BriefDescription\": \"A TM-ineligible instruction tries to execute inside a transaction and the LSU disallows it\"\n  },\n  {\n    \"EventCode\": \"0x26884\",\n    \"EventName\": \"PM_DSIDE_MRU_TOUCH\",\n    \"BriefDescription\": \"D-side L2 MRU touch commands sent to the L2\"\n  },\n  {\n    \"EventCode\": \"0x30134\",\n    \"EventName\": \"PM_MRK_ST_CMPL_INT\",\n    \"BriefDescription\": \"marked store finished with intervention\"\n  },\n  {\n    \"EventCode\": \"0xC0B8\",\n    \"EventName\": \"PM_LSU_FLUSH_SAO\",\n    \"BriefDescription\": \"A load-hit-load condition with Strong Address Ordering will have address compare disabled and flush\"\n  },\n  {\n    \"EventCode\": \"0x50A8\",\n    \"EventName\": \"PM_EAT_FORCE_MISPRED\",\n    \"BriefDescription\": \"XL-form branch was mispredicted due to the predicted target address missing from EAT.  The EAT forces a mispredict in this case since there is no predicated target to validate.  This is a rare case that may occur when the EAT is full and a branch is issued\"\n  },\n  {\n    \"EventCode\": \"0xC094\",\n    \"EventName\": \"PM_LS0_UNALIGNED_LD\",\n    \"BriefDescription\": \"Load instructions whose data crosses a double-word boundary, which causes it to require an additional slice than than what normally would be required of the load of that size.  If the load wraps from slice 3 to slice 0, thee is an additional 3-cycle penalty\"\n  },\n  {\n    \"EventCode\": \"0xF8BC\",\n    \"EventName\": \"PM_LS3_UNALIGNED_ST\",\n    \"BriefDescription\": \"Store instructions whose data crosses a double-word boundary, which causes it to require an additional slice than than what normally would be required of the Store of that size.  If the Store wraps from slice 3 to slice 0, thee is an additional 3-cycle penalty\"\n  },\n  {\n    \"EventCode\": \"0x460AE\",\n    \"EventName\": \"PM_L3_P2_CO_RTY\",\n    \"BriefDescription\": \"L3 CO received retry port 2 (memory only), every retry counted\"\n  },\n  {\n    \"EventCode\": \"0x58B0\",\n    \"EventName\": \"PM_BTAC_GOOD_RESULT\",\n    \"BriefDescription\": \"BTAC predicts a taken branch and the BHT agrees, and the target address is correct\"\n  },\n  {\n    \"EventCode\": \"0x1C04C\",\n    \"EventName\": \"PM_DATA_FROM_LL4\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from the local chip's L4 cache due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x3608E\",\n    \"EventName\": \"PM_TM_ST_CONF\",\n    \"BriefDescription\": \"TM Store (fav or non-fav) ran into conflict (failed)\"\n  },\n  {\n    \"EventCode\": \"0xF8A0\",\n    \"EventName\": \"PM_NON_DATA_STORE\",\n    \"BriefDescription\": \"All ops that drain from s2q to L2 and contain no data\"\n  },\n  {\n    \"EventCode\": \"0x3F146\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L21_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L2 on the same chip due to a marked data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x40A0\",\n    \"EventName\": \"PM_BR_UNCOND\",\n    \"BriefDescription\": \"Unconditional Branch Completed. HW branch prediction was not used for this branch. This can be an I-form branch, a B-form branch with BO-field set to branch always, or a B-form branch which was covenrted to a Resolve.\"\n  },\n  {\n    \"EventCode\": \"0xF8A8\",\n    \"EventName\": \"PM_DC_PREF_FUZZY_CONF\",\n    \"BriefDescription\": \"A demand load referenced a line in an active fuzzy prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software.Fuzzy stream confirm (out of order effects, or pf cant keep up)\"\n  },\n  {\n    \"EventCode\": \"0xF8A4\",\n    \"EventName\": \"PM_DC_PREF_SW_ALLOC\",\n    \"BriefDescription\": \"Prefetch stream allocated by software prefetching\"\n  },\n  {\n    \"EventCode\": \"0xE0A0\",\n    \"EventName\": \"PM_LSU2_TM_L1_MISS\",\n    \"BriefDescription\": \"Load tm L1 miss\"\n  },\n  {\n    \"EventCode\": \"0xC880\",\n    \"EventName\": \"PM_LS1_LD_VECTOR_FIN\",\n    \"BriefDescription\": \"LS1 finished load vector op\"\n  },\n  {\n    \"EventCode\": \"0x2894\",\n    \"EventName\": \"PM_TM_OUTER_TEND\",\n    \"BriefDescription\": \"Completion time outer tend\"\n  },\n  {\n    \"EventCode\": \"0xF098\",\n    \"EventName\": \"PM_XLATE_HPT_MODE\",\n    \"BriefDescription\": \"LSU reports every cycle the thread is in HPT translation mode (as opposed to radix mode)\"\n  },\n  {\n    \"EventCode\": \"0x2C04E\",\n    \"EventName\": \"PM_LD_MISS_L1_FIN\",\n    \"BriefDescription\": \"Number of load instructions that finished with an L1 miss. Note that even if a load spans multiple slices this event will increment only once per load op.\"\n  },\n  {\n    \"EventCode\": \"0x30162\",\n    \"EventName\": \"PM_MRK_LSU_DERAT_MISS\",\n    \"BriefDescription\": \"Marked derat reload (miss) for any page size\"\n  },\n  {\n    \"EventCode\": \"0x160A0\",\n    \"EventName\": \"PM_L3_PF_MISS_L3\",\n    \"BriefDescription\": \"L3 PF missed in L3\"\n  },\n  {\n    \"EventCode\": \"0x1C04A\",\n    \"EventName\": \"PM_DATA_FROM_RL2L3_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x268B0\",\n    \"EventName\": \"PM_L3_P1_GRP_PUMP\",\n    \"BriefDescription\": \"L3 PF sent with grp scope port 1, counts even retried requests\"\n  },\n  {\n    \"EventCode\": \"0x30016\",\n    \"EventName\": \"PM_CMPLU_STALL_SRQ_FULL\",\n    \"BriefDescription\": \"Finish stall because the NTF instruction was a store that was held in LSAQ because the SRQ was full\"\n  },\n  {\n    \"EventCode\": \"0x40B4\",\n    \"EventName\": \"PM_BR_PRED_TA\",\n    \"BriefDescription\": \"Conditional Branch Completed that had its target address predicted. Only XL-form branches set this event.  This equal the sum of CCACHE, LSTACK, and PCACHE\"\n  },\n  {\n    \"EventCode\": \"0x40AC\",\n    \"EventName\": \"PM_BR_MPRED_CCACHE\",\n    \"BriefDescription\": \"Conditional Branch Completed that was Mispredicted due to the Count Cache Target Prediction\"\n  },\n  {\n    \"EventCode\": \"0x3688A\",\n    \"EventName\": \"PM_L2_RTY_LD\",\n    \"BriefDescription\": \"RC retries on PB for any load from core (excludes DCBFs)\"\n  },\n  {\n    \"EventCode\": \"0xE08C\",\n    \"EventName\": \"PM_LSU0_ERAT_HIT\",\n    \"BriefDescription\": \"Primary ERAT hit.  There is no secondary ERAT\"\n  },\n  {\n    \"EventCode\": \"0xE088\",\n    \"EventName\": \"PM_LS2_ERAT_MISS_PREF\",\n    \"BriefDescription\": \"LS0 Erat miss due to prefetch\"\n  },\n  {\n    \"EventCode\": \"0xF0A8\",\n    \"EventName\": \"PM_DC_PREF_CONF\",\n    \"BriefDescription\": \"A demand load referenced a line in an active prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software. Includes forwards and backwards streams\"\n  },\n  {\n    \"EventCode\": \"0x16888\",\n    \"EventName\": \"PM_L2_LOC_GUESS_WRONG\",\n    \"BriefDescription\": \"L2 guess local (LNS) and guess was not correct (ie data not on chip)\"\n  },\n  {\n    \"EventCode\": \"0xC888\",\n    \"EventName\": \"PM_LSU_DTLB_MISS_64K\",\n    \"BriefDescription\": \"Data TLB Miss page size 64K\"\n  },\n  {\n    \"EventCode\": \"0xE0A4\",\n    \"EventName\": \"PM_TMA_REQ_L2\",\n    \"BriefDescription\": \"addrs only req to L2 only on the first one,Indication that Load footprint is not expanding\"\n  },\n  {\n    \"EventCode\": \"0xC088\",\n    \"EventName\": \"PM_LSU_DTLB_MISS_4K\",\n    \"BriefDescription\": \"Data TLB Miss page size 4K\"\n  },\n  {\n    \"EventCode\": \"0x3C042\",\n    \"EventName\": \"PM_DATA_FROM_L3_DISP_CONFLICT\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 with dispatch conflict due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x168AA\",\n    \"EventName\": \"PM_L3_P1_LCO_NO_DATA\",\n    \"BriefDescription\": \"Dataless L3 LCO sent port 1\"\n  },\n  {\n    \"EventCode\": \"0x3D140\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L2 with dispatch conflict due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0xC89C\",\n    \"EventName\": \"PM_LS1_LAUNCH_HELD_PREF\",\n    \"BriefDescription\": \"Number of times a load or store instruction was unable to launch/relaunch because a high priority prefetch used that relaunch cycle\"\n  },\n  {\n    \"EventCode\": \"0x4894\",\n    \"EventName\": \"PM_IC_RELOAD_PRIVATE\",\n    \"BriefDescription\": \"Reloading line was brought in private for a specific thread.  Most lines are brought in shared for all eight threads.  If RA does not match then invalidates and then brings it shared to other thread. In P7 line brought in private , then line was invalidat\"\n  },\n  {\n    \"EventCode\": \"0x1688E\",\n    \"EventName\": \"PM_TM_LD_CAUSED_FAIL\",\n    \"BriefDescription\": \"Non-TM Load caused any thread to fail\"\n  },\n  {\n    \"EventCode\": \"0x26084\",\n    \"EventName\": \"PM_L2_RCLD_DISP_FAIL_OTHER\",\n    \"BriefDescription\": \"All D-side-Ld or I-side-instruction-fetch dispatch attempts for this thread that failed due to reasons other than an address collision conflicts with an L2 machines (e.g. Read-Claim/Snoop machine not available)\"\n  },\n  {\n    \"EventCode\": \"0x101E4\",\n    \"EventName\": \"PM_MRK_L1_ICACHE_MISS\",\n    \"BriefDescription\": \"sampled Instruction suffered an icache Miss\"\n  },\n  {\n    \"EventCode\": \"0x20A0\",\n    \"EventName\": \"PM_TM_NESTED_TBEGIN\",\n    \"BriefDescription\": \"Completion Tm nested tbegin\"\n  },\n  {\n    \"EventCode\": \"0x368AA\",\n    \"EventName\": \"PM_L3_P1_CO_MEM\",\n    \"BriefDescription\": \"L3 CO to memory port 1 with or without data\"\n  },\n  {\n    \"EventCode\": \"0xC8A4\",\n    \"EventName\": \"PM_LSU3_FALSE_LHS\",\n    \"BriefDescription\": \"False LHS match detected\"\n  },\n  {\n    \"EventCode\": \"0xF0B0\",\n    \"EventName\": \"PM_L3_LD_PREF\",\n    \"BriefDescription\": \"L3 load prefetch, sourced from a hardware or software stream, was sent to the nest\"\n  },\n  {\n    \"EventCode\": \"0x4D012\",\n    \"EventName\": \"PM_PMC3_SAVED\",\n    \"BriefDescription\": \"PMC3 Rewind Value saved\"\n  },\n  {\n    \"EventCode\": \"0xE888\",\n    \"EventName\": \"PM_LS3_ERAT_MISS_PREF\",\n    \"BriefDescription\": \"LS1 Erat miss due to prefetch\"\n  },\n  {\n    \"EventCode\": \"0x368B4\",\n    \"EventName\": \"PM_L3_RD0_BUSY\",\n    \"BriefDescription\": \"Lifetime, sample of RD machine 0 valid\"\n  },\n  {\n    \"EventCode\": \"0x46080\",\n    \"EventName\": \"PM_L2_DISP_ALL_L2MISS\",\n    \"BriefDescription\": \"All successful D-side-Ld/St or I-side-instruction-fetch dispatches for this thread that were an L2 miss\"\n  },\n  {\n    \"EventCode\": \"0xF8B8\",\n    \"EventName\": \"PM_LS1_UNALIGNED_ST\",\n    \"BriefDescription\": \"Store instructions whose data crosses a double-word boundary, which causes it to require an additional slice than than what normally would be required of the Store of that size.  If the Store wraps from slice 3 to slice 0, thee is an additional 3-cycle penalty\"\n  },\n  {\n    \"EventCode\": \"0x408C\",\n    \"EventName\": \"PM_L1_DEMAND_WRITE\",\n    \"BriefDescription\": \"Instruction Demand sectors written into IL1\"\n  },\n  {\n    \"EventCode\": \"0x368A8\",\n    \"EventName\": \"PM_SN_INVL\",\n    \"BriefDescription\": \"Any port snooper detects a store to a line in the Sx state and invalidates the line.  Up to 4 can happen in a cycle but we only count 1\"\n  },\n  {\n    \"EventCode\": \"0x160B2\",\n    \"EventName\": \"PM_L3_LOC_GUESS_CORRECT\",\n    \"BriefDescription\": \"Prefetch scope predictor selected LNS and was correct\"\n  },\n  {\n    \"EventCode\": \"0x48B4\",\n    \"EventName\": \"PM_DECODE_FUSION_CONST_GEN\",\n    \"BriefDescription\": \"32-bit constant generation\"\n  },\n  {\n    \"EventCode\": \"0x4D146\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L21_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's L2 on the same chip due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0xE080\",\n    \"EventName\": \"PM_S2Q_FULL\",\n    \"BriefDescription\": \"Cycles during which the S2Q is full\"\n  },\n  {\n    \"EventCode\": \"0x268B4\",\n    \"EventName\": \"PM_L3_P3_LCO_RTY\",\n    \"BriefDescription\": \"L3 initiated LCO received retry on port 3 (can try 4 times)\"\n  },\n  {\n    \"EventCode\": \"0xD8B8\",\n    \"EventName\": \"PM_LSU0_LMQ_S0_VALID\",\n    \"BriefDescription\": \"Slot 0 of LMQ valid\"\n  },\n  {\n    \"EventCode\": \"0x2098\",\n    \"EventName\": \"PM_TM_NESTED_TEND\",\n    \"BriefDescription\": \"Completion time nested tend\"\n  },\n  {\n    \"EventCode\": \"0x368A0\",\n    \"EventName\": \"PM_L3_PF_OFF_CHIP_CACHE\",\n    \"BriefDescription\": \"L3 PF from Off chip cache\"\n  },\n  {\n    \"EventCode\": \"0x20056\",\n    \"EventName\": \"PM_TAKEN_BR_MPRED_CMPL\",\n    \"BriefDescription\": \"Total number of taken branches that were incorrectly predicted as not-taken. This event counts branches completed and does not include speculative instructions\"\n  },\n  {\n    \"EventCode\": \"0x4688A\",\n    \"EventName\": \"PM_L2_SYS_PUMP\",\n    \"BriefDescription\": \"RC requests that were system pump attempts\"\n  },\n  {\n    \"EventCode\": \"0xE090\",\n    \"EventName\": \"PM_LSU2_ERAT_HIT\",\n    \"BriefDescription\": \"Primary ERAT hit.  There is no secondary ERAT\"\n  },\n  {\n    \"EventCode\": \"0x4001C\",\n    \"EventName\": \"PM_INST_IMC_MATCH_CMPL\",\n    \"BriefDescription\": \"IMC Match Count\"\n  },\n  {\n    \"EventCode\": \"0x40A8\",\n    \"EventName\": \"PM_BR_PRED_LSTACK\",\n    \"BriefDescription\": \"Conditional Branch Completed  that used the Link Stack for Target Prediction\"\n  },\n  {\n    \"EventCode\": \"0x268A2\",\n    \"EventName\": \"PM_L3_CI_MISS\",\n    \"BriefDescription\": \"L3 castins miss (total count)\"\n  },\n  {\n    \"EventCode\": \"0x289C\",\n    \"EventName\": \"PM_TM_NON_FAV_TBEGIN\",\n    \"BriefDescription\": \"Dispatch time non favored tbegin\"\n  },\n  {\n    \"EventCode\": \"0xF08C\",\n    \"EventName\": \"PM_LSU2_STORE_REJECT\",\n    \"BriefDescription\": \"All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met\"\n  },\n  {\n    \"EventCode\": \"0x360A0\",\n    \"EventName\": \"PM_L3_PF_ON_CHIP_CACHE\",\n    \"BriefDescription\": \"L3 PF from On chip cache\"\n  },\n  {\n    \"EventCode\": \"0x35152\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2MISS_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from a location other than the local core's L2 due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x160AC\",\n    \"EventName\": \"PM_L3_SN_USAGE\",\n    \"BriefDescription\": \"Rotating sample of 16 snoop valids\"\n  },\n  {\n    \"EventCode\": \"0x1608C\",\n    \"EventName\": \"PM_RC0_BUSY\",\n    \"BriefDescription\": \"RC mach 0 Busy. Used by PMU to sample ave RC lifetime (mach0 used as sample point)\"\n  },\n  {\n    \"EventCode\": \"0x36082\",\n    \"EventName\": \"PM_L2_LD_DISP\",\n    \"BriefDescription\": \"All successful D-side-Ld or I-side-instruction-fetch dispatches for this thread\"\n  },\n  {\n    \"EventCode\": \"0xF8B0\",\n    \"EventName\": \"PM_L3_SW_PREF\",\n    \"BriefDescription\": \"L3 load prefetch, sourced from a software prefetch stream, was sent to the nest\"\n  },\n  {\n    \"EventCode\": \"0xF884\",\n    \"EventName\": \"PM_TABLEWALK_CYC_PREF\",\n    \"BriefDescription\": \"tablewalk qualified for pte  prefetches\"\n  },\n  {\n    \"EventCode\": \"0x4D144\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L31_ECO_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x16884\",\n    \"EventName\": \"PM_L2_RCLD_DISP_FAIL_ADDR\",\n    \"BriefDescription\": \"All D-side-Ld or I-side-instruction-fetch dispatch attempts for this thread that failed due to an address collision conflicts with an L2 machines already working on this line (e.g. ld-hit-stq or Read-claim/Castout/Snoop machines)\"\n  },\n  {\n    \"EventCode\": \"0x460A0\",\n    \"EventName\": \"PM_L3_PF_ON_CHIP_MEM\",\n    \"BriefDescription\": \"L3 PF from On chip memory\"\n  },\n  {\n    \"EventCode\": \"0xF084\",\n    \"EventName\": \"PM_PTE_PREFETCH\",\n    \"BriefDescription\": \"PTE prefetches\"\n  },\n  {\n    \"EventCode\": \"0x2D026\",\n    \"EventName\": \"PM_RADIX_PWC_L1_PDE_FROM_L2\",\n    \"BriefDescription\": \"A Page Directory Entry was reloaded to a level 1 page walk cache from the core's L2 data cache\"\n  },\n  {\n    \"EventCode\": \"0x48B0\",\n    \"EventName\": \"PM_BR_MPRED_PCACHE\",\n    \"BriefDescription\": \"Conditional Branch Completed that was Mispredicted due to pattern cache prediction\"\n  },\n  {\n    \"EventCode\": \"0x2C126\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0xE0AC\",\n    \"EventName\": \"PM_TM_FAIL_TLBIE\",\n    \"BriefDescription\": \"Transaction failed because there was a TLBIE hit in the bloom filter\"\n  },\n  {\n    \"EventCode\": \"0x260AA\",\n    \"EventName\": \"PM_L3_P0_LCO_DATA\",\n    \"BriefDescription\": \"LCO sent with data port 0\"\n  },\n  {\n    \"EventCode\": \"0x4888\",\n    \"EventName\": \"PM_IC_PREF_REQ\",\n    \"BriefDescription\": \"Instruction prefetch requests\"\n  },\n  {\n    \"EventCode\": \"0xC898\",\n    \"EventName\": \"PM_LS3_UNALIGNED_LD\",\n    \"BriefDescription\": \"Load instructions whose data crosses a double-word boundary, which causes it to require an additional slice than than what normally would be required of the load of that size.  If the load wraps from slice 3 to slice 0, thee is an additional 3-cycle penalty\"\n  },\n  {\n    \"EventCode\": \"0x488C\",\n    \"EventName\": \"PM_IC_PREF_WRITE\",\n    \"BriefDescription\": \"Instruction prefetch written into IL1\"\n  },\n  {\n    \"EventCode\": \"0xF89C\",\n    \"EventName\": \"PM_XLATE_MISS\",\n    \"BriefDescription\": \"The LSU requested a line from L2 for translation.  It may be satisfied from any source beyond L2.  Includes speculative instructions. Includes instruction, prefetch and demand\"\n  },\n  {\n    \"EventCode\": \"0x14158\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_NO_CONFLICT_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L2 without conflict due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x35156\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L31_SHR_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Shared (S) data from another core's L3 on the same chip due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0xC88C\",\n    \"EventName\": \"PM_LSU_DTLB_MISS_16G_1G\",\n    \"BriefDescription\": \"Data TLB Miss page size 16G (HPT) or 1G (Radix)\"\n  },\n  {\n    \"EventCode\": \"0x268A6\",\n    \"EventName\": \"PM_TM_RST_SC\",\n    \"BriefDescription\": \"TM snoop hits line in L3 that is TM_SC state and causes it to be invalidated\"\n  },\n  {\n    \"EventCode\": \"0x468A4\",\n    \"EventName\": \"PM_L3_TRANS_PF\",\n    \"BriefDescription\": \"L3 Transient prefetch received from L2\"\n  },\n  {\n    \"EventCode\": \"0x4094\",\n    \"EventName\": \"PM_IC_PREF_CANCEL_L2\",\n    \"BriefDescription\": \"L2 Squashed a demand or prefetch request\"\n  },\n  {\n    \"EventCode\": \"0x48AC\",\n    \"EventName\": \"PM_BR_MPRED_LSTACK\",\n    \"BriefDescription\": \"Conditional Branch Completed that was Mispredicted due to the Link Stack Target Prediction\"\n  },\n  {\n    \"EventCode\": \"0xE88C\",\n    \"EventName\": \"PM_LSU1_ERAT_HIT\",\n    \"BriefDescription\": \"Primary ERAT hit.  There is no secondary ERAT\"\n  },\n  {\n    \"EventCode\": \"0xC0B4\",\n    \"EventName\": \"PM_LSU_FLUSH_WRK_ARND\",\n    \"BriefDescription\": \"LSU workaround flush.  These flushes are setup with programmable scan only latches to perform various actions when the flush macro receives a trigger from the dbg macros. These actions include things like flushing the next op encountered for a particular thread or flushing the next op that is NTC op that is encountered on a particular slice. The kind of flush that the workaround is setup to perform is highly variable.\"\n  },\n  {\n    \"EventCode\": \"0x34054\",\n    \"EventName\": \"PM_PARTIAL_ST_FIN\",\n    \"BriefDescription\": \"Any store finished by an LSU slice\"\n  },\n  {\n    \"EventCode\": \"0x5880\",\n    \"EventName\": \"PM_THRD_PRIO_6_7_CYC\",\n    \"BriefDescription\": \"Cycles thread running at priority level 6 or 7\"\n  },\n  {\n    \"EventCode\": \"0x4898\",\n    \"EventName\": \"PM_IC_DEMAND_L2_BR_REDIRECT\",\n    \"BriefDescription\": \"L2 I cache demand request due to branch Mispredict ( 15 cycle path)\"\n  },\n  {\n    \"EventCode\": \"0x4880\",\n    \"EventName\": \"PM_BANK_CONFLICT\",\n    \"BriefDescription\": \"Read blocked due to interleave conflict.  The ifar logic will detect an interleave conflict and kill the data that was read that cycle.\"\n  },\n  {\n    \"EventCode\": \"0x360B0\",\n    \"EventName\": \"PM_L3_P0_SYS_PUMP\",\n    \"BriefDescription\": \"L3 PF sent with sys scope port 0, counts even retried requests\"\n  },\n  {\n    \"EventCode\": \"0x3006A\",\n    \"EventName\": \"PM_IERAT_RELOAD_64K\",\n    \"BriefDescription\": \"IERAT Reloaded (Miss) for a 64k page\"\n  },\n  {\n    \"EventCode\": \"0xD8BC\",\n    \"EventName\": \"PM_LSU2_3_LRQF_FULL_CYC\",\n    \"BriefDescription\": \"Counts the number of cycles the LRQF is full.  LRQF is the queue that holds loads between finish and completion.  If it fills up, instructions stay in LRQ until completion, potentially backing up the LRQ\"\n  },\n  {\n    \"EventCode\": \"0x46086\",\n    \"EventName\": \"PM_L2_SN_M_RD_DONE\",\n    \"BriefDescription\": \"Snoop dispatched for a read and was M (true M)\"\n  },\n  {\n    \"EventCode\": \"0x40154\",\n    \"EventName\": \"PM_MRK_FAB_RSP_BKILL\",\n    \"BriefDescription\": \"Marked store had to do a bkill\"\n  },\n  {\n    \"EventCode\": \"0xF094\",\n    \"EventName\": \"PM_LSU2_L1_CAM_CANCEL\",\n    \"BriefDescription\": \"ls2 l1 tm cam cancel\"\n  },\n  {\n    \"EventCode\": \"0x2D014\",\n    \"EventName\": \"PM_CMPLU_STALL_LRQ_FULL\",\n    \"BriefDescription\": \"Finish stall because the NTF instruction was a load that was held in LSAQ (load-store address queue) because the LRQ (load-reorder queue) was full\"\n  },\n  {\n    \"EventCode\": \"0x3E05E\",\n    \"EventName\": \"PM_L3_CO_MEPF\",\n    \"BriefDescription\": \"L3 CO of line in Mep state (includes casthrough to memory).  The Mepf state indicates that a line was brought in to satisfy an L3 prefetch request\"\n  },\n  {\n    \"EventCode\": \"0x460A2\",\n    \"EventName\": \"PM_L3_LAT_CI_HIT\",\n    \"BriefDescription\": \"L3 Lateral Castins Hit\"\n  },\n  {\n    \"EventCode\": \"0x3D14E\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DL2L3_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x3D15E\",\n    \"EventName\": \"PM_MULT_MRK\",\n    \"BriefDescription\": \"mult marked instr\"\n  },\n  {\n    \"EventCode\": \"0x4084\",\n    \"EventName\": \"PM_EAT_FULL_CYC\",\n    \"BriefDescription\": \"Cycles No room in EAT\"\n  },\n  {\n    \"EventCode\": \"0x5098\",\n    \"EventName\": \"PM_LINK_STACK_WRONG_ADD_PRED\",\n    \"BriefDescription\": \"Link stack predicts wrong address, because of link stack design limitation or software violating the coding conventions\"\n  },\n  {\n    \"EventCode\": \"0x2C050\",\n    \"EventName\": \"PM_DATA_GRP_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was group pump (prediction=correct) for a demand load\"\n  },\n  {\n    \"EventCode\": \"0xC0A4\",\n    \"EventName\": \"PM_LSU2_FALSE_LHS\",\n    \"BriefDescription\": \"False LHS match detected\"\n  },\n  {\n    \"EventCode\": \"0x58A0\",\n    \"EventName\": \"PM_LINK_STACK_CORRECT\",\n    \"BriefDescription\": \"Link stack predicts right address\"\n  },\n  {\n    \"EventCode\": \"0x36886\",\n    \"EventName\": \"PM_L2_SN_SX_I_DONE\",\n    \"BriefDescription\": \"Snoop dispatched and went from Sx to Ix\"\n  },\n  {\n    \"EventCode\": \"0x4E04A\",\n    \"EventName\": \"PM_DPTEG_FROM_OFF_CHIP_CACHE\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x2C12C\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DL4_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from another chip's L4 on a different Node or Group (Distant) due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x4080\",\n    \"EventName\": \"PM_INST_FROM_L1\",\n    \"BriefDescription\": \"Instruction fetches from L1.  L1 instruction hit\"\n  },\n  {\n    \"EventCode\": \"0xE898\",\n    \"EventName\": \"PM_LSU3_TM_L1_HIT\",\n    \"BriefDescription\": \"Load tm hit in L1\"\n  },\n  {\n    \"EventCode\": \"0x260A0\",\n    \"EventName\": \"PM_L3_CO_MEM\",\n    \"BriefDescription\": \"L3 CO to memory OR of port 0 and 1 (lossy = may undercount if two cresp come in the same cyc)\"\n  },\n  {\n    \"EventCode\": \"0x16082\",\n    \"EventName\": \"PM_L2_CASTOUT_MOD\",\n    \"BriefDescription\": \"L2 Castouts - Modified (M,Mu,Me)\"\n  },\n  {\n    \"EventCode\": \"0xC09C\",\n    \"EventName\": \"PM_LS0_LAUNCH_HELD_PREF\",\n    \"BriefDescription\": \"Number of times a load or store instruction was unable to launch/relaunch because a high priority prefetch used that relaunch cycle\"\n  },\n  {\n    \"EventCode\": \"0xC8B8\",\n    \"EventName\": \"PM_LSU_FLUSH_LARX_STCX\",\n    \"BriefDescription\": \"A larx is flushed because an older larx has an LMQ reservation for the same thread.  A stcx is flushed because an older stcx is in the LMQ.  The flush happens when the older larx/stcx relaunches\"\n  },\n  {\n    \"EventCode\": \"0x260A6\",\n    \"EventName\": \"PM_NON_TM_RST_SC\",\n    \"BriefDescription\": \"Non-TM snoop hits line in L3 that is TM_SC state and causes it to be invalidated\"\n  },\n  {\n    \"EventCode\": \"0x3608A\",\n    \"EventName\": \"PM_L2_RTY_ST\",\n    \"BriefDescription\": \"RC retries on PB for any store from core (excludes DCBFs)\"\n  },\n  {\n    \"EventCode\": \"0x24040\",\n    \"EventName\": \"PM_INST_FROM_L2_MEPF\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state. due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x209C\",\n    \"EventName\": \"PM_TM_FAV_TBEGIN\",\n    \"BriefDescription\": \"Dispatch time Favored tbegin\"\n  },\n  {\n    \"EventCode\": \"0x2D01E\",\n    \"EventName\": \"PM_ICT_NOSLOT_DISP_HELD_ISSQ\",\n    \"BriefDescription\": \"Ict empty for this thread due to dispatch hold on this thread due to Issue q full, BRQ full, XVCF Full, Count cache, Link, Tar full\"\n  },\n  {\n    \"EventCode\": \"0x50A4\",\n    \"EventName\": \"PM_FLUSH_MPRED\",\n    \"BriefDescription\": \"Branch mispredict flushes.  Includes target and address misprecition\"\n  },\n  {\n    \"EventCode\": \"0x1504C\",\n    \"EventName\": \"PM_IPTEG_FROM_LL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a instruction side request\"\n  },\n  {\n    \"EventCode\": \"0x268A4\",\n    \"EventName\": \"PM_L3_LD_MISS\",\n    \"BriefDescription\": \"L3 Misses for demand LDs\"\n  },\n  {\n    \"EventCode\": \"0x26088\",\n    \"EventName\": \"PM_L2_GRP_GUESS_CORRECT\",\n    \"BriefDescription\": \"L2 guess grp (GS or NNS) and guess was correct (data intra-group AND ^on-chip)\"\n  },\n  {\n    \"EventCode\": \"0xD088\",\n    \"EventName\": \"PM_LSU0_LDMX_FIN\",\n    \"BriefDescription\": \"New P9 instruction LDMX. The definition of this new PMU event is (from the ldmx RFC02491):  The thread has executed an ldmx instruction that accessed a doubleword that contains an effective address within an enabled section of the Load Monitored region.  This event, therefore, should not occur if the FSCR has disabled the load monitored facility (FSCR[52]) or disabled the EBB facility (FSCR[56]).\"\n  },\n  {\n    \"EventCode\": \"0xE8B4\",\n    \"EventName\": \"PM_LS1_TM_DISALLOW\",\n    \"BriefDescription\": \"A TM-ineligible instruction tries to execute inside a transaction and the LSU disallows it\"\n  },\n  {\n    \"EventCode\": \"0x1688C\",\n    \"EventName\": \"PM_RC_USAGE\",\n    \"BriefDescription\": \"Continuous 16 cycle (2to1) window where this signals rotates thru sampling each RC machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running\"\n  },\n  {\n    \"EventCode\": \"0x3F054\",\n    \"EventName\": \"PM_RADIX_PWC_L4_PTE_FROM_L3MISS\",\n    \"BriefDescription\": \"A Page Table Entry was reloaded to a level 4 page walk cache from beyond the core's L3 data cache. This is the deepest level of PWC possible for a translation. The source could be local/remote/distant memory or another core's cache\"\n  },\n  {\n    \"EventCode\": \"0x2608A\",\n    \"EventName\": \"PM_ISIDE_DISP_FAIL_ADDR\",\n    \"BriefDescription\": \"All I-side-instruction-fetch dispatch attempts for this thread that failed due to an address collision conflict with an L2 machine already working on this line (e.g. ld-hit-stq or RC/CO/SN machines)\"\n  },\n  {\n    \"EventCode\": \"0x50B4\",\n    \"EventName\": \"PM_TAGE_CORRECT_TAKEN_CMPL\",\n    \"BriefDescription\": \"The TAGE overrode BHT direction prediction and it was correct.  Counted at completion for taken branches only\"\n  },\n  {\n    \"EventCode\": \"0x2090\",\n    \"EventName\": \"PM_DISP_CLB_HELD_SB\",\n    \"BriefDescription\": \"Dispatch/CLB Hold: Scoreboard\"\n  },\n  {\n    \"EventCode\": \"0xE0B0\",\n    \"EventName\": \"PM_TM_FAIL_NON_TX_CONFLICT\",\n    \"BriefDescription\": \"Non transactional conflict from LSU, gets reported to TEXASR\"\n  },\n  {\n    \"EventCode\": \"0x201E0\",\n    \"EventName\": \"PM_MRK_DATA_FROM_MEMORY\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x368A2\",\n    \"EventName\": \"PM_L3_L2_CO_MISS\",\n    \"BriefDescription\": \"L2 CO miss\"\n  },\n  {\n    \"EventCode\": \"0x3608C\",\n    \"EventName\": \"PM_CO0_BUSY\",\n    \"BriefDescription\": \"CO mach 0 Busy. Used by PMU to sample ave CO lifetime (mach0 used as sample point)\"\n  },\n  {\n    \"EventCode\": \"0x2C122\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_DISP_CONFLICT_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L3 with dispatch conflict due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x35154\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L3 due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x1D140\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L31_MOD_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Modified (M) data from another core's L3 on the same chip due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x4404A\",\n    \"EventName\": \"PM_INST_FROM_OFF_CHIP_CACHE\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x28AC\",\n    \"EventName\": \"PM_TM_FAIL_SELF\",\n    \"BriefDescription\": \"TM aborted because a self-induced conflict occurred in Suspended state, due to one of the following: a store to a storage location that was previously accessed transactionally; a dcbf, dcbi, or icbi specify- ing a block that was previously accessed transactionally; a dcbst specifying a block that was previously written transactionally; or a tlbie that specifies a translation that was pre- viously used transactionally\"\n  },\n  {\n    \"EventCode\": \"0x45056\",\n    \"EventName\": \"PM_SCALAR_FLOP_CMPL\",\n    \"BriefDescription\": \"Scalar flop operation completed\"\n  },\n  {\n    \"EventCode\": \"0x16092\",\n    \"EventName\": \"PM_L2_LD_MISS_128B\",\n    \"BriefDescription\": \"All successful D-side load dispatches that were an L2 miss (NOT Sx,Tx,Mx) for this thread and the RC calculated the request should be for 128B (i.e., M=0)\"\n  },\n  {\n    \"EventCode\": \"0x2E014\",\n    \"EventName\": \"PM_STCX_FIN\",\n    \"BriefDescription\": \"Number of stcx instructions finished. This includes instructions in the speculative path of a branch that may be flushed\"\n  },\n  {\n    \"EventCode\": \"0xD8AC\",\n    \"EventName\": \"PM_LWSYNC\",\n    \"BriefDescription\": \"An lwsync instruction was decoded and transferred\"\n  },\n  {\n    \"EventCode\": \"0x2094\",\n    \"EventName\": \"PM_TM_OUTER_TBEGIN\",\n    \"BriefDescription\": \"Completion time outer tbegin\"\n  },\n  {\n    \"EventCode\": \"0x160B4\",\n    \"EventName\": \"PM_L3_P0_LCO_RTY\",\n    \"BriefDescription\": \"L3 initiated LCO received retry on port 0 (can try 4 times)\"\n  },\n  {\n    \"EventCode\": \"0x36892\",\n    \"EventName\": \"PM_DSIDE_OTHER_64B_L2MEMACC\",\n    \"BriefDescription\": \"Valid when first beat of data comes in for an D-side fetch where data came EXCLUSIVELY from memory that was for hpc_read64, (RC had to fetch other 64B of a line from MC) i.e., number of times RC had to go to memory to get 'missing' 64B\"\n  },\n  {\n    \"EventCode\": \"0x20A8\",\n    \"EventName\": \"PM_TM_FAIL_FOOTPRINT_OVERFLOW\",\n    \"BriefDescription\": \"TM aborted because the tracking limit for transactional storage accesses was exceeded.. Asynchronous\"\n  },\n  {\n    \"EventCode\": \"0x30018\",\n    \"EventName\": \"PM_ICT_NOSLOT_DISP_HELD_HB_FULL\",\n    \"BriefDescription\": \"Ict empty for this thread due to dispatch holds because the History Buffer was full. Could be GPR/VSR/VMR/FPR/CR/XVF; CR; XVF (XER/VSCR/FPSCR)\"\n  },\n  {\n    \"EventCode\": \"0xC894\",\n    \"EventName\": \"PM_LS1_UNALIGNED_LD\",\n    \"BriefDescription\": \"Load instructions whose data crosses a double-word boundary, which causes it to require an additional slice than than what normally would be required of the load of that size.  If the load wraps from slice 3 to slice 0, thee is an additional 3-cycle penalty\"\n  },\n  {\n    \"EventCode\": \"0x360A2\",\n    \"EventName\": \"PM_L3_L2_CO_HIT\",\n    \"BriefDescription\": \"L2 CO hits\"\n  },\n  {\n    \"EventCode\": \"0x36092\",\n    \"EventName\": \"PM_DSIDE_L2MEMACC\",\n    \"BriefDescription\": \"Valid when first beat of data comes in for an D-side fetch where data came EXCLUSIVELY from memory (excluding hpcread64 accesses), i.e., total memory accesses by RCs\"\n  },\n  {\n    \"EventCode\": \"0x10138\",\n    \"EventName\": \"PM_MRK_BR_2PATH\",\n    \"BriefDescription\": \"marked branches which are not strongly biased\"\n  },\n  {\n    \"EventCode\": \"0x2884\",\n    \"EventName\": \"PM_ISYNC\",\n    \"BriefDescription\": \"Isync completion count per thread\"\n  },\n  {\n    \"EventCode\": \"0x16882\",\n    \"EventName\": \"PM_L2_CASTOUT_SHR\",\n    \"BriefDescription\": \"L2 Castouts - Shared (Tx,Sx)\"\n  },\n  {\n    \"EventCode\": \"0x26092\",\n    \"EventName\": \"PM_L2_LD_MISS_64B\",\n    \"BriefDescription\": \"All successful D-side load dispatches that were an L2 miss (NOT Sx,Tx,Mx) for this thread and the RC calculated the request should be for 64B(i.e., M=1)\"\n  },\n  {\n    \"EventCode\": \"0x26080\",\n    \"EventName\": \"PM_L2_LD_MISS\",\n    \"BriefDescription\": \"All successful D-Side Load dispatches that were an L2 miss for this thread\"\n  },\n  {\n    \"EventCode\": \"0x3D14C\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DMEM\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from another chip's memory on the same Node or Group (Distant) due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x100FA\",\n    \"EventName\": \"PM_ANY_THRD_RUN_CYC\",\n    \"BriefDescription\": \"Cycles in which at least one thread has the run latch set\"\n  },\n  {\n    \"EventCode\": \"0x2C12A\",\n    \"EventName\": \"PM_MRK_DATA_FROM_RMEM_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from another chip's memory on the same Node or Group ( Remote) due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x25048\",\n    \"EventName\": \"PM_IPTEG_FROM_LMEM\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from the local chip's Memory due to a instruction side request\"\n  },\n  {\n    \"EventCode\": \"0xD8A8\",\n    \"EventName\": \"PM_ISLB_MISS\",\n    \"BriefDescription\": \"Instruction SLB Miss - Total of all segment sizes\"\n  },\n  {\n    \"EventCode\": \"0x368AE\",\n    \"EventName\": \"PM_L3_P1_CO_RTY\",\n    \"BriefDescription\": \"L3 CO received retry port 1 (memory only), every retry counted\"\n  },\n  {\n    \"EventCode\": \"0x260A2\",\n    \"EventName\": \"PM_L3_CI_HIT\",\n    \"BriefDescription\": \"L3 Castins Hit (total count)\"\n  },\n  {\n    \"EventCode\": \"0x44054\",\n    \"EventName\": \"PM_VECTOR_LD_CMPL\",\n    \"BriefDescription\": \"Number of vector load instructions completed\"\n  },\n  {\n    \"EventCode\": \"0x1E05C\",\n    \"EventName\": \"PM_CMPLU_STALL_NESTED_TBEGIN\",\n    \"BriefDescription\": \"Completion stall because the ISU is updating the TEXASR to keep track of the nested tbegin. This is a short delay, and it includes ROT\"\n  },\n  {\n    \"EventCode\": \"0xC084\",\n    \"EventName\": \"PM_LS2_LD_VECTOR_FIN\",\n    \"BriefDescription\": \"LS2 finished load vector op\"\n  },\n  {\n    \"EventCode\": \"0x1608E\",\n    \"EventName\": \"PM_ST_CAUSED_FAIL\",\n    \"BriefDescription\": \"Non-TM Store caused any thread to fail\"\n  },\n  {\n    \"EventCode\": \"0x3080\",\n    \"EventName\": \"PM_ISU0_ISS_HOLD_ALL\",\n    \"BriefDescription\": \"All ISU rejects\"\n  },\n  {\n    \"EventCode\": \"0x1515A\",\n    \"EventName\": \"PM_SYNC_MRK_L2MISS\",\n    \"BriefDescription\": \"Marked L2 Miss that can throw a synchronous interrupt\"\n  },\n  {\n    \"EventCode\": \"0x26892\",\n    \"EventName\": \"PM_L2_ST_MISS_64B\",\n    \"BriefDescription\": \"All successful D-side store dispatches that were an L2 miss (NOT Sx,Tx,Mx) for this thread and the RC calculated the request should be for 64B (i.e., M=1)\"\n  },\n  {\n    \"EventCode\": \"0x2688C\",\n    \"EventName\": \"PM_CO_USAGE\",\n    \"BriefDescription\": \"Continuous 16 cycle (2to1) window where this signals rotates thru sampling each CO machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running\"\n  },\n  {\n    \"EventCode\": \"0x48B8\",\n    \"EventName\": \"PM_BR_MPRED_TAKEN_TA\",\n    \"BriefDescription\": \"Conditional Branch Completed that was Mispredicted due to the Target Address Prediction from the Count Cache or Link Stack.  Only XL-form branches that resolved Taken set this event.\"\n  },\n  {\n    \"EventCode\": \"0x50B0\",\n    \"EventName\": \"PM_BTAC_BAD_RESULT\",\n    \"BriefDescription\": \"BTAC thinks branch will be taken but it is either predicted not-taken by the BHT, or the target address is wrong (less common).  In both cases, a redirect will happen\"\n  },\n  {\n    \"EventCode\": \"0xD888\",\n    \"EventName\": \"PM_LSU1_LDMX_FIN\",\n    \"BriefDescription\": \"New P9 instruction LDMX. The definition of this new PMU event is (from the ldmx RFC02491):  The thread has executed an ldmx instruction that accessed a doubleword that contains an effective address within an enabled section of the Load Monitored region.  This event, therefore, should not occur if the FSCR has disabled the load monitored facility (FSCR[52]) or disabled the EBB facility (FSCR[56]).\"\n  },\n  {\n    \"EventCode\": \"0x58B4\",\n    \"EventName\": \"PM_TAGE_CORRECT\",\n    \"BriefDescription\": \"The TAGE overrode BHT direction prediction and it was correct.   Includes taken and not taken and is counted at execution time\"\n  },\n  {\n    \"EventCode\": \"0x3688C\",\n    \"EventName\": \"PM_SN_USAGE\",\n    \"BriefDescription\": \"Continuous 16 cycle (2to1) window where this signals rotates thru sampling each SN machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running\"\n  },\n  {\n    \"EventCode\": \"0x36084\",\n    \"EventName\": \"PM_L2_RCST_DISP\",\n    \"BriefDescription\": \"All D-side store dispatch attempts for this thread\"\n  },\n  {\n    \"EventCode\": \"0x46084\",\n    \"EventName\": \"PM_L2_RCST_DISP_FAIL_OTHER\",\n    \"BriefDescription\": \"All D-side store dispatch attempts for this thread that failed due to reason other than address collision\"\n  },\n  {\n    \"EventCode\": \"0xF0AC\",\n    \"EventName\": \"PM_DC_PREF_STRIDED_CONF\",\n    \"BriefDescription\": \"A demand load referenced a line in an active strided prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software.\"\n  },\n  {\n    \"EventCode\": \"0x45054\",\n    \"EventName\": \"PM_FMA_CMPL\",\n    \"BriefDescription\": \"two flops operation completed (fmadd, fnmadd, fmsub, fnmsub) Scalar instructions only.\"\n  },\n  {\n    \"EventCode\": \"0x201E8\",\n    \"EventName\": \"PM_THRESH_EXC_512\",\n    \"BriefDescription\": \"Threshold counter exceeded a value of 512\"\n  },\n  {\n    \"EventCode\": \"0x36080\",\n    \"EventName\": \"PM_L2_INST\",\n    \"BriefDescription\": \"All successful I-side-instruction-fetch (e.g. i-demand, i-prefetch) dispatches for this thread\"\n  },\n  {\n    \"EventCode\": \"0x3504C\",\n    \"EventName\": \"PM_IPTEG_FROM_DL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a instruction side request\"\n  },\n  {\n    \"EventCode\": \"0xD890\",\n    \"EventName\": \"PM_LS1_DC_COLLISIONS\",\n    \"BriefDescription\": \"Read-write data cache collisions\"\n  },\n  {\n    \"EventCode\": \"0x1688A\",\n    \"EventName\": \"PM_ISIDE_DISP\",\n    \"BriefDescription\": \"All I-side-instruction-fetch dispatch attempts for this thread\"\n  },\n  {\n    \"EventCode\": \"0x468AA\",\n    \"EventName\": \"PM_L3_P1_CO_L31\",\n    \"BriefDescription\": \"L3 CO to L3.1 (LCO) port 1 with or without data\"\n  },\n  {\n    \"EventCode\": \"0x28B0\",\n    \"EventName\": \"PM_DISP_HELD_TBEGIN\",\n    \"BriefDescription\": \"This outer tbegin transaction cannot be dispatched until the previous tend instruction completes\"\n  },\n  {\n    \"EventCode\": \"0xE8A0\",\n    \"EventName\": \"PM_LSU3_TM_L1_MISS\",\n    \"BriefDescription\": \"Load tm L1 miss\"\n  },\n  {\n    \"EventCode\": \"0x2C05E\",\n    \"EventName\": \"PM_INST_GRP_PUMP_MPRED\",\n    \"BriefDescription\": \"Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for an instruction fetch (demand only)\"\n  },\n  {\n    \"EventCode\": \"0xC8BC\",\n    \"EventName\": \"PM_STCX_SUCCESS_CMPL\",\n    \"BriefDescription\": \"Number of stcx instructions that completed successfully\"\n  },\n  {\n    \"EventCode\": \"0xE098\",\n    \"EventName\": \"PM_LSU2_TM_L1_HIT\",\n    \"BriefDescription\": \"Load tm hit in L1\"\n  },\n  {\n    \"EventCode\": \"0xE0B8\",\n    \"EventName\": \"PM_LS2_TM_DISALLOW\",\n    \"BriefDescription\": \"A TM-ineligible instruction tries to execute inside a transaction and the LSU disallows it\"\n  },\n  {\n    \"EventCode\": \"0x44044\",\n    \"EventName\": \"PM_INST_FROM_L31_ECO_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x16886\",\n    \"EventName\": \"PM_CO_DISP_FAIL\",\n    \"BriefDescription\": \"CO dispatch failed due to all CO machines being busy\"\n  },\n  {\n    \"EventCode\": \"0x3D146\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_NO_CONFLICT\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 without conflict due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x16892\",\n    \"EventName\": \"PM_L2_ST_MISS_128B\",\n    \"BriefDescription\": \"All successful D-side store dispatches that were an L2 miss (NOT Sx,Tx,Mx) for this thread and the RC calculated the request should be for 128B (i.e., M=0)\"\n  },\n  {\n    \"EventCode\": \"0x26890\",\n    \"EventName\": \"PM_ISIDE_L2MEMACC\",\n    \"BriefDescription\": \"Valid when first beat of data comes in for an I-side fetch where data came from memory\"\n  },\n  {\n    \"EventCode\": \"0xD094\",\n    \"EventName\": \"PM_LS2_DC_COLLISIONS\",\n    \"BriefDescription\": \"Read-write data cache collisions\"\n  },\n  {\n    \"EventCode\": \"0x3C05E\",\n    \"EventName\": \"PM_MEM_RWITM\",\n    \"BriefDescription\": \"Memory Read With Intent to Modify for this thread\"\n  },\n  {\n    \"EventCode\": \"0xC090\",\n    \"EventName\": \"PM_LSU_STCX\",\n    \"BriefDescription\": \"STCX sent to nest, i.e. total\"\n  },\n  {\n    \"EventCode\": \"0x2C120\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_NO_CONFLICT\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 without conflict due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x36086\",\n    \"EventName\": \"PM_L2_RC_ST_DONE\",\n    \"BriefDescription\": \"Read-claim machine did store to line that was in Tx or Sx (Tagged or Shared state)\"\n  },\n  {\n    \"EventCode\": \"0xE8AC\",\n    \"EventName\": \"PM_TM_FAIL_TX_CONFLICT\",\n    \"BriefDescription\": \"Transactional conflict from LSU, gets reported to TEXASR\"\n  },\n  {\n    \"EventCode\": \"0x48A8\",\n    \"EventName\": \"PM_DECODE_FUSION_LD_ST_DISP\",\n    \"BriefDescription\": \"32-bit displacement D-form and 16-bit displacement X-form\"\n  },\n  {\n    \"EventCode\": \"0x3D144\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2_MEPF_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L2 hit without dispatch conflicts on Mepf state. due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x44046\",\n    \"EventName\": \"PM_INST_FROM_L21_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's L2 on the same chip due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x40B0\",\n    \"EventName\": \"PM_BR_PRED_TAKEN_CR\",\n    \"BriefDescription\": \"Conditional Branch that had its direction predicted. I-form branches do not set this event.  In addition, B-form branches which do not use the BHT do not set this event - these are branches with BO-field set to 'always taken' and branches\"\n  },\n  {\n    \"EventCode\": \"0x15040\",\n    \"EventName\": \"PM_IPTEG_FROM_L2_NO_CONFLICT\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a instruction side request\"\n  },\n  {\n    \"EventCode\": \"0x460A6\",\n    \"EventName\": \"PM_RD_FORMING_SC\",\n    \"BriefDescription\": \"Doesn't occur\"\n  },\n  {\n    \"EventCode\": \"0x35042\",\n    \"EventName\": \"PM_IPTEG_FROM_L3_DISP_CONFLICT\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a instruction side request\"\n  },\n  {\n    \"EventCode\": \"0xF898\",\n    \"EventName\": \"PM_XLATE_RADIX_MODE\",\n    \"BriefDescription\": \"LSU reports every cycle the thread is in radix translation mode (as opposed to HPT mode)\"\n  },\n  {\n    \"EventCode\": \"0x2D142\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_MEPF\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x160B0\",\n    \"EventName\": \"PM_L3_P0_NODE_PUMP\",\n    \"BriefDescription\": \"L3 PF sent with nodal scope port 0, counts even retried requests\"\n  },\n  {\n    \"EventCode\": \"0xD88C\",\n    \"EventName\": \"PM_LSU3_LDMX_FIN\",\n    \"BriefDescription\": \"New P9 instruction LDMX. The definition of this new PMU event is (from the ldmx RFC02491):  The thread has executed an ldmx instruction that accessed a doubleword that contains an effective address within an enabled section of the Load Monitored region.  This event, therefore, should not occur if the FSCR has disabled the load monitored facility (FSCR[52]) or disabled the EBB facility (FSCR[56]).\"\n  },\n  {\n    \"EventCode\": \"0x36882\",\n    \"EventName\": \"PM_L2_LD_HIT\",\n    \"BriefDescription\": \"All successful D-side-Ld or I-side-instruction-fetch dispatches for this thread that were L2 hits\"\n  },\n  {\n    \"EventCode\": \"0x168AC\",\n    \"EventName\": \"PM_L3_CI_USAGE\",\n    \"BriefDescription\": \"Rotating sample of 16 CI or CO actives\"\n  },\n  {\n    \"EventCode\": \"0x20134\",\n    \"EventName\": \"PM_MRK_FXU_FIN\",\n    \"BriefDescription\": \"fxu marked instr finish\"\n  },\n  {\n    \"EventCode\": \"0x4608E\",\n    \"EventName\": \"PM_TM_CAP_OVERFLOW\",\n    \"BriefDescription\": \"TM Footprint Capacity Overflow\"\n  },\n  {\n    \"EventCode\": \"0x4F05C\",\n    \"EventName\": \"PM_RADIX_PWC_L2_PTE_FROM_L3MISS\",\n    \"BriefDescription\": \"A Page Table Entry was reloaded to a level 2 page walk cache from beyond the core's L3 data cache. This implies that level 3 and level 4 PWC accesses were not necessary for this translation. The source could be local/remote/distant memory or another core's cache\"\n  },\n  {\n    \"EventCode\": \"0x40014\",\n    \"EventName\": \"PM_PROBE_NOP_DISP\",\n    \"BriefDescription\": \"ProbeNops dispatched\"\n  },\n  {\n    \"EventCode\": \"0x10052\",\n    \"EventName\": \"PM_GRP_PUMP_MPRED_RTY\",\n    \"BriefDescription\": \"Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)\"\n  },\n  {\n    \"EventCode\": \"0x2505E\",\n    \"EventName\": \"PM_BACK_BR_CMPL\",\n    \"BriefDescription\": \"Branch instruction completed with a target address less than current instruction address\"\n  },\n  {\n    \"EventCode\": \"0x2688A\",\n    \"EventName\": \"PM_ISIDE_DISP_FAIL_OTHER\",\n    \"BriefDescription\": \"All I-side-instruction-fetch dispatch attempts for this thread that failed due to reasons other than an address collision conflict with an L2 machine (e.g. no available RC/CO machines)\"\n  },\n  {\n    \"EventCode\": \"0x2001A\",\n    \"EventName\": \"PM_NTC_ALL_FIN\",\n    \"BriefDescription\": \"Cycles after instruction finished to instruction completed.\"\n  },\n  {\n    \"EventCode\": \"0x3005A\",\n    \"EventName\": \"PM_ISQ_0_8_ENTRIES\",\n    \"BriefDescription\": \"Cycles in which 8 or less Issue Queue entries are in use. This is a shared event, not per thread\"\n  },\n  {\n    \"EventCode\": \"0x3515E\",\n    \"EventName\": \"PM_MRK_BACK_BR_CMPL\",\n    \"BriefDescription\": \"Marked branch instruction completed with a target address less than current instruction address\"\n  },\n  {\n    \"EventCode\": \"0xF890\",\n    \"EventName\": \"PM_LSU1_L1_CAM_CANCEL\",\n    \"BriefDescription\": \"ls1 l1 tm cam cancel\"\n  },\n  {\n    \"EventCode\": \"0x268AE\",\n    \"EventName\": \"PM_L3_P3_PF_RTY\",\n    \"BriefDescription\": \"L3 PF received retry port 3, every retry counted\"\n  },\n  {\n    \"EventCode\": \"0xE884\",\n    \"EventName\": \"PM_LS1_ERAT_MISS_PREF\",\n    \"BriefDescription\": \"LS1 Erat miss due to prefetch\"\n  },\n  {\n    \"EventCode\": \"0xE89C\",\n    \"EventName\": \"PM_LSU1_TM_L1_MISS\",\n    \"BriefDescription\": \"Load tm L1 miss\"\n  },\n  {\n    \"EventCode\": \"0x28A8\",\n    \"EventName\": \"PM_TM_FAIL_CONF_NON_TM\",\n    \"BriefDescription\": \"TM aborted because a conflict occurred with a non-transactional access by another processor\"\n  },\n  {\n    \"EventCode\": \"0x16890\",\n    \"EventName\": \"PM_L1PF_L2MEMACC\",\n    \"BriefDescription\": \"Valid when first beat of data comes in for an L1PF where data came from memory\"\n  },\n  {\n    \"EventCode\": \"0x4504C\",\n    \"EventName\": \"PM_IPTEG_FROM_DMEM\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a instruction side request\"\n  },\n  {\n    \"EventCode\": \"0x1002E\",\n    \"EventName\": \"PM_LMQ_MERGE\",\n    \"BriefDescription\": \"A demand miss collides with a prefetch for the same line\"\n  },\n  {\n    \"EventCode\": \"0x160B6\",\n    \"EventName\": \"PM_L3_WI0_BUSY\",\n    \"BriefDescription\": \"Rotating sample of 8 WI valid (duplicate)\"\n  },\n  {\n    \"EventCode\": \"0x368AC\",\n    \"EventName\": \"PM_L3_CO0_BUSY\",\n    \"BriefDescription\": \"Lifetime, sample of CO machine 0 valid\"\n  },\n  {\n    \"EventCode\": \"0x2E040\",\n    \"EventName\": \"PM_DPTEG_FROM_L2_MEPF\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state. due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x1D152\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DL4\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x46880\",\n    \"EventName\": \"PM_ISIDE_MRU_TOUCH\",\n    \"BriefDescription\": \"I-side L2 MRU touch sent to L2 for this thread I-side L2 MRU touch commands sent to the L2 for this thread\"\n  },\n  {\n    \"EventCode\": \"0x508C\",\n    \"EventName\": \"PM_SHL_CREATED\",\n    \"BriefDescription\": \"Store-Hit-Load Table Entry Created\"\n  },\n  {\n    \"EventCode\": \"0x50B8\",\n    \"EventName\": \"PM_TAGE_OVERRIDE_WRONG\",\n    \"BriefDescription\": \"The TAGE overrode BHT direction prediction but it was incorrect.  Counted at completion for taken branches only\"\n  },\n  {\n    \"EventCode\": \"0x160AE\",\n    \"EventName\": \"PM_L3_P0_PF_RTY\",\n    \"BriefDescription\": \"L3 PF received retry port 0, every retry counted\"\n  },\n  {\n    \"EventCode\": \"0x268B2\",\n    \"EventName\": \"PM_L3_LOC_GUESS_WRONG\",\n    \"BriefDescription\": \"Prefetch scope predictor selected LNS, but was wrong\"\n  },\n  {\n    \"EventCode\": \"0x36088\",\n    \"EventName\": \"PM_L2_SYS_GUESS_CORRECT\",\n    \"BriefDescription\": \"L2 guess system (VGS or RNS) and guess was correct (ie data beyond-group)\"\n  },\n  {\n    \"EventCode\": \"0x260AE\",\n    \"EventName\": \"PM_L3_P2_PF_RTY\",\n    \"BriefDescription\": \"L3 PF received retry port 2, every retry counted\"\n  },\n  {\n    \"EventCode\": \"0xD8B0\",\n    \"EventName\": \"PM_PTESYNC\",\n    \"BriefDescription\": \"A ptesync instruction was counted when the instruction is decoded and transmitted\"\n  },\n  {\n    \"EventCode\": \"0x26086\",\n    \"EventName\": \"PM_CO_TM_SC_FOOTPRINT\",\n    \"BriefDescription\": \"L2 did a cleanifdirty CO to the L3 (ie created an SC line in the L3) OR L2 TM_store hit dirty HPC line and L3 indicated SC line formed in L3 on RDR bus\"\n  },\n  {\n    \"EventCode\": \"0x1E05A\",\n    \"EventName\": \"PM_CMPLU_STALL_ANY_SYNC\",\n    \"BriefDescription\": \"Cycles in which the NTC sync instruction (isync, lwsync or hwsync) is not allowed to complete\"\n  },\n  {\n    \"EventCode\": \"0xF090\",\n    \"EventName\": \"PM_LSU0_L1_CAM_CANCEL\",\n    \"BriefDescription\": \"ls0 l1 tm cam cancel\"\n  },\n  {\n    \"EventCode\": \"0xC0A8\",\n    \"EventName\": \"PM_LSU_FLUSH_CI\",\n    \"BriefDescription\": \"Load was not issued to LSU as a cache inhibited (non-cacheable) load but it was later determined to be cache inhibited\"\n  },\n  {\n    \"EventCode\": \"0x20AC\",\n    \"EventName\": \"PM_TM_FAIL_CONF_TM\",\n    \"BriefDescription\": \"TM aborted because a conflict occurred with another transaction.\"\n  },\n  {\n    \"EventCode\": \"0x588C\",\n    \"EventName\": \"PM_SHL_ST_DEP_CREATED\",\n    \"BriefDescription\": \"Store-Hit-Load Table Read Hit with entry Enabled\"\n  },\n  {\n    \"EventCode\": \"0x46882\",\n    \"EventName\": \"PM_L2_ST_HIT\",\n    \"BriefDescription\": \"All successful D-side store dispatches for this thread that were L2 hits\"\n  },\n  {\n    \"EventCode\": \"0x360AC\",\n    \"EventName\": \"PM_L3_SN0_BUSY\",\n    \"BriefDescription\": \"Lifetime, sample of snooper machine 0 valid\"\n  },\n  {\n    \"EventCode\": \"0x3005C\",\n    \"EventName\": \"PM_BFU_BUSY\",\n    \"BriefDescription\": \"Cycles in which all 4 Binary Floating Point units are busy. The BFU is running at capacity\"\n  },\n  {\n    \"EventCode\": \"0x48A0\",\n    \"EventName\": \"PM_BR_PRED_PCACHE\",\n    \"BriefDescription\": \"Conditional branch completed that used pattern cache prediction\"\n  },\n  {\n    \"EventCode\": \"0x26880\",\n    \"EventName\": \"PM_L2_ST_MISS\",\n    \"BriefDescription\": \"All successful D-Side Store dispatches that were an L2 miss for this thread\"\n  },\n  {\n    \"EventCode\": \"0xF8B4\",\n    \"EventName\": \"PM_DC_PREF_XCONS_ALLOC\",\n    \"BriefDescription\": \"Prefetch stream allocated in the Ultra conservative phase by either the hardware prefetch mechanism or software prefetch\"\n  },\n  {\n    \"EventCode\": \"0x35048\",\n    \"EventName\": \"PM_IPTEG_FROM_DL2L3_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a instruction side request\"\n  },\n  {\n    \"EventCode\": \"0x260A8\",\n    \"EventName\": \"PM_L3_PF_HIT_L3\",\n    \"BriefDescription\": \"L3 PF hit in L3 (abandoned)\"\n  },\n  {\n    \"EventCode\": \"0x360B4\",\n    \"EventName\": \"PM_L3_PF0_BUSY\",\n    \"BriefDescription\": \"Lifetime, sample of PF machine 0 valid\"\n  },\n  {\n    \"EventCode\": \"0xC0B0\",\n    \"EventName\": \"PM_LSU_FLUSH_UE\",\n    \"BriefDescription\": \"Correctable ECC error on reload data, reported at critical data forward time\"\n  },\n  {\n    \"EventCode\": \"0x4013A\",\n    \"EventName\": \"PM_MRK_IC_MISS\",\n    \"BriefDescription\": \"Marked instruction experienced I cache miss\"\n  },\n  {\n    \"EventCode\": \"0x2088\",\n    \"EventName\": \"PM_FLUSH_DISP_SB\",\n    \"BriefDescription\": \"Dispatch Flush: Scoreboard\"\n  },\n  {\n    \"EventCode\": \"0x401E8\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L2MISS\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from a location other than the local core's L2 due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x3688E\",\n    \"EventName\": \"PM_TM_ST_CAUSED_FAIL\",\n    \"BriefDescription\": \"TM Store (fav or non-fav) caused another thread to fail\"\n  },\n  {\n    \"EventCode\": \"0x460B2\",\n    \"EventName\": \"PM_L3_SYS_GUESS_WRONG\",\n    \"BriefDescription\": \"Prefetch scope predictor selected VGS or RNS, but was wrong\"\n  },\n  {\n    \"EventCode\": \"0x58B8\",\n    \"EventName\": \"PM_TAGE_OVERRIDE_WRONG_SPEC\",\n    \"BriefDescription\": \"The TAGE overrode BHT direction prediction and it was correct.   Includes taken and not taken and is counted at execution time\"\n  },\n  {\n    \"EventCode\": \"0xE890\",\n    \"EventName\": \"PM_LSU3_ERAT_HIT\",\n    \"BriefDescription\": \"Primary ERAT hit.  There is no secondary ERAT\"\n  },\n  {\n    \"EventCode\": \"0x2898\",\n    \"EventName\": \"PM_TM_TABORT_TRECLAIM\",\n    \"BriefDescription\": \"Completion time tabortnoncd, tabortcd, treclaim\"\n  },\n  {\n    \"EventCode\": \"0x268A0\",\n    \"EventName\": \"PM_L3_CO_L31\",\n    \"BriefDescription\": \"L3 CO to L3.1 OR of port 0 and 1 (lossy = may undercount if two cresps come in the same cyc)\"\n  },\n  {\n    \"EventCode\": \"0x5080\",\n    \"EventName\": \"PM_THRD_PRIO_4_5_CYC\",\n    \"BriefDescription\": \"Cycles thread running at priority level 4 or 5\"\n  },\n  {\n    \"EventCode\": \"0x2505C\",\n    \"EventName\": \"PM_VSU_FIN\",\n    \"BriefDescription\": \"VSU instruction finished. Up to 4 per cycle\"\n  },\n  {\n    \"EventCode\": \"0x40A4\",\n    \"EventName\": \"PM_BR_PRED_CCACHE\",\n    \"BriefDescription\": \"Conditional Branch Completed that used the Count Cache for Target Prediction\"\n  },\n  {\n    \"EventCode\": \"0x2E04A\",\n    \"EventName\": \"PM_DPTEG_FROM_RL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group ( Remote) due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x4D12E\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DL2L3_MOD_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0xC8B4\",\n    \"EventName\": \"PM_LSU_FLUSH_LHL_SHL\",\n    \"BriefDescription\": \"The instruction was flushed because of a sequential load/store consistency.  If a load or store hits on an older load that has either been snooped (for loads) or has stale data (for stores).\"\n  },\n  {\n    \"EventCode\": \"0x58A4\",\n    \"EventName\": \"PM_FLUSH_LSU\",\n    \"BriefDescription\": \"LSU flushes.  Includes all lsu flushes\"\n  },\n  {\n    \"EventCode\": \"0x1D150\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DL2L3_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0xC8A0\",\n    \"EventName\": \"PM_LSU1_FALSE_LHS\",\n    \"BriefDescription\": \"False LHS match detected\"\n  },\n  {\n    \"EventCode\": \"0x48BC\",\n    \"EventName\": \"PM_THRD_PRIO_2_3_CYC\",\n    \"BriefDescription\": \"Cycles thread running at priority level 2 or 3\"\n  },\n  {\n    \"EventCode\": \"0x368B2\",\n    \"EventName\": \"PM_L3_GRP_GUESS_WRONG_HIGH\",\n    \"BriefDescription\": \"Prefetch scope predictor selected GS or NNS, but was wrong because scope was VGS or RNS\"\n  },\n  {\n    \"EventCode\": \"0xE8BC\",\n    \"EventName\": \"PM_LS1_PTE_TABLEWALK_CYC\",\n    \"BriefDescription\": \"Cycles when a tablewalk is pending on this thread on table 1\"\n  },\n  {\n    \"EventCode\": \"0x1F152\",\n    \"EventName\": \"PM_MRK_FAB_RSP_BKILL_CYC\",\n    \"BriefDescription\": \"cycles L2 RC took for a bkill\"\n  },\n  {\n    \"EventCode\": \"0x4C124\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3_NO_CONFLICT_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from local core's L3 without conflict due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x2F14A\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_RL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group ( Remote) due to a marked data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x26888\",\n    \"EventName\": \"PM_L2_GRP_GUESS_WRONG\",\n    \"BriefDescription\": \"L2 guess grp (GS or NNS) and guess was not correct (ie data on-chip OR beyond-group)\"\n  },\n  {\n    \"EventCode\": \"0xC0AC\",\n    \"EventName\": \"PM_LSU_FLUSH_EMSH\",\n    \"BriefDescription\": \"An ERAT miss was detected after a set-p hit. Erat tracker indicates fail due to tlbmiss and the instruction gets flushed because the instruction was working on the wrong address\"\n  },\n  {\n    \"EventCode\": \"0x260B2\",\n    \"EventName\": \"PM_L3_SYS_GUESS_CORRECT\",\n    \"BriefDescription\": \"Prefetch scope predictor selected VGS or RNS and was correct\"\n  },\n  {\n    \"EventCode\": \"0x1D146\",\n    \"EventName\": \"PM_MRK_DATA_FROM_MEMORY_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from a memory location including L4 from local remote or distant due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0xE094\",\n    \"EventName\": \"PM_LSU0_TM_L1_HIT\",\n    \"BriefDescription\": \"Load tm hit in L1\"\n  },\n  {\n    \"EventCode\": \"0x46888\",\n    \"EventName\": \"PM_L2_GROUP_PUMP\",\n    \"BriefDescription\": \"RC requests that were on group (aka nodel) pump attempts\"\n  },\n  {\n    \"EventCode\": \"0xC08C\",\n    \"EventName\": \"PM_LSU_DTLB_MISS_16M_2M\",\n    \"BriefDescription\": \"Data TLB Miss page size 16M (HPT) or 2M (Radix)\"\n  },\n  {\n    \"EventCode\": \"0x16080\",\n    \"EventName\": \"PM_L2_LD\",\n    \"BriefDescription\": \"All successful D-side Load dispatches for this thread (L2 miss + L2 hits)\"\n  },\n  {\n    \"EventCode\": \"0x4505C\",\n    \"EventName\": \"PM_MATH_FLOP_CMPL\",\n    \"BriefDescription\": \"Math flop instruction completed\"\n  },\n  {\n    \"EventCode\": \"0xC080\",\n    \"EventName\": \"PM_LS0_LD_VECTOR_FIN\",\n    \"BriefDescription\": \"LS0 finished load vector op\"\n  },\n  {\n    \"EventCode\": \"0x368B0\",\n    \"EventName\": \"PM_L3_P1_SYS_PUMP\",\n    \"BriefDescription\": \"L3 PF sent with sys scope port 1, counts even retried requests\"\n  },\n  {\n    \"EventCode\": \"0x1F146\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L31_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L3 on the same chip due to a marked data side request.. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x2000C\",\n    \"EventName\": \"PM_THRD_ALL_RUN_CYC\",\n    \"BriefDescription\": \"Cycles in which all the threads have the run latch set\"\n  },\n  {\n    \"EventCode\": \"0xC0BC\",\n    \"EventName\": \"PM_LSU_FLUSH_OTHER\",\n    \"BriefDescription\": \"Other LSU flushes including: Sync (sync ack from L2 caused search of LRQ for oldest snooped load, This will either signal a Precise Flush of the oldest snooped loa or a Flush Next PPC); Data Valid Flush Next (several cases of this, one example is store and reload are lined up such that a store-hit-reload scenario exists and the CDF has already launched and has gotten bad/stale data); Bad Data Valid Flush Next (might be a few cases of this, one example is a larxa (D$ hit) return data and dval but can't allocate to LMQ (LMQ full or other reason). Already gave dval but can't watch it for snoop_hit_larx. Need to take the 'bad dval' back and flush all younger ops)\"\n  },\n  {\n    \"EventCode\": \"0x5094\",\n    \"EventName\": \"PM_IC_MISS_ICBI\",\n    \"BriefDescription\": \"threaded version, IC Misses where we got EA dir hit but no sector valids were on. ICBI took line out\"\n  },\n  {\n    \"EventCode\": \"0xC8A8\",\n    \"EventName\": \"PM_LSU_FLUSH_ATOMIC\",\n    \"BriefDescription\": \"Quad-word loads (lq) are considered atomic because they always span at least 2 slices.  If a snoop or store from another thread changes the data the load is accessing between the 2 or 3 pieces of the lq instruction, the lq will be flushed\"\n  },\n  {\n    \"EventCode\": \"0x1E04E\",\n    \"EventName\": \"PM_DPTEG_FROM_L2MISS\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x4D05E\",\n    \"EventName\": \"PM_BR_CMPL\",\n    \"BriefDescription\": \"Any Branch instruction completed\"\n  },\n  {\n    \"EventCode\": \"0x260B0\",\n    \"EventName\": \"PM_L3_P0_GRP_PUMP\",\n    \"BriefDescription\": \"L3 PF sent with grp scope port 0, counts even retried requests\"\n  },\n  {\n    \"EventCode\": \"0x30132\",\n    \"EventName\": \"PM_MRK_VSU_FIN\",\n    \"BriefDescription\": \"VSU marked instr finish\"\n  },\n  {\n    \"EventCode\": \"0x2D120\",\n    \"EventName\": \"PM_MRK_DATA_FROM_OFF_CHIP_CACHE\",\n    \"BriefDescription\": \"The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x1E048\",\n    \"EventName\": \"PM_DPTEG_FROM_ON_CHIP_CACHE\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x16086\",\n    \"EventName\": \"PM_L2_SN_M_WR_DONE\",\n    \"BriefDescription\": \"SNP dispatched for a write and was M (true M); for DMA cacheinj this will pulse if rty/push is required (won't pulse if cacheinj is accepted)\"\n  },\n  {\n    \"EventCode\": \"0x489C\",\n    \"EventName\": \"PM_BR_CORECT_PRED_TAKEN_CMPL\",\n    \"BriefDescription\": \"Conditional Branch Completed in which the HW correctly predicted the direction as taken.  Counted at completion time\"\n  },\n  {\n    \"EventCode\": \"0xF0B8\",\n    \"EventName\": \"PM_LS0_UNALIGNED_ST\",\n    \"BriefDescription\": \"Store instructions whose data crosses a double-word boundary, which causes it to require an additional slice than than what normally would be required of the Store of that size.  If the Store wraps from slice 3 to slice 0, thee is an additional 3-cycle penalty\"\n  },\n  {\n    \"EventCode\": \"0x20132\",\n    \"EventName\": \"PM_MRK_DFU_FIN\",\n    \"BriefDescription\": \"Decimal Unit marked Instruction Finish\"\n  },\n  {\n    \"EventCode\": \"0x160A6\",\n    \"EventName\": \"PM_TM_SC_CO\",\n    \"BriefDescription\": \"L3 castout of line that was StoreCopy (original value of speculatively written line) in a Transaction\"\n  },\n  {\n    \"EventCode\": \"0xC8B0\",\n    \"EventName\": \"PM_LSU_FLUSH_LHS\",\n    \"BriefDescription\": \"Effective Address alias flush : no EA match but Real Address match.  If the data has not yet been returned for this load, the instruction will just be rejected, but if it has returned data, it will be flushed\"\n  },\n  {\n    \"EventCode\": \"0x16084\",\n    \"EventName\": \"PM_L2_RCLD_DISP\",\n    \"BriefDescription\": \"All D-side-Ld or I-side-instruction-fetch dispatch attempts for this thread\"\n  },\n  {\n    \"EventCode\": \"0x3F150\",\n    \"EventName\": \"PM_MRK_ST_DRAIN_TO_L2DISP_CYC\",\n    \"BriefDescription\": \"cycles to drain st from core to L2\"\n  },\n  {\n    \"EventCode\": \"0x168A4\",\n    \"EventName\": \"PM_L3_MISS\",\n    \"BriefDescription\": \"L3 Misses (L2 miss also missing L3, including data/instrn/xlate)\"\n  },\n  {\n    \"EventCode\": \"0xF080\",\n    \"EventName\": \"PM_LSU_STCX_FAIL\",\n    \"BriefDescription\": \"The LSU detects the condition that a stcx instruction failed. No requirement to wait for a response from the nest\"\n  },\n  {\n    \"EventCode\": \"0x30038\",\n    \"EventName\": \"PM_CMPLU_STALL_DMISS_LMEM\",\n    \"BriefDescription\": \"Completion stall due to cache miss that resolves in local memory\"\n  },\n  {\n    \"EventCode\": \"0x28A4\",\n    \"EventName\": \"PM_MRK_TEND_FAIL\",\n    \"BriefDescription\": \"Nested or not nested tend failed for a marked tend instruction\"\n  },\n  {\n    \"EventCode\": \"0x100FC\",\n    \"EventName\": \"PM_LD_REF_L1\",\n    \"BriefDescription\": \"All L1 D cache load references counted at finish, gated by reject\"\n  },\n  {\n    \"EventCode\": \"0xC0A0\",\n    \"EventName\": \"PM_LSU0_FALSE_LHS\",\n    \"BriefDescription\": \"False LHS match detected\"\n  },\n  {\n    \"EventCode\": \"0x468A8\",\n    \"EventName\": \"PM_SN_MISS\",\n    \"BriefDescription\": \"Any port snooper L3 miss or collision.  Up to 4 can happen in a cycle but we only count 1\"\n  },\n  {\n    \"EventCode\": \"0x36888\",\n    \"EventName\": \"PM_L2_SYS_GUESS_WRONG\",\n    \"BriefDescription\": \"L2 guess system (VGS or RNS) and guess was not correct (ie data ^beyond-group)\"\n  },\n  {\n    \"EventCode\": \"0x2080\",\n    \"EventName\": \"PM_EE_OFF_EXT_INT\",\n    \"BriefDescription\": \"CyclesMSR[EE] is off and external interrupts are active\"\n  },\n  {\n    \"EventCode\": \"0xE8B8\",\n    \"EventName\": \"PM_LS3_TM_DISALLOW\",\n    \"BriefDescription\": \"A TM-ineligible instruction tries to execute inside a transaction and the LSU disallows it\"\n  },\n  {\n    \"EventCode\": \"0x2688E\",\n    \"EventName\": \"PM_TM_FAV_CAUSED_FAIL\",\n    \"BriefDescription\": \"TM Load (fav) caused another thread to fail\"\n  },\n  {\n    \"EventCode\": \"0x16090\",\n    \"EventName\": \"PM_SN0_BUSY\",\n    \"BriefDescription\": \"SN mach 0 Busy. Used by PMU to sample ave SN lifetime (mach0 used as sample point)\"\n  },\n  {\n    \"EventCode\": \"0x360AE\",\n    \"EventName\": \"PM_L3_P0_CO_RTY\",\n    \"BriefDescription\": \"L3 CO received retry port 0 (memory only), every retry counted\"\n  },\n  {\n    \"EventCode\": \"0x168A8\",\n    \"EventName\": \"PM_L3_WI_USAGE\",\n    \"BriefDescription\": \"Lifetime, sample of Write Inject machine 0 valid\"\n  },\n  {\n    \"EventCode\": \"0x468A2\",\n    \"EventName\": \"PM_L3_LAT_CI_MISS\",\n    \"BriefDescription\": \"L3 Lateral Castins Miss\"\n  },\n  {\n    \"EventCode\": \"0x4090\",\n    \"EventName\": \"PM_IC_PREF_CANCEL_PAGE\",\n    \"BriefDescription\": \"Prefetch Canceled due to page boundary\"\n  },\n  {\n    \"EventCode\": \"0x460AA\",\n    \"EventName\": \"PM_L3_P0_CO_L31\",\n    \"BriefDescription\": \"L3 CO to L3.1 (LCO) port 0 with or without data\"\n  },\n  {\n    \"EventCode\": \"0x2880\",\n    \"EventName\": \"PM_FLUSH_DISP\",\n    \"BriefDescription\": \"Dispatch flush\"\n  },\n  {\n    \"EventCode\": \"0x168AE\",\n    \"EventName\": \"PM_L3_P1_PF_RTY\",\n    \"BriefDescription\": \"L3 PF received retry port 1, every retry counted\"\n  },\n  {\n    \"EventCode\": \"0x46082\",\n    \"EventName\": \"PM_L2_ST_DISP\",\n    \"BriefDescription\": \"All successful D-side store dispatches for this thread\"\n  },\n  {\n    \"EventCode\": \"0x36880\",\n    \"EventName\": \"PM_L2_INST_MISS\",\n    \"BriefDescription\": \"All successful I-side-instruction-fetch (e.g. i-demand, i-prefetch) dispatches for this thread that were an L2 miss\"\n  },\n  {\n    \"EventCode\": \"0xE084\",\n    \"EventName\": \"PM_LS0_ERAT_MISS_PREF\",\n    \"BriefDescription\": \"LS0 Erat miss due to prefetch\"\n  },\n  {\n    \"EventCode\": \"0x409C\",\n    \"EventName\": \"PM_BR_PRED\",\n    \"BriefDescription\": \"Conditional Branch Executed in which the HW predicted the Direction or Target.  Includes taken and not taken and is counted at execution time\"\n  },\n  {\n    \"EventCode\": \"0x2D144\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L31_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's L3 on the same chip due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x360A4\",\n    \"EventName\": \"PM_L3_CO_LCO\",\n    \"BriefDescription\": \"Total L3 COs occurred on LCO L3.1 (good cresp, may end up in mem on a retry)\"\n  },\n  {\n    \"EventCode\": \"0x4890\",\n    \"EventName\": \"PM_IC_PREF_CANCEL_HIT\",\n    \"BriefDescription\": \"Prefetch Canceled due to icache hit\"\n  },\n  {\n    \"EventCode\": \"0x268A8\",\n    \"EventName\": \"PM_RD_HIT_PF\",\n    \"BriefDescription\": \"RD machine hit L3 PF machine\"\n  },\n  {\n    \"EventCode\": \"0x16880\",\n    \"EventName\": \"PM_L2_ST\",\n    \"BriefDescription\": \"All successful D-side store dispatches for this thread (L2 miss + L2 hits)\"\n  },\n  {\n    \"EventCode\": \"0x4098\",\n    \"EventName\": \"PM_IC_DEMAND_L2_BHT_REDIRECT\",\n    \"BriefDescription\": \"L2 I cache demand request due to BHT redirect, branch redirect ( 2 bubbles 3 cycles)\"\n  },\n  {\n    \"EventCode\": \"0xD0B4\",\n    \"EventName\": \"PM_LSU0_SRQ_S0_VALID_CYC\",\n    \"BriefDescription\": \"Slot 0 of SRQ valid\"\n  },\n  {\n    \"EventCode\": \"0x160AA\",\n    \"EventName\": \"PM_L3_P0_LCO_NO_DATA\",\n    \"BriefDescription\": \"Dataless L3 LCO sent port 0\"\n  },\n  {\n    \"EventCode\": \"0x208C\",\n    \"EventName\": \"PM_CLB_HELD\",\n    \"BriefDescription\": \"CLB (control logic block - indicates quadword fetch block) Hold: Any Reason\"\n  },\n  {\n    \"EventCode\": \"0xF88C\",\n    \"EventName\": \"PM_LSU3_STORE_REJECT\",\n    \"BriefDescription\": \"All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met\"\n  },\n  {\n    \"EventCode\": \"0x200F2\",\n    \"EventName\": \"PM_INST_DISP\",\n    \"BriefDescription\": \"# PPC Dispatched\"\n  },\n  {\n    \"EventCode\": \"0x4E05E\",\n    \"EventName\": \"PM_TM_OUTER_TBEGIN_DISP\",\n    \"BriefDescription\": \"Number of outer tbegin instructions dispatched. The dispatch unit determines whether the tbegin instruction is outer or nested. This is a speculative count, which includes flushed instructions\"\n  },\n  {\n    \"EventCode\": \"0x2D018\",\n    \"EventName\": \"PM_CMPLU_STALL_EXEC_UNIT\",\n    \"BriefDescription\": \"Completion stall due to execution units (FXU/VSU/CRU)\"\n  },\n  {\n    \"EventCode\": \"0x20B0\",\n    \"EventName\": \"PM_LSU_FLUSH_NEXT\",\n    \"BriefDescription\": \"LSU flush next reported at flush time.  Sometimes these also come with an exception\"\n  },\n  {\n    \"EventCode\": \"0x3880\",\n    \"EventName\": \"PM_ISU2_ISS_HOLD_ALL\",\n    \"BriefDescription\": \"All ISU rejects\"\n  },\n  {\n    \"EventCode\": \"0xC884\",\n    \"EventName\": \"PM_LS3_LD_VECTOR_FIN\",\n    \"BriefDescription\": \"LS3 finished load vector op\"\n  },\n  {\n    \"EventCode\": \"0x360A8\",\n    \"EventName\": \"PM_L3_CO\",\n    \"BriefDescription\": \"L3 castout occurring (does not include casthrough or log writes (cinj/dmaw))\"\n  },\n  {\n    \"EventCode\": \"0x368A4\",\n    \"EventName\": \"PM_L3_CINJ\",\n    \"BriefDescription\": \"L3 castin of cache inject\"\n  },\n  {\n    \"EventCode\": \"0xC890\",\n    \"EventName\": \"PM_LSU_NCST\",\n    \"BriefDescription\": \"Asserts when a i=1 store op is sent to the nest. No record of issue pipe (LS0/LS1) is maintained so this is for both pipes. Probably don't need separate LS0 and LS1\"\n  },\n  {\n    \"EventCode\": \"0xD0B8\",\n    \"EventName\": \"PM_LSU_LMQ_FULL_CYC\",\n    \"BriefDescription\": \"Counts the number of cycles the LMQ is full\"\n  },\n  {\n    \"EventCode\": \"0x168B2\",\n    \"EventName\": \"PM_L3_GRP_GUESS_CORRECT\",\n    \"BriefDescription\": \"Prefetch scope predictor selected GS or NNS and was correct\"\n  },\n  {\n    \"EventCode\": \"0x48A4\",\n    \"EventName\": \"PM_STOP_FETCH_PENDING_CYC\",\n    \"BriefDescription\": \"Fetching is stopped due to an incoming instruction that will result in a flush\"\n  },\n  {\n    \"EventCode\": \"0x36884\",\n    \"EventName\": \"PM_L2_RCST_DISP_FAIL_ADDR\",\n    \"BriefDescription\": \"All D-side store dispatch attempts for this thread that failed due to address collision with RC/CO/SN/SQ\"\n  },\n  {\n    \"EventCode\": \"0x260AC\",\n    \"EventName\": \"PM_L3_PF_USAGE\",\n    \"BriefDescription\": \"Rotating sample of 32 PF actives\"\n  }\n]",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}