// Seed: 4051057993
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11, id_12, id_13;
endmodule
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    output wire module_1,
    output tri id_8,
    input wor id_9,
    output tri1 id_10,
    output tri id_11,
    output wand id_12,
    output supply1 id_13,
    input wand id_14
);
  wire id_16 = 1;
  wire id_17;
  module_0(
      id_5, id_4, id_14, id_10
  );
  assign id_12 = 1 == id_0;
endmodule
