#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002148ec78e30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002148ec78fc0 .scope module, "tb_shiftreg4" "tb_shiftreg4" 3 1;
 .timescale 0 0;
v000002148ec51ea0_0 .var "clk", 0 0;
v000002148ec52260_0 .var "d", 0 0;
v000002148ec517c0_0 .var/i "i", 31 0;
v000002148ec51720_0 .net "q", 3 0, L_000002148ec89020;  1 drivers
v000002148ec521c0_0 .var "rst", 0 0;
S_000002148ec77420 .scope module, "uut" "shiftreg4" 3 4, 4 2 0, S_000002148ec78fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 4 "q";
L_000002148ec89020 .functor BUFZ 4, v000002148ec77650_0, C4<0000>, C4<0000>, C4<0000>;
v000002148ed46b70_0 .net "clk", 0 0, v000002148ec51ea0_0;  1 drivers
v000002148ed4b950_0 .net "d", 0 0, v000002148ec52260_0;  1 drivers
v000002148ec775b0_0 .net "q", 3 0, L_000002148ec89020;  alias, 1 drivers
v000002148ec77650_0 .var "q_reg", 3 0;
v000002148ec524e0_0 .net "rst", 0 0, v000002148ec521c0_0;  1 drivers
E_000002148ec8d910 .event posedge, v000002148ec524e0_0, v000002148ed46b70_0;
    .scope S_000002148ec77420;
T_0 ;
    %wait E_000002148ec8d910;
    %load/vec4 v000002148ec524e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002148ec77650_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002148ec77650_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000002148ed4b950_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002148ec77650_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002148ec78fc0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002148ec51ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002148ec521c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002148ec52260_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002148ec521c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002148ec517c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002148ec517c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_func 3 10 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v000002148ec52260_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000002148ec51ea0_0;
    %inv;
    %store/vec4 v000002148ec51ea0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000002148ec51ea0_0;
    %inv;
    %store/vec4 v000002148ec51ea0_0, 0, 1;
    %vpi_call/w 3 12 "$display", "q = %b", v000002148ec51720_0 {0 0 0};
    %load/vec4 v000002148ec517c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002148ec517c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "hdl_projects\tb_shiftreg4.sv";
    "hdl_projects\shiftreg4.sv";
