{
    "ROUTING_CORES": 4,
    "RUN_KLAYOUT_XOR": false,
    "RUN_KLAYOUT_DRC": false,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",

    "//": "Over-fix hold slack, to be safer...",
    "//": "PL_RESIZER_HOLD_SLACK_MARGIN: 0.2",
    "//": "GLB_RESIZER_HOLD_SLACK_MARGIN: 0.1",
    "//": "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 80",
    "//": "GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT: 80",

    "DESIGN_NAME": "top_solo_squash",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/top_solo_squash.v",
        "dir::../../verilog/rtl/solo_squash/src/solo_squash.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "top_solo_squash.clk",
    "CLOCK_PERIOD": 40.0,
    "FP_SIZING": "relative",
    "FP_CORE_UTIL": 35,
    "PL_TARGET_DENSITY": 0.40,
    "BASE_SDC_FILE": "dir::base_top_solo_squash.sdc",
    
    "//": "Common stuff for GFMPW-1...",
    "PDK": "gf180mcuD",
    "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
    "DESIGN_IS_CORE": 0,
    "PL_BASIC_PLACEMENT": 0,
    "MAX_FANOUT_CONSTRAINT": 4,
    "RT_MAX_LAYER": "Metal4",
    "VDD_NETS": ["vdd"],
    "GND_NETS": ["vss"],
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "RUN_CVC": 1,
    "QUIT_ON_LINTER_ERRORS": 1
}
