<stg><name>Blowfish_SetKey</name>


<trans_list>

<trans id="286" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="7" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="8" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="75" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="76" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="77" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="79" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="81" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="83" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([56 x i8]* %key) nounwind, !map !52

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64 %key_size) nounwind, !map !58

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([18 x i32]* %P) nounwind, !map !64

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %S) nounwind, !map !70

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @Blowfish_SetKey_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %key_size_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %key_size) nounwind

]]></Node>
<StgValue><ssdm name="key_size_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln109 = icmp eq i5 %i_0, -14

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln109, label %.preheader5.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln110 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %initial_parray_addr = getelementptr inbounds [18 x i32]* @initial_parray, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="initial_parray_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="5">
<![CDATA[
:2  %initial_parray_load = load i32* %initial_parray_addr, align 4

]]></Node>
<StgValue><ssdm name="initial_parray_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="100" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="5">
<![CDATA[
:2  %initial_parray_load = load i32* %initial_parray_addr, align 4

]]></Node>
<StgValue><ssdm name="initial_parray_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %P_addr = getelementptr [18 x i32]* %P, i64 0, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="P_addr"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:4  store i32 %initial_parray_load, i32* %P_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader5:0  %i1_0 = phi i3 [ %i_1, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:1  %icmp_ln114 = icmp eq i3 %i1_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:3  %i_1 = add i3 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln114, label %.preheader3.preheader, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
.preheader4.preheader:0  %tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i1_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="11">
<![CDATA[
.preheader4.preheader:1  %zext_ln115 = zext i11 %tmp_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:2  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %keyIndex_1 = alloca i64

]]></Node>
<StgValue><ssdm name="keyIndex_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader3.preheader:1  store i64 0, i64* %keyIndex_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:2  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader4:0  %j_0 = phi i9 [ %j, %3 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader4:1  %icmp_ln115 = icmp eq i9 %j_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader4:3  %j = add i9 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln115, label %.preheader5.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="9">
<![CDATA[
:0  %zext_ln116 = zext i9 %j_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln116 = add i12 %zext_ln115, %zext_ln116

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln116_1 = zext i12 %add_ln116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %initial_sbox_addr = getelementptr [1024 x i32]* @initial_sbox, i64 0, i64 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="initial_sbox_addr"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="10">
<![CDATA[
:5  %initial_sbox_load = load i32* %initial_sbox_addr, align 4

]]></Node>
<StgValue><ssdm name="initial_sbox_load"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %S_addr13 = getelementptr [1024 x i32]* %S, i64 0, i64 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="S_addr13"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="10">
<![CDATA[
:5  %initial_sbox_load = load i32* %initial_sbox_addr, align 4

]]></Node>
<StgValue><ssdm name="initial_sbox_load"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6  store i32 %initial_sbox_load, i32* %S_addr13, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3:0  %i2_0 = phi i5 [ %i_3, %5 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:1  %icmp_ln123 = icmp eq i5 %i2_0, -14

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:3  %i_3 = add i5 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln123, label %.preheader26.preheader, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.preheader26.preheader:0  br label %.preheader26

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2:0  %data_0 = phi i32 [ %data, %4 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="data_0"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:1  %j3_0 = phi i3 [ %j_1, %4 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="j3_0"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:2  %icmp_ln125 = icmp eq i3 %j3_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:4  %j_1 = add i3 %j3_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %icmp_ln125, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %keyIndex_1_load = load i64* %keyIndex_1

]]></Node>
<StgValue><ssdm name="keyIndex_1_load"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %key_addr = getelementptr [56 x i8]* %key, i64 0, i64 %keyIndex_1_load

]]></Node>
<StgValue><ssdm name="key_addr"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="6">
<![CDATA[
:2  %key_load = load i8* %key_addr, align 1

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %add_ln127 = add i64 1, %keyIndex_1_load

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln129 = zext i5 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %P_addr_5 = getelementptr [18 x i32]* %P, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="P_addr_5"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
:2  %P_load = load i32* %P_addr_5, align 4

]]></Node>
<StgValue><ssdm name="P_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="151" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="6">
<![CDATA[
:2  %key_load = load i8* %key_addr, align 1

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="32">
<![CDATA[
:3  %trunc_ln126 = trunc i32 %data_0 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:4  %data = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln126, i8 %key_load)

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="155" st_id="10" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="156" st_id="11" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="157" st_id="12" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="158" st_id="13" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="159" st_id="14" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="160" st_id="15" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="161" st_id="16" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="162" st_id="17" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="163" st_id="18" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="164" st_id="19" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="165" st_id="20" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="166" st_id="21" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="167" st_id="22" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="168" st_id="23" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="169" st_id="24" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="170" st_id="25" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="171" st_id="26" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="172" st_id="27" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="173" st_id="28" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="174" st_id="29" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="175" st_id="30" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="176" st_id="31" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="177" st_id="32" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="178" st_id="33" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="179" st_id="34" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="180" st_id="35" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="181" st_id="36" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="182" st_id="37" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="183" st_id="38" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="184" st_id="39" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="185" st_id="40" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="186" st_id="41" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="187" st_id="42" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="188" st_id="43" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="189" st_id="44" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="190" st_id="45" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="191" st_id="46" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="192" st_id="47" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="193" st_id="48" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="194" st_id="49" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="195" st_id="50" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="196" st_id="51" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="197" st_id="52" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="198" st_id="53" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="199" st_id="54" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="200" st_id="55" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="201" st_id="56" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="202" st_id="57" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="203" st_id="58" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="204" st_id="59" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="205" st_id="60" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="206" st_id="61" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="207" st_id="62" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="208" st_id="63" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="209" st_id="64" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="210" st_id="65" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="211" st_id="66" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="212" st_id="67" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="213" st_id="68" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="214" st_id="69" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="215" st_id="70" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="216" st_id="71" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="217" st_id="72" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="218" st_id="73" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="219" st_id="74" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="220" st_id="75" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %keyIndex = urem i64 %add_ln127, %key_size_read

]]></Node>
<StgValue><ssdm name="keyIndex"/></StgValue>
</operation>

<operation id="221" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:7  store i64 %keyIndex, i64* %keyIndex_1

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="222" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="223" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
:2  %P_load = load i32* %P_addr_5, align 4

]]></Node>
<StgValue><ssdm name="P_load"/></StgValue>
</operation>

<operation id="224" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %xor_ln129 = xor i32 %P_load, %data_0

]]></Node>
<StgValue><ssdm name="xor_ln129"/></StgValue>
</operation>

<operation id="225" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:4  store i32 %xor_ln129, i32* %P_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="226" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="227" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader26:0  %right_0 = phi i32 [ %right, %6 ], [ 0, %.preheader26.preheader ]

]]></Node>
<StgValue><ssdm name="right_0"/></StgValue>
</operation>

<operation id="228" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader26:1  %left_0 = phi i32 [ %left, %6 ], [ 0, %.preheader26.preheader ]

]]></Node>
<StgValue><ssdm name="left_0"/></StgValue>
</operation>

<operation id="229" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader26:2  %i4_0 = phi i5 [ %i_2, %6 ], [ 0, %.preheader26.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="230" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader26:3  %icmp_ln135 = icmp ult i5 %i4_0, -14

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="231" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader26:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="232" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26:5  br i1 %icmp_ln135, label %6, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="233" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %call_ret2 = call fastcc { i32, i32 } @Encrypt_SetKey(i32 %left_0, i32 %right_0, [18 x i32]* %P, [1024 x i32]* %S) nounwind

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="234" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:0  %left_1 = alloca i32

]]></Node>
<StgValue><ssdm name="left_1"/></StgValue>
</operation>

<operation id="235" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:1  %right_1 = alloca i32

]]></Node>
<StgValue><ssdm name="right_1"/></StgValue>
</operation>

<operation id="236" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:2  store i32 %right_0, i32* %right_1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="237" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:3  store i32 %left_0, i32* %left_1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="238" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:4  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="239" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %call_ret2 = call fastcc { i32, i32 } @Encrypt_SetKey(i32 %left_0, i32 %right_0, [18 x i32]* %P, [1024 x i32]* %S) nounwind

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="240" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="64">
<![CDATA[
:1  %left = extractvalue { i32, i32 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="241" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
:2  %right = extractvalue { i32, i32 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="right"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="242" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln137 = zext i5 %i4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="243" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %P_addr_3 = getelementptr [18 x i32]* %P, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="P_addr_3"/></StgValue>
</operation>

<operation id="244" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="64">
<![CDATA[
:5  store i32 %left, i32* %P_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="245" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %or_ln138 = or i5 %i4_0, 1

]]></Node>
<StgValue><ssdm name="or_ln138"/></StgValue>
</operation>

<operation id="246" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="5">
<![CDATA[
:7  %zext_ln138 = zext i5 %or_ln138 to i64

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="247" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %P_addr_4 = getelementptr [18 x i32]* %P, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="P_addr_4"/></StgValue>
</operation>

<operation id="248" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="64">
<![CDATA[
:9  store i32 %right, i32* %P_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="249" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %i_2 = add i5 %i4_0, 2

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="250" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader26

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="251" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %i5_0 = phi i3 [ 0, %.preheader1.preheader ], [ %i_4, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="i5_0"/></StgValue>
</operation>

<operation id="252" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1  %icmp_ln142 = icmp eq i3 %i5_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="253" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="254" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %i_4 = add i3 %i5_0, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="255" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln142, label %8, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="256" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
.preheader.preheader:0  %tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i5_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="257" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader:1  %zext_ln143 = zext i11 %tmp_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="258" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="259" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln149"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="260" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0  %j6_0 = phi i9 [ 0, %.preheader.preheader ], [ %j_2, %7 ]

]]></Node>
<StgValue><ssdm name="j6_0"/></StgValue>
</operation>

<operation id="261" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.preheader:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %j6_0, i32 8)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="262" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="263" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %tmp, label %.preheader1.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="264" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %left_1_load = load i32* %left_1

]]></Node>
<StgValue><ssdm name="left_1_load"/></StgValue>
</operation>

<operation id="265" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %right_1_load = load i32* %right_1

]]></Node>
<StgValue><ssdm name="right_1_load"/></StgValue>
</operation>

<operation id="266" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:2  %call_ret = call fastcc { i32, i32 } @Encrypt_SetKey(i32 %left_1_load, i32 %right_1_load, [18 x i32]* %P, [1024 x i32]* %S) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="267" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="9">
<![CDATA[
:5  %zext_ln145 = zext i9 %j6_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="268" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %add_ln145 = add i12 %zext_ln145, %zext_ln143

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="269" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="9">
<![CDATA[
:10  %trunc_ln143 = trunc i9 %j6_0 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="270" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %j_2 = add i9 2, %j6_0

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="271" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="272" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:2  %call_ret = call fastcc { i32, i32 } @Encrypt_SetKey(i32 %left_1_load, i32 %right_1_load, [18 x i32]* %P, [1024 x i32]* %S) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="273" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
:3  %left_2 = extractvalue { i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="left_2"/></StgValue>
</operation>

<operation id="274" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
:4  %right_2 = extractvalue { i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="right_2"/></StgValue>
</operation>

<operation id="275" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:17  store i32 %right_2, i32* %right_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="276" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:18  store i32 %left_2, i32* %left_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="277" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="12">
<![CDATA[
:7  %zext_ln145_1 = zext i12 %add_ln145 to i64

]]></Node>
<StgValue><ssdm name="zext_ln145_1"/></StgValue>
</operation>

<operation id="278" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %S_addr = getelementptr [1024 x i32]* %S, i64 0, i64 %zext_ln145_1

]]></Node>
<StgValue><ssdm name="S_addr"/></StgValue>
</operation>

<operation id="279" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="64">
<![CDATA[
:9  store i32 %left_2, i32* %S_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="280" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %or_ln146 = or i8 %trunc_ln143, 1

]]></Node>
<StgValue><ssdm name="or_ln146"/></StgValue>
</operation>

<operation id="281" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:12  %tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i5_0, i8 %or_ln146)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="282" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="11">
<![CDATA[
:13  %zext_ln146 = zext i11 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="283" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %S_addr_4 = getelementptr [1024 x i32]* %S, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="S_addr_4"/></StgValue>
</operation>

<operation id="284" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="64">
<![CDATA[
:15  store i32 %right_2, i32* %S_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="285" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
