{"sha": "83f44b399712cc22564013b42bb6976ef60895c4", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODNmNDRiMzk5NzEyY2MyMjU2NDAxM2I0MmJiNjk3NmVmNjA4OTVjNA==", "commit": {"author": {"name": "Ganesh Gopalasubramanian", "email": "Ganesh.Gopalasubramanian@amd.com", "date": "2013-05-15T07:02:43Z"}, "committer": {"name": "Ganesh Gopalasubramanian", "email": "gganesh@gcc.gnu.org", "date": "2013-05-15T07:02:43Z"}, "message": "New instruction (FSGSBASE) for AMD bdver3 architecture\n\nFrom-SVN: r198916", "tree": {"sha": "78bc9ce465f3329ce20a2ba4e513653c11b8e4eb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/78bc9ce465f3329ce20a2ba4e513653c11b8e4eb"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/83f44b399712cc22564013b42bb6976ef60895c4", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/83f44b399712cc22564013b42bb6976ef60895c4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/83f44b399712cc22564013b42bb6976ef60895c4", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/83f44b399712cc22564013b42bb6976ef60895c4/comments", "author": {"login": "ganeshgit", "id": 5275884, "node_id": "MDQ6VXNlcjUyNzU4ODQ=", "avatar_url": "https://avatars.githubusercontent.com/u/5275884?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ganeshgit", "html_url": "https://github.com/ganeshgit", "followers_url": "https://api.github.com/users/ganeshgit/followers", "following_url": "https://api.github.com/users/ganeshgit/following{/other_user}", "gists_url": "https://api.github.com/users/ganeshgit/gists{/gist_id}", "starred_url": "https://api.github.com/users/ganeshgit/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ganeshgit/subscriptions", "organizations_url": "https://api.github.com/users/ganeshgit/orgs", "repos_url": "https://api.github.com/users/ganeshgit/repos", "events_url": "https://api.github.com/users/ganeshgit/events{/privacy}", "received_events_url": "https://api.github.com/users/ganeshgit/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "ddc0bcbc67ee7c22bba05ea56d8d699320440145", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ddc0bcbc67ee7c22bba05ea56d8d699320440145", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ddc0bcbc67ee7c22bba05ea56d8d699320440145"}], "stats": {"total": 7, "additions": 6, "deletions": 1}, "files": [{"sha": "ee2d403aac4c5cd4efe2daad5dac75bedba7daf7", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/83f44b399712cc22564013b42bb6976ef60895c4/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/83f44b399712cc22564013b42bb6976ef60895c4/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=83f44b399712cc22564013b42bb6976ef60895c4", "patch": "@@ -1,3 +1,8 @@\n+2013-05-15  Ganesh Gopalasubramanian  <Ganesh.Gopalasubramanian@amd.com>\n+\n+\t* config/i386/i386.c (processor_alias_table): Add instruction\n+\tFSGSBASE for AMD bdver3 architecture.\n+\n 2013-05-14  Jakub Jelinek  <jakub@redhat.com>\n \n \t* tree.c (warn_deprecated_use): Print file:line using locus color."}, {"sha": "0ca338cba125746045eb4752600b4b67d400ad3a", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/83f44b399712cc22564013b42bb6976ef60895c4/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/83f44b399712cc22564013b42bb6976ef60895c4/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=83f44b399712cc22564013b42bb6976ef60895c4", "patch": "@@ -3000,7 +3000,7 @@ ix86_option_override_internal (bool main_args_p)\n \t| PTA_SSE4_2 | PTA_AES | PTA_PCLMUL | PTA_AVX\n \t| PTA_XOP | PTA_LWP | PTA_BMI | PTA_TBM | PTA_F16C\n \t| PTA_FMA | PTA_PRFCHW | PTA_FXSR | PTA_XSAVE \n-\t| PTA_XSAVEOPT},\n+\t| PTA_XSAVEOPT | PTA_FSGSBASE},\n       {\"btver1\", PROCESSOR_BTVER1, CPU_GENERIC64,\n \tPTA_64BIT | PTA_MMX |  PTA_SSE  | PTA_SSE2 | PTA_SSE3\n \t| PTA_SSSE3 | PTA_SSE4A |PTA_ABM | PTA_CX16 | PTA_PRFCHW"}]}