
reset_states_gcc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003670  0000c000  0000c000  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stack        00001000  10000000  10000000  00020000  2**2
                  ALLOC
  2 .data         00000030  10001000  0000f670  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000009dc  10001030  0000f6a0  00011030  2**2
                  ALLOC
  4 .ARM.attributes 00000037  00000000  00000000  00011030  2**0
                  CONTENTS, READONLY
  5 .debug_info   000212db  00000000  00000000  00011067  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000395e  00000000  00000000  00032342  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 000007e0  00000000  00000000  00035ca0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_ranges 00001578  00000000  00000000  00036480  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000682d  00000000  00000000  000379f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000a7aa  00000000  00000000  0003e225  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      0000007c  00000000  00000000  000489cf  2**0
                  CONTENTS, READONLY
 12 .debug_frame  0000162c  00000000  00000000  00048a4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00007179  00000000  00000000  0004a078  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0000c000 <g_am_pfnVectors>:
    c000:	00 10 00 10 dd c3 00 00 45 c4 00 00 8d c4 00 00     ........E.......
    c010:	8d c4 00 00 8d c4 00 00 8d c4 00 00 00 00 00 00     ................
	...
    c02c:	4b c4 00 00 4b c4 00 00 00 00 00 00 4b c4 00 00     K...K.......K...
    c03c:	4b c4 00 00 4b c4 00 00 dd c1 00 00 4b c4 00 00     K...K.......K...
    c04c:	4b c4 00 00 4b c4 00 00 4b c4 00 00 4b c4 00 00     K...K...K...K...
    c05c:	4b c4 00 00 4b c4 00 00 4b c4 00 00 4b c4 00 00     K...K...K...K...
    c06c:	4b c4 00 00 4b c4 00 00 4b c4 00 00 4b c4 00 00     K...K...K...K...
    c07c:	4b c4 00 00 4b c4 00 00 4b c4 00 00 4b c4 00 00     K...K...K...K...
    c08c:	4b c4 00 00 4b c4 00 00 4b c4 00 00 4b c4 00 00     K...K...K...K...
    c09c:	4b c4 00 00 4b c4 00 00 4b c4 00 00 4b c4 00 00     K...K...K...K...
    c0ac:	4b c4 00 00 4b c4 00 00 4b c4 00 00 4b c4 00 00     K...K...K...K...
    c0bc:	4b c4 00 00 4b c4 00 00 4b c4 00 00 4b c4 00 00     K...K...K...K...
    c0cc:	4b c4 00 00                                         K...

0000c0d0 <__Patchable>:
	...

0000c100 <__aeabi_d2f>:
    c100:	ea4f 0241 	mov.w	r2, r1, lsl #1
    c104:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    c108:	bf24      	itt	cs
    c10a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    c10e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    c112:	d90d      	bls.n	c130 <__aeabi_d2f+0x30>
    c114:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    c118:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    c11c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    c120:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    c124:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    c128:	bf08      	it	eq
    c12a:	f020 0001 	biceq.w	r0, r0, #1
    c12e:	4770      	bx	lr
    c130:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    c134:	d121      	bne.n	c17a <__aeabi_d2f+0x7a>
    c136:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    c13a:	bfbc      	itt	lt
    c13c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    c140:	4770      	bxlt	lr
    c142:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c146:	ea4f 5252 	mov.w	r2, r2, lsr #21
    c14a:	f1c2 0218 	rsb	r2, r2, #24
    c14e:	f1c2 0c20 	rsb	ip, r2, #32
    c152:	fa10 f30c 	lsls.w	r3, r0, ip
    c156:	fa20 f002 	lsr.w	r0, r0, r2
    c15a:	bf18      	it	ne
    c15c:	f040 0001 	orrne.w	r0, r0, #1
    c160:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    c164:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    c168:	fa03 fc0c 	lsl.w	ip, r3, ip
    c16c:	ea40 000c 	orr.w	r0, r0, ip
    c170:	fa23 f302 	lsr.w	r3, r3, r2
    c174:	ea4f 0343 	mov.w	r3, r3, lsl #1
    c178:	e7cc      	b.n	c114 <__aeabi_d2f+0x14>
    c17a:	ea7f 5362 	mvns.w	r3, r2, asr #21
    c17e:	d107      	bne.n	c190 <__aeabi_d2f+0x90>
    c180:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    c184:	bf1e      	ittt	ne
    c186:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    c18a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    c18e:	4770      	bxne	lr
    c190:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    c194:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    c198:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    c19c:	4770      	bx	lr
    c19e:	bf00      	nop

0000c1a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
    c1a0:	b480      	push	{r7}
    c1a2:	b083      	sub	sp, #12
    c1a4:	af00      	add	r7, sp, #0
    c1a6:	4603      	mov	r3, r0
    c1a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
    c1aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
    c1ae:	2b00      	cmp	r3, #0
    c1b0:	db0b      	blt.n	c1ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    c1b2:	4909      	ldr	r1, [pc, #36]	; (c1d8 <__NVIC_EnableIRQ+0x38>)
    c1b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
    c1b8:	095b      	lsrs	r3, r3, #5
    c1ba:	79fa      	ldrb	r2, [r7, #7]
    c1bc:	f002 021f 	and.w	r2, r2, #31
    c1c0:	2001      	movs	r0, #1
    c1c2:	fa00 f202 	lsl.w	r2, r0, r2
    c1c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    c1ca:	bf00      	nop
    c1cc:	370c      	adds	r7, #12
    c1ce:	46bd      	mov	sp, r7
    c1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
    c1d4:	4770      	bx	lr
    c1d6:	bf00      	nop
    c1d8:	e000e100 	.word	0xe000e100

0000c1dc <am_watchdog_isr>:
// Interrupt handler for the watchdog.
//
//*****************************************************************************
void
am_watchdog_isr(void)
{
    c1dc:	b580      	push	{r7, lr}
    c1de:	af00      	add	r7, sp, #0
    //
    // Clear the watchdog interrupt.
    //
    am_hal_wdt_int_clear();
    c1e0:	f002 fde0 	bl	eda4 <am_hal_wdt_int_clear>

    //
    // Catch the first four watchdog interrupts, but let the fifth through
    // untouched.
    //
    if (g_ui8NumWatchdogInterrupts < 4)
    c1e4:	4b17      	ldr	r3, [pc, #92]	; (c244 <am_watchdog_isr+0x68>)
    c1e6:	781b      	ldrb	r3, [r3, #0]
    c1e8:	2b03      	cmp	r3, #3
    c1ea:	d804      	bhi.n	c1f6 <am_watchdog_isr+0x1a>
    {
        //
        // Restart the watchdog.
        //
        am_hal_wdt_restart();
    c1ec:	4b16      	ldr	r3, [pc, #88]	; (c248 <am_watchdog_isr+0x6c>)
    c1ee:	22b2      	movs	r2, #178	; 0xb2
    c1f0:	605a      	str	r2, [r3, #4]
    c1f2:	4b15      	ldr	r3, [pc, #84]	; (c248 <am_watchdog_isr+0x6c>)
    c1f4:	685b      	ldr	r3, [r3, #4]
    }

    //
    // Enable debug printf messages using ITM on SWO pin
    //
    am_bsp_debug_printf_enable();
    c1f6:	f001 f8b3 	bl	d360 <am_bsp_debug_printf_enable>

    //
    // Send a status message and give it some time to print.
    //
    am_util_stdio_printf("Interrupt!!\n");
    c1fa:	4814      	ldr	r0, [pc, #80]	; (c24c <am_watchdog_isr+0x70>)
    c1fc:	f001 f84a 	bl	d294 <am_util_stdio_printf>
    am_util_delay_ms(10);
    c200:	200a      	movs	r0, #10
    c202:	f000 f925 	bl	c450 <am_util_delay_ms>

    //
    // On the second interrupt do a different kind of reset
    //
    if (g_ui8NumWatchdogInterrupts == 2)
    c206:	4b0f      	ldr	r3, [pc, #60]	; (c244 <am_watchdog_isr+0x68>)
    c208:	781b      	ldrb	r3, [r3, #0]
    c20a:	2b02      	cmp	r3, #2
    c20c:	d112      	bne.n	c234 <am_watchdog_isr+0x58>
    {
        //
        //  If it's not a watch dog interrupt we will reset here.
        //
        if (g_eNextInterrupt != NEXT_WATCHDOG )
    c20e:	4b10      	ldr	r3, [pc, #64]	; (c250 <am_watchdog_isr+0x74>)
    c210:	781b      	ldrb	r3, [r3, #0]
    c212:	2b00      	cmp	r3, #0
    c214:	d00e      	beq.n	c234 <am_watchdog_isr+0x58>
        {
            //
            // Stop the watchdog.
            //
            am_hal_wdt_halt();
    c216:	f002 fdbd 	bl	ed94 <am_hal_wdt_halt>

            //
            // Check if we want to do a POR or POI.
            //
            if (g_eNextInterrupt == NEXT_SWPOR)
    c21a:	4b0d      	ldr	r3, [pc, #52]	; (c250 <am_watchdog_isr+0x74>)
    c21c:	781b      	ldrb	r3, [r3, #0]
    c21e:	2b01      	cmp	r3, #1
    c220:	d104      	bne.n	c22c <am_watchdog_isr+0x50>
            {
                am_hal_reset_control(AM_HAL_RESET_CONTROL_SWPOR, 0);
    c222:	2100      	movs	r1, #0
    c224:	2000      	movs	r0, #0
    c226:	f001 fe47 	bl	deb8 <am_hal_reset_control>
    c22a:	e003      	b.n	c234 <am_watchdog_isr+0x58>
            }
            else
            {
                am_hal_reset_control(AM_HAL_RESET_CONTROL_SWPOI, 0);
    c22c:	2100      	movs	r1, #0
    c22e:	2001      	movs	r0, #1
    c230:	f001 fe42 	bl	deb8 <am_hal_reset_control>
    }

    //
    // Increment the number of watchdog interrupts.
    //
    g_ui8NumWatchdogInterrupts++;
    c234:	4b03      	ldr	r3, [pc, #12]	; (c244 <am_watchdog_isr+0x68>)
    c236:	781b      	ldrb	r3, [r3, #0]
    c238:	3301      	adds	r3, #1
    c23a:	b2da      	uxtb	r2, r3
    c23c:	4b01      	ldr	r3, [pc, #4]	; (c244 <am_watchdog_isr+0x68>)
    c23e:	701a      	strb	r2, [r3, #0]
}
    c240:	bf00      	nop
    c242:	bd80      	pop	{r7, pc}
    c244:	10001030 	.word	0x10001030
    c248:	40024000 	.word	0x40024000
    c24c:	0000f1e0 	.word	0x0000f1e0
    c250:	10001031 	.word	0x10001031

0000c254 <reset_decode>:
// Function to decode and print the reset cause.
//
//*****************************************************************************
void
reset_decode(void)
{
    c254:	b580      	push	{r7, lr}
    c256:	b086      	sub	sp, #24
    c258:	af00      	add	r7, sp, #0
    am_hal_reset_status_t sStatus;

    //
    // Print out reset status register upon entry.
    //
    am_hal_reset_status_get(&sStatus);
    c25a:	1d3b      	adds	r3, r7, #4
    c25c:	4618      	mov	r0, r3
    c25e:	f001 fe4d 	bl	defc <am_hal_reset_status_get>
    ui32ResetStatus = sStatus.eStatus;
    c262:	88bb      	ldrh	r3, [r7, #4]
    c264:	617b      	str	r3, [r7, #20]
    am_util_stdio_printf("Reset Status Register = 0x%02x\n", ui32ResetStatus);
    c266:	6979      	ldr	r1, [r7, #20]
    c268:	482f      	ldr	r0, [pc, #188]	; (c328 <reset_decode+0xd4>)
    c26a:	f001 f813 	bl	d294 <am_util_stdio_printf>

    //
    // POWER CYCLE.
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_POR )
    c26e:	697b      	ldr	r3, [r7, #20]
    c270:	f003 0302 	and.w	r3, r3, #2
    c274:	2b00      	cmp	r3, #0
    c276:	d005      	beq.n	c284 <reset_decode+0x30>
    {
        am_util_stdio_printf("Power Cycled\n");
    c278:	482c      	ldr	r0, [pc, #176]	; (c32c <reset_decode+0xd8>)
    c27a:	f001 f80b 	bl	d294 <am_util_stdio_printf>
        g_eNextInterrupt = NEXT_WATCHDOG;
    c27e:	4b2c      	ldr	r3, [pc, #176]	; (c330 <reset_decode+0xdc>)
    c280:	2200      	movs	r2, #0
    c282:	701a      	strb	r2, [r3, #0]
    }

    //
    // WATCHDOG.
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_WDT )
    c284:	697b      	ldr	r3, [r7, #20]
    c286:	f003 0340 	and.w	r3, r3, #64	; 0x40
    c28a:	2b00      	cmp	r3, #0
    c28c:	d005      	beq.n	c29a <reset_decode+0x46>
    {
        am_util_stdio_printf("Watchdog Reset\n");
    c28e:	4829      	ldr	r0, [pc, #164]	; (c334 <reset_decode+0xe0>)
    c290:	f001 f800 	bl	d294 <am_util_stdio_printf>
        g_eNextInterrupt = NEXT_SWPOR;
    c294:	4b26      	ldr	r3, [pc, #152]	; (c330 <reset_decode+0xdc>)
    c296:	2201      	movs	r2, #1
    c298:	701a      	strb	r2, [r3, #0]
    }

    //
    // DEBUGGER.
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_DEBUGGER )
    c29a:	697b      	ldr	r3, [r7, #20]
    c29c:	f003 0320 	and.w	r3, r3, #32
    c2a0:	2b00      	cmp	r3, #0
    c2a2:	d005      	beq.n	c2b0 <reset_decode+0x5c>
    {
        am_util_stdio_printf("Debugger Initiated Reset\n");
    c2a4:	4824      	ldr	r0, [pc, #144]	; (c338 <reset_decode+0xe4>)
    c2a6:	f000 fff5 	bl	d294 <am_util_stdio_printf>
        g_eNextInterrupt = NEXT_WATCHDOG;
    c2aa:	4b21      	ldr	r3, [pc, #132]	; (c330 <reset_decode+0xdc>)
    c2ac:	2200      	movs	r2, #0
    c2ae:	701a      	strb	r2, [r3, #0]
    }

    //
    // SOFTWARE POI.
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_SWPOI )
    c2b0:	697b      	ldr	r3, [r7, #20]
    c2b2:	f003 0310 	and.w	r3, r3, #16
    c2b6:	2b00      	cmp	r3, #0
    c2b8:	d005      	beq.n	c2c6 <reset_decode+0x72>
    {
        am_util_stdio_printf(
    c2ba:	4820      	ldr	r0, [pc, #128]	; (c33c <reset_decode+0xe8>)
    c2bc:	f000 ffea 	bl	d294 <am_util_stdio_printf>
                   "Software POI (power on reset internal state)\n");
        g_eNextInterrupt = NEXT_WATCHDOG;
    c2c0:	4b1b      	ldr	r3, [pc, #108]	; (c330 <reset_decode+0xdc>)
    c2c2:	2200      	movs	r2, #0
    c2c4:	701a      	strb	r2, [r3, #0]
    }

    //
    // SOFTWARE POR.
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_SWPOR )
    c2c6:	697b      	ldr	r3, [r7, #20]
    c2c8:	f003 0308 	and.w	r3, r3, #8
    c2cc:	2b00      	cmp	r3, #0
    c2ce:	d005      	beq.n	c2dc <reset_decode+0x88>
    {
        am_util_stdio_printf("Software POR Initiated Reset\n");
    c2d0:	481b      	ldr	r0, [pc, #108]	; (c340 <reset_decode+0xec>)
    c2d2:	f000 ffdf 	bl	d294 <am_util_stdio_printf>
        g_eNextInterrupt = NEXT_SWPOI;
    c2d6:	4b16      	ldr	r3, [pc, #88]	; (c330 <reset_decode+0xdc>)
    c2d8:	2202      	movs	r2, #2
    c2da:	701a      	strb	r2, [r3, #0]
    }

    //
    // BROWNOUT DETECTOR.
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_BOD )
    c2dc:	697b      	ldr	r3, [r7, #20]
    c2de:	f003 0304 	and.w	r3, r3, #4
    c2e2:	2b00      	cmp	r3, #0
    c2e4:	d005      	beq.n	c2f2 <reset_decode+0x9e>
    {
        am_util_stdio_printf("Brownout Detector Initiated Reset\n");
    c2e6:	4817      	ldr	r0, [pc, #92]	; (c344 <reset_decode+0xf0>)
    c2e8:	f000 ffd4 	bl	d294 <am_util_stdio_printf>
        g_eNextInterrupt = NEXT_WATCHDOG;
    c2ec:	4b10      	ldr	r3, [pc, #64]	; (c330 <reset_decode+0xdc>)
    c2ee:	2200      	movs	r2, #0
    c2f0:	701a      	strb	r2, [r3, #0]
    }

    //
    // EXTERNAL PIN
    //
    if ( ui32ResetStatus & AM_HAL_RESET_STATUS_EXTERNAL )
    c2f2:	697b      	ldr	r3, [r7, #20]
    c2f4:	f003 0301 	and.w	r3, r3, #1
    c2f8:	2b00      	cmp	r3, #0
    c2fa:	d005      	beq.n	c308 <reset_decode+0xb4>
    {
        am_util_stdio_printf("External Reset Pin Initiated This Reset\n");
    c2fc:	4812      	ldr	r0, [pc, #72]	; (c348 <reset_decode+0xf4>)
    c2fe:	f000 ffc9 	bl	d294 <am_util_stdio_printf>
        g_eNextInterrupt = NEXT_SWPOI;
    c302:	4b0b      	ldr	r3, [pc, #44]	; (c330 <reset_decode+0xdc>)
    c304:	2202      	movs	r2, #2
    c306:	701a      	strb	r2, [r3, #0]
    }

    if ( g_eNextInterrupt == NEXT_WATCHDOG )
    c308:	4b09      	ldr	r3, [pc, #36]	; (c330 <reset_decode+0xdc>)
    c30a:	781b      	ldrb	r3, [r3, #0]
    c30c:	2b00      	cmp	r3, #0
    c30e:	d103      	bne.n	c318 <reset_decode+0xc4>
    {
        am_util_stdio_printf("  Next interrupt is WDT, so 5 interrupts should occur.\n");
    c310:	480e      	ldr	r0, [pc, #56]	; (c34c <reset_decode+0xf8>)
    c312:	f000 ffbf 	bl	d294 <am_util_stdio_printf>
    }
    else
    {
        am_util_stdio_printf("  Next interrupt is not WDT, so only 3 interrupts should occur.\n");
    }
}
    c316:	e002      	b.n	c31e <reset_decode+0xca>
        am_util_stdio_printf("  Next interrupt is not WDT, so only 3 interrupts should occur.\n");
    c318:	480d      	ldr	r0, [pc, #52]	; (c350 <reset_decode+0xfc>)
    c31a:	f000 ffbb 	bl	d294 <am_util_stdio_printf>
}
    c31e:	bf00      	nop
    c320:	3718      	adds	r7, #24
    c322:	46bd      	mov	sp, r7
    c324:	bd80      	pop	{r7, pc}
    c326:	bf00      	nop
    c328:	0000f1f0 	.word	0x0000f1f0
    c32c:	0000f210 	.word	0x0000f210
    c330:	10001031 	.word	0x10001031
    c334:	0000f220 	.word	0x0000f220
    c338:	0000f230 	.word	0x0000f230
    c33c:	0000f24c 	.word	0x0000f24c
    c340:	0000f27c 	.word	0x0000f27c
    c344:	0000f29c 	.word	0x0000f29c
    c348:	0000f2c0 	.word	0x0000f2c0
    c34c:	0000f2ec 	.word	0x0000f2ec
    c350:	0000f324 	.word	0x0000f324

0000c354 <main>:
// Main function.
//
//*****************************************************************************
int
main(void)
{
    c354:	b580      	push	{r7, lr}
    c356:	af00      	add	r7, sp, #0
    //
    // Set g_eNextInterrupt to a watchdog interrupt.
    //
    g_eNextInterrupt = NEXT_WATCHDOG;
    c358:	4b1c      	ldr	r3, [pc, #112]	; (c3cc <main+0x78>)
    c35a:	2200      	movs	r2, #0
    c35c:	701a      	strb	r2, [r3, #0]

    //
    // Set system clock frequency.
    //
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_SYSCLK_MAX, 0);
    c35e:	2100      	movs	r1, #0
    c360:	2000      	movs	r0, #0
    c362:	f001 f8f9 	bl	d558 <am_hal_clkgen_control>

    //
    // Stop the watch dog if we are coming in from a reset
    // other than a power cycle
    //
    am_hal_wdt_halt();
    c366:	f002 fd15 	bl	ed94 <am_hal_wdt_halt>

    //
    // Set the default cache configuration
    //
    am_hal_cachectrl_config(&am_hal_cachectrl_defaults);
    c36a:	4819      	ldr	r0, [pc, #100]	; (c3d0 <main+0x7c>)
    c36c:	f001 f8c0 	bl	d4f0 <am_hal_cachectrl_config>
    am_hal_cachectrl_enable();
    c370:	f001 f8e8 	bl	d544 <am_hal_cachectrl_enable>

    //
    // Configure the board for low power operation.
    //
    am_bsp_low_power_init();
    c374:	f000 ffda 	bl	d32c <am_bsp_low_power_init>
#endif

    //
    // Initialize the printf interface for ITM/SWO output.
    //
    am_bsp_itm_printf_enable();
    c378:	f001 f89a 	bl	d4b0 <am_bsp_itm_printf_enable>

    //
    // Clear the terminal screen, and print a quick message to show that we're
    // alive.
    //
    am_util_stdio_terminal_clear();
    c37c:	f000 ffa8 	bl	d2d0 <am_util_stdio_terminal_clear>
    am_util_stdio_printf("Reset State Tracking Example.\n");
    c380:	4814      	ldr	r0, [pc, #80]	; (c3d4 <main+0x80>)
    c382:	f000 ff87 	bl	d294 <am_util_stdio_printf>

    //
    // Decode and print the reset state that got us here.
    //
    reset_decode();
    c386:	f7ff ff65 	bl	c254 <reset_decode>

    //
    // Give user a little time to read the type of reset.
    //
    am_util_delay_ms(1000);
    c38a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    c38e:	f000 f85f 	bl	c450 <am_util_delay_ms>

    //
    // Clear reset status register for next time we reset.
    //
    am_hal_reset_control(AM_HAL_RESET_CONTROL_STATUSCLEAR, 0);
    c392:	2100      	movs	r1, #0
    c394:	2002      	movs	r0, #2
    c396:	f001 fd8f 	bl	deb8 <am_hal_reset_control>

    //
    // LFRC has to be turned on for this example because the watchdog only
    // runs off of the LFRC.
    //
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_LFRC_START, 0);
    c39a:	2100      	movs	r1, #0
    c39c:	2002      	movs	r0, #2
    c39e:	f001 f8db 	bl	d558 <am_hal_clkgen_control>

    //
    // Configure the watchdog.
    //
    am_hal_wdt_init(&g_sWatchdogConfig);
    c3a2:	480d      	ldr	r0, [pc, #52]	; (c3d8 <main+0x84>)
    c3a4:	f002 fcb2 	bl	ed0c <am_hal_wdt_init>

    //
    // Enable the interrupt for the watchdog in the NVIC.
    //
#if AM_CMSIS_REGS
    NVIC_EnableIRQ(WDT_IRQn);
    c3a8:	2001      	movs	r0, #1
    c3aa:	f7ff fef9 	bl	c1a0 <__NVIC_EnableIRQ>
#else // AM_CMSIS_REGS
    am_hal_interrupt_enable(AM_HAL_INTERRUPT_WATCHDOG);
#endif // AM_CMSIS_REGS
    am_hal_interrupt_master_enable();
    c3ae:	f001 fbbf 	bl	db30 <am_hal_interrupt_master_enable>

    //
    // Enable the watchdog.
    //
    am_hal_wdt_start();
    c3b2:	f002 fce5 	bl	ed80 <am_hal_wdt_start>
    while (1)
    {
        //
        // We are done printing. Disable debug printf messages on ITM.
        //
        am_bsp_debug_printf_disable();
    c3b6:	f001 f845 	bl	d444 <am_bsp_debug_printf_disable>

        //
        // Disable interrupts.
        //
        am_hal_interrupt_master_disable();
    c3ba:	f001 fbbd 	bl	db38 <am_hal_interrupt_master_disable>

        //
        // Go to sleep.
        //
//      am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
        am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_NORMAL);
    c3be:	2000      	movs	r0, #0
    c3c0:	f001 fde0 	bl	df84 <am_hal_sysctrl_sleep>
#endif

        //
        // An interrupt woke us up so now enable them and take it.
        //
        am_hal_interrupt_master_enable();
    c3c4:	f001 fbb4 	bl	db30 <am_hal_interrupt_master_enable>
        am_bsp_debug_printf_disable();
    c3c8:	e7f5      	b.n	c3b6 <main+0x62>
    c3ca:	bf00      	nop
    c3cc:	10001031 	.word	0x10001031
    c3d0:	0000f3d0 	.word	0x0000f3d0
    c3d4:	0000f368 	.word	0x0000f368
    c3d8:	10001000 	.word	0x10001000

0000c3dc <Reset_Handler>:
#endif // AM_CMSIS_REGS
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
    c3dc:	4811      	ldr	r0, [pc, #68]	; (c424 <zero_loop+0x12>)
    c3de:	4912      	ldr	r1, [pc, #72]	; (c428 <zero_loop+0x16>)
    c3e0:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
    c3e2:	f8d1 d000 	ldr.w	sp, [r1]
#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
    c3e6:	4811      	ldr	r0, [pc, #68]	; (c42c <zero_loop+0x1a>)
    c3e8:	6801      	ldr	r1, [r0, #0]
    c3ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    c3ee:	6001      	str	r1, [r0, #0]
    c3f0:	f3bf 8f4f 	dsb	sy
    c3f4:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
    c3f8:	480d      	ldr	r0, [pc, #52]	; (c430 <zero_loop+0x1e>)
    c3fa:	490e      	ldr	r1, [pc, #56]	; (c434 <zero_loop+0x22>)
    c3fc:	4a0e      	ldr	r2, [pc, #56]	; (c438 <zero_loop+0x26>)

0000c3fe <copy_loop>:
    c3fe:	f850 3b04 	ldr.w	r3, [r0], #4
    c402:	f841 3b04 	str.w	r3, [r1], #4
    c406:	4291      	cmp	r1, r2
    c408:	dbf9      	blt.n	c3fe <copy_loop>
          "        cmp     r1, r2\n"
          "        blt     copy_loop\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
    c40a:	480c      	ldr	r0, [pc, #48]	; (c43c <zero_loop+0x2a>)
    c40c:	490c      	ldr	r1, [pc, #48]	; (c440 <zero_loop+0x2e>)
    c40e:	f04f 0200 	mov.w	r2, #0

0000c412 <zero_loop>:
    c412:	4288      	cmp	r0, r1
    c414:	bfb8      	it	lt
    c416:	f840 2b04 	strlt.w	r2, [r0], #4
    c41a:	dbfa      	blt.n	c412 <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
    c41c:	f7ff ff9a 	bl	c354 <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
    c420:	be00      	bkpt	0x0000
}
    c422:	bf00      	nop
    c424:	e000ed08 	.word	0xe000ed08
    c428:	0000c000 	.word	0x0000c000
    c42c:	e000ed88 	.word	0xe000ed88
    c430:	0000f670 	.word	0x0000f670
    c434:	10001000 	.word	0x10001000
    c438:	10001030 	.word	0x10001030
    c43c:	10001030 	.word	0x10001030
    c440:	10001a0c 	.word	0x10001a0c

0000c444 <NMI_Handler>:
#if AM_CMSIS_REGS
NMI_Handler(void)
#else // AM_CMSIS_REGS
am_nmi_isr(void)
#endif // AM_CMSIS_REGS
{
    c444:	b480      	push	{r7}
    c446:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    c448:	e7fe      	b.n	c448 <NMI_Handler+0x4>

0000c44a <DebugMon_Handler>:
// for examination by a debugger.
//
//*****************************************************************************
void
am_default_isr(void)
{
    c44a:	b480      	push	{r7}
    c44c:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    c44e:	e7fe      	b.n	c44e <DebugMon_Handler+0x4>

0000c450 <am_util_delay_ms>:
//! @returns None
//
//*****************************************************************************
void
am_util_delay_ms(uint32_t ui32MilliSeconds)
{
    c450:	b580      	push	{r7, lr}
    c452:	b088      	sub	sp, #32
    c454:	af00      	add	r7, sp, #0
    c456:	6078      	str	r0, [r7, #4]
    uint32_t ui32Loops, ui32HFRC;

#if AM_APOLLO3_CLKGEN
    am_hal_clkgen_status_t sClkgenStatus;
    am_hal_clkgen_status_get(&sClkgenStatus);
    c458:	f107 030c 	add.w	r3, r7, #12
    c45c:	4618      	mov	r0, r3
    c45e:	f001 f8d7 	bl	d610 <am_hal_clkgen_status_get>
    ui32HFRC = sClkgenStatus.ui32SysclkFreq;
    c462:	68fb      	ldr	r3, [r7, #12]
    c464:	61fb      	str	r3, [r7, #28]
#else
    ui32HFRC = am_hal_clkgen_sysclk_get();
#endif
    ui32Loops = ui32MilliSeconds * (ui32HFRC / 3000);
    c466:	69fb      	ldr	r3, [r7, #28]
    c468:	4a07      	ldr	r2, [pc, #28]	; (c488 <am_util_delay_ms+0x38>)
    c46a:	fba2 2303 	umull	r2, r3, r2, r3
    c46e:	099b      	lsrs	r3, r3, #6
    c470:	687a      	ldr	r2, [r7, #4]
    c472:	fb02 f303 	mul.w	r3, r2, r3
    c476:	61bb      	str	r3, [r7, #24]

    //
    // Call the BOOTROM cycle delay function
    //
    am_hal_flash_delay(ui32Loops);
    c478:	69b8      	ldr	r0, [r7, #24]
    c47a:	f001 f8e7 	bl	d64c <am_hal_flash_delay>
}
    c47e:	bf00      	nop
    c480:	3720      	adds	r7, #32
    c482:	46bd      	mov	sp, r7
    c484:	bd80      	pop	{r7, pc}
    c486:	bf00      	nop
    c488:	057619f1 	.word	0x057619f1

0000c48c <HardFault_Handler>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
HardFault_Handler(void)
{
    __asm("    push    {r7,lr}");
    c48c:	b580      	push	{r7, lr}
    __asm("    mov     r0, sp");
    c48e:	4668      	mov	r0, sp
    __asm("    adds    r0, #(2*4)");
    c490:	3008      	adds	r0, #8
    __asm("    bl      am_util_faultisr_collect_data");
    c492:	f000 f809 	bl	c4a8 <am_util_faultisr_collect_data>
    __asm("    pop     {r0,pc}");
    c496:	bd01      	pop	{r0, pc}
}
    c498:	bf00      	nop
    c49a:	4618      	mov	r0, r3

0000c49c <getStackedReg>:

uint32_t __attribute__((naked))
getStackedReg(uint32_t regnum, uint32_t u32SP)
{
    __asm("    lsls    r0, r0, #2");
    c49c:	0080      	lsls	r0, r0, #2
    __asm("    adds    r0, r1");
    c49e:	1840      	adds	r0, r0, r1
    __asm("    ldr     r0, [r0]");
    c4a0:	6800      	ldr	r0, [r0, #0]
    __asm("    bx      lr");
    c4a2:	4770      	bx	lr
}
    c4a4:	bf00      	nop
    c4a6:	4618      	mov	r0, r3

0000c4a8 <am_util_faultisr_collect_data>:
// HardFault_Handler() was called.
//
//*****************************************************************************
void
am_util_faultisr_collect_data(uint32_t u32IsrSP)
{
    c4a8:	b580      	push	{r7, lr}
    c4aa:	b096      	sub	sp, #88	; 0x58
    c4ac:	af00      	add	r7, sp, #0
    c4ae:	6078      	str	r0, [r7, #4]
    volatile am_fault_t sFaultData;
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
    c4b0:	f107 030c 	add.w	r3, r7, #12
    c4b4:	2200      	movs	r2, #0
    c4b6:	601a      	str	r2, [r3, #0]
    c4b8:	605a      	str	r2, [r3, #4]
    c4ba:	609a      	str	r2, [r3, #8]
    c4bc:	60da      	str	r2, [r3, #12]
    c4be:	611a      	str	r2, [r3, #16]
    c4c0:	615a      	str	r2, [r3, #20]

    uint32_t u32Mask = 0;
    c4c2:	2300      	movs	r3, #0
    c4c4:	657b      	str	r3, [r7, #84]	; 0x54
    // u32Mask is used for 2 things: 1) in the print loop, 2) as a spot to set
    // a breakpoint at the end of the routine.  If the printing is not used,
    // we'll get a compiler warning; so to avoid that warning, we'll use it
    // in a dummy assignment here.
    //
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
    c4c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    c4c8:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
    c4ca:	4b2e      	ldr	r3, [pc, #184]	; (c584 <am_util_faultisr_collect_data+0xdc>)
    c4cc:	681b      	ldr	r3, [r3, #0]
    c4ce:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u8MMSR  = (sFaultData.u32CFSR >> 0)  & 0xff;
    c4d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c4d2:	b2db      	uxtb	r3, r3
    c4d4:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    sFaultData.u8BFSR  = (sFaultData.u32CFSR >> 8)  & 0xff;
    c4d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c4da:	0a1b      	lsrs	r3, r3, #8
    c4dc:	b2db      	uxtb	r3, r3
    c4de:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
    sFaultData.u16UFSR = (sFaultData.u32CFSR >> 16) & 0xffff;
    c4e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c4e4:	0c1b      	lsrs	r3, r3, #16
    c4e6:	b29b      	uxth	r3, r3
    c4e8:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

    //
    // The address of the location that caused the fault.  e.g. if accessing an
    // invalid data location caused the fault, that address will appear here.
    //
    sFaultData.u32BFAR = AM_REGVAL(AM_REG_SYSCTRL_BFAR_O);
    c4ec:	4b26      	ldr	r3, [pc, #152]	; (c588 <am_util_faultisr_collect_data+0xe0>)
    c4ee:	681b      	ldr	r3, [r3, #0]
    c4f0:	64bb      	str	r3, [r7, #72]	; 0x48

    //
    // The address of the instruction that caused the fault is the stacked PC
    // if BFSR bit1 is set.
    //
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
    c4f2:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
    c4f6:	b2db      	uxtb	r3, r3
    c4f8:	f003 0302 	and.w	r3, r3, #2
    c4fc:	2b00      	cmp	r3, #0
    c4fe:	d005      	beq.n	c50c <am_util_faultisr_collect_data+0x64>
    c500:	6879      	ldr	r1, [r7, #4]
    c502:	2006      	movs	r0, #6
    c504:	f7ff ffca 	bl	c49c <getStackedReg>
    c508:	4603      	mov	r3, r0
    c50a:	e001      	b.n	c510 <am_util_faultisr_collect_data+0x68>
    c50c:	f04f 33ff 	mov.w	r3, #4294967295
    c510:	647b      	str	r3, [r7, #68]	; 0x44

    //
    // Get the stacked registers.
    // Note - the address of the instruction that caused the fault is u32PC.
    //
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
    c512:	6879      	ldr	r1, [r7, #4]
    c514:	2000      	movs	r0, #0
    c516:	f7ff ffc1 	bl	c49c <getStackedReg>
    c51a:	4603      	mov	r3, r0
    c51c:	627b      	str	r3, [r7, #36]	; 0x24
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
    c51e:	6879      	ldr	r1, [r7, #4]
    c520:	2001      	movs	r0, #1
    c522:	f7ff ffbb 	bl	c49c <getStackedReg>
    c526:	4603      	mov	r3, r0
    c528:	62bb      	str	r3, [r7, #40]	; 0x28
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
    c52a:	6879      	ldr	r1, [r7, #4]
    c52c:	2002      	movs	r0, #2
    c52e:	f7ff ffb5 	bl	c49c <getStackedReg>
    c532:	4603      	mov	r3, r0
    c534:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
    c536:	6879      	ldr	r1, [r7, #4]
    c538:	2003      	movs	r0, #3
    c53a:	f7ff ffaf 	bl	c49c <getStackedReg>
    c53e:	4603      	mov	r3, r0
    c540:	633b      	str	r3, [r7, #48]	; 0x30
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
    c542:	6879      	ldr	r1, [r7, #4]
    c544:	2004      	movs	r0, #4
    c546:	f7ff ffa9 	bl	c49c <getStackedReg>
    c54a:	4603      	mov	r3, r0
    c54c:	637b      	str	r3, [r7, #52]	; 0x34
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
    c54e:	6879      	ldr	r1, [r7, #4]
    c550:	2005      	movs	r0, #5
    c552:	f7ff ffa3 	bl	c49c <getStackedReg>
    c556:	4603      	mov	r3, r0
    c558:	63bb      	str	r3, [r7, #56]	; 0x38
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
    c55a:	6879      	ldr	r1, [r7, #4]
    c55c:	2006      	movs	r0, #6
    c55e:	f7ff ff9d 	bl	c49c <getStackedReg>
    c562:	4603      	mov	r3, r0
    c564:	63fb      	str	r3, [r7, #60]	; 0x3c
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
    c566:	6879      	ldr	r1, [r7, #4]
    c568:	2007      	movs	r0, #7
    c56a:	f7ff ff97 	bl	c49c <getStackedReg>
    c56e:	4603      	mov	r3, r0
    c570:	643b      	str	r3, [r7, #64]	; 0x40

    //
    // Use the HAL MCUCTRL functions to read the fault data.
    //
#ifdef AM_APOLLO3_MCUCTRL
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_FAULT_STATUS, &sHalFaultData);
    c572:	f107 030c 	add.w	r3, r7, #12
    c576:	4619      	mov	r1, r3
    c578:	2002      	movs	r0, #2
    c57a:	f001 fb71 	bl	dc60 <am_hal_mcuctrl_info_get>
    }


#endif

    u32Mask = 0;
    c57e:	2300      	movs	r3, #0
    c580:	657b      	str	r3, [r7, #84]	; 0x54
    //
    // Spin in an infinite loop.
    // We need to spin here inside the function so that we have access to
    // local data, i.e. sFaultData.
    //
    while(1)
    c582:	e7fe      	b.n	c582 <am_util_faultisr_collect_data+0xda>
    c584:	e000ed28 	.word	0xe000ed28
    c588:	e000ed38 	.word	0xe000ed38

0000c58c <am_util_stdio_printf_init>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_printf_init(am_util_stdio_print_char_t pfnCharPrint)
{
    c58c:	b480      	push	{r7}
    c58e:	b083      	sub	sp, #12
    c590:	af00      	add	r7, sp, #0
    c592:	6078      	str	r0, [r7, #4]
    g_pfnCharPrint = pfnCharPrint;
    c594:	4a04      	ldr	r2, [pc, #16]	; (c5a8 <am_util_stdio_printf_init+0x1c>)
    c596:	687b      	ldr	r3, [r7, #4]
    c598:	6013      	str	r3, [r2, #0]
}
    c59a:	bf00      	nop
    c59c:	370c      	adds	r7, #12
    c59e:	46bd      	mov	sp, r7
    c5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
    c5a4:	4770      	bx	lr
    c5a6:	bf00      	nop
    c5a8:	10001940 	.word	0x10001940

0000c5ac <divu64_10>:
//  Note: Adapted from Ch10 of Hackers Delight (hackersdelight.org).
//
//*****************************************************************************
static uint64_t
divu64_10(uint64_t ui64Val)
{
    c5ac:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    c5b0:	b096      	sub	sp, #88	; 0x58
    c5b2:	af00      	add	r7, sp, #0
    c5b4:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
    uint32_t q32, r32, ui32Val;

    //
    // If a 32-bit value, use the more optimal 32-bit routine.
    //
    if ( ui64Val >> 32 )
    c5b8:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c5bc:	0025      	movs	r5, r4
    c5be:	2600      	movs	r6, #0
    c5c0:	ea55 0306 	orrs.w	r3, r5, r6
    c5c4:	f000 80a0 	beq.w	c708 <divu64_10+0x15c>
    {
        q64 = (ui64Val>>1) + (ui64Val>>2);
    c5c8:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c5cc:	0862      	lsrs	r2, r4, #1
    c5ce:	ea4f 0133 	mov.w	r1, r3, rrx
    c5d2:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c5d6:	ea4f 0893 	mov.w	r8, r3, lsr #2
    c5da:	ea48 7884 	orr.w	r8, r8, r4, lsl #30
    c5de:	ea4f 0994 	mov.w	r9, r4, lsr #2
    c5e2:	eb11 0308 	adds.w	r3, r1, r8
    c5e6:	eb42 0409 	adc.w	r4, r2, r9
    c5ea:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 4);
    c5ee:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c5f2:	ea4f 1a13 	mov.w	sl, r3, lsr #4
    c5f6:	ea4a 7a04 	orr.w	sl, sl, r4, lsl #28
    c5fa:	ea4f 1b14 	mov.w	fp, r4, lsr #4
    c5fe:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c602:	eb13 030a 	adds.w	r3, r3, sl
    c606:	eb44 040b 	adc.w	r4, r4, fp
    c60a:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 8);
    c60e:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c612:	0a1a      	lsrs	r2, r3, #8
    c614:	62ba      	str	r2, [r7, #40]	; 0x28
    c616:	6aba      	ldr	r2, [r7, #40]	; 0x28
    c618:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
    c61c:	62ba      	str	r2, [r7, #40]	; 0x28
    c61e:	0a23      	lsrs	r3, r4, #8
    c620:	62fb      	str	r3, [r7, #44]	; 0x2c
    c622:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c626:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
    c62a:	18c9      	adds	r1, r1, r3
    c62c:	eb42 0204 	adc.w	r2, r2, r4
    c630:	460b      	mov	r3, r1
    c632:	4614      	mov	r4, r2
    c634:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 16);
    c638:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c63c:	0c1a      	lsrs	r2, r3, #16
    c63e:	623a      	str	r2, [r7, #32]
    c640:	6a3a      	ldr	r2, [r7, #32]
    c642:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
    c646:	623a      	str	r2, [r7, #32]
    c648:	0c23      	lsrs	r3, r4, #16
    c64a:	627b      	str	r3, [r7, #36]	; 0x24
    c64c:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c650:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
    c654:	18c9      	adds	r1, r1, r3
    c656:	eb42 0204 	adc.w	r2, r2, r4
    c65a:	460b      	mov	r3, r1
    c65c:	4614      	mov	r4, r2
    c65e:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 32);
    c662:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c666:	0023      	movs	r3, r4
    c668:	603b      	str	r3, [r7, #0]
    c66a:	2300      	movs	r3, #0
    c66c:	607b      	str	r3, [r7, #4]
    c66e:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c672:	e897 0006 	ldmia.w	r7, {r1, r2}
    c676:	18c9      	adds	r1, r1, r3
    c678:	eb42 0204 	adc.w	r2, r2, r4
    c67c:	460b      	mov	r3, r1
    c67e:	4614      	mov	r4, r2
    c680:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 >>= 3;
    c684:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c688:	08da      	lsrs	r2, r3, #3
    c68a:	613a      	str	r2, [r7, #16]
    c68c:	693a      	ldr	r2, [r7, #16]
    c68e:	ea42 7244 	orr.w	r2, r2, r4, lsl #29
    c692:	613a      	str	r2, [r7, #16]
    c694:	08e3      	lsrs	r3, r4, #3
    c696:	617b      	str	r3, [r7, #20]
    c698:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
    c69c:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        r64 = ui64Val - q64*10;
    c6a0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
    c6a4:	460b      	mov	r3, r1
    c6a6:	4614      	mov	r4, r2
    c6a8:	00a0      	lsls	r0, r4, #2
    c6aa:	60f8      	str	r0, [r7, #12]
    c6ac:	68f8      	ldr	r0, [r7, #12]
    c6ae:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
    c6b2:	60f8      	str	r0, [r7, #12]
    c6b4:	009b      	lsls	r3, r3, #2
    c6b6:	60bb      	str	r3, [r7, #8]
    c6b8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    c6bc:	185b      	adds	r3, r3, r1
    c6be:	eb44 0402 	adc.w	r4, r4, r2
    c6c2:	18db      	adds	r3, r3, r3
    c6c4:	eb44 0404 	adc.w	r4, r4, r4
    c6c8:	4619      	mov	r1, r3
    c6ca:	4622      	mov	r2, r4
    c6cc:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c6d0:	1a5b      	subs	r3, r3, r1
    c6d2:	eb64 0402 	sbc.w	r4, r4, r2
    c6d6:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
        return q64 + ((r64 + 6) >> 4);
    c6da:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
    c6de:	3306      	adds	r3, #6
    c6e0:	f144 0400 	adc.w	r4, r4, #0
    c6e4:	091a      	lsrs	r2, r3, #4
    c6e6:	61ba      	str	r2, [r7, #24]
    c6e8:	69ba      	ldr	r2, [r7, #24]
    c6ea:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
    c6ee:	61ba      	str	r2, [r7, #24]
    c6f0:	0923      	lsrs	r3, r4, #4
    c6f2:	61fb      	str	r3, [r7, #28]
    c6f4:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c6f8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
    c6fc:	18c9      	adds	r1, r1, r3
    c6fe:	eb42 0204 	adc.w	r2, r2, r4
    c702:	460b      	mov	r3, r1
    c704:	4614      	mov	r4, r2
    c706:	e029      	b.n	c75c <divu64_10+0x1b0>
    }
    else
    {
        ui32Val = (uint32_t)(ui64Val & 0xffffffff);
    c708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    c70a:	647b      	str	r3, [r7, #68]	; 0x44
        q32 = (ui32Val>>1) + (ui32Val>>2);
    c70c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c70e:	085a      	lsrs	r2, r3, #1
    c710:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c712:	089b      	lsrs	r3, r3, #2
    c714:	4413      	add	r3, r2
    c716:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 4);
    c718:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c71a:	091b      	lsrs	r3, r3, #4
    c71c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c71e:	4413      	add	r3, r2
    c720:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 8);
    c722:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c724:	0a1b      	lsrs	r3, r3, #8
    c726:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c728:	4413      	add	r3, r2
    c72a:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 16);
    c72c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c72e:	0c1b      	lsrs	r3, r3, #16
    c730:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c732:	4413      	add	r3, r2
    c734:	643b      	str	r3, [r7, #64]	; 0x40
        q32 >>= 3;
    c736:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c738:	08db      	lsrs	r3, r3, #3
    c73a:	643b      	str	r3, [r7, #64]	; 0x40
        r32 = ui32Val - q32*10;
    c73c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c73e:	4613      	mov	r3, r2
    c740:	009b      	lsls	r3, r3, #2
    c742:	4413      	add	r3, r2
    c744:	005b      	lsls	r3, r3, #1
    c746:	461a      	mov	r2, r3
    c748:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c74a:	1a9b      	subs	r3, r3, r2
    c74c:	63fb      	str	r3, [r7, #60]	; 0x3c
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    c74e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    c750:	3306      	adds	r3, #6
    c752:	091a      	lsrs	r2, r3, #4
    c754:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c756:	4413      	add	r3, r2
    c758:	f04f 0400 	mov.w	r4, #0
    }
}
    c75c:	4618      	mov	r0, r3
    c75e:	4621      	mov	r1, r4
    c760:	3758      	adds	r7, #88	; 0x58
    c762:	46bd      	mov	sp, r7
    c764:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    c768:	4770      	bx	lr

0000c76a <ndigits_in_u64>:
// example: 10000 return 5, 123 returns 3.
//
//*****************************************************************************
static int
ndigits_in_u64(uint64_t ui64Val)
{
    c76a:	b590      	push	{r4, r7, lr}
    c76c:	b085      	sub	sp, #20
    c76e:	af00      	add	r7, sp, #0
    c770:	e9c7 0100 	strd	r0, r1, [r7]
    int iNDigits = ui64Val ? 0 : 1;
    c774:	683a      	ldr	r2, [r7, #0]
    c776:	687b      	ldr	r3, [r7, #4]
    c778:	4313      	orrs	r3, r2
    c77a:	2b00      	cmp	r3, #0
    c77c:	bf0c      	ite	eq
    c77e:	2301      	moveq	r3, #1
    c780:	2300      	movne	r3, #0
    c782:	b2db      	uxtb	r3, r3
    c784:	60fb      	str	r3, [r7, #12]

    while ( ui64Val )
    c786:	e008      	b.n	c79a <ndigits_in_u64+0x30>
    {
        //
        // ui32Val /= 10;
        //
        ui64Val = divu64_10(ui64Val);
    c788:	e9d7 0100 	ldrd	r0, r1, [r7]
    c78c:	f7ff ff0e 	bl	c5ac <divu64_10>
    c790:	e9c7 0100 	strd	r0, r1, [r7]
        ++iNDigits;
    c794:	68fb      	ldr	r3, [r7, #12]
    c796:	3301      	adds	r3, #1
    c798:	60fb      	str	r3, [r7, #12]
    while ( ui64Val )
    c79a:	e897 0018 	ldmia.w	r7, {r3, r4}
    c79e:	4323      	orrs	r3, r4
    c7a0:	d1f2      	bne.n	c788 <ndigits_in_u64+0x1e>
    }

    return iNDigits;
    c7a2:	68fb      	ldr	r3, [r7, #12]
}
    c7a4:	4618      	mov	r0, r3
    c7a6:	3714      	adds	r7, #20
    c7a8:	46bd      	mov	sp, r7
    c7aa:	bd90      	pop	{r4, r7, pc}

0000c7ac <ndigits_in_i64>:
// example: -3 returns 1, 3 returns 1, 15 returns 2, -15 returns 2, ...
//
//*****************************************************************************
static int
ndigits_in_i64(int64_t i64Val)
{
    c7ac:	b590      	push	{r4, r7, lr}
    c7ae:	b083      	sub	sp, #12
    c7b0:	af00      	add	r7, sp, #0
    c7b2:	e9c7 0100 	strd	r0, r1, [r7]
    if ( i64Val < 0 )
    c7b6:	e897 0018 	ldmia.w	r7, {r3, r4}
    c7ba:	2b00      	cmp	r3, #0
    c7bc:	f174 0300 	sbcs.w	r3, r4, #0
    c7c0:	da06      	bge.n	c7d0 <ndigits_in_i64+0x24>
    {
        //
        // Get absolute value
        //
        i64Val = -i64Val;
    c7c2:	e897 0018 	ldmia.w	r7, {r3, r4}
    c7c6:	425b      	negs	r3, r3
    c7c8:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    c7cc:	e887 0018 	stmia.w	r7, {r3, r4}
    }

    return ndigits_in_u64((uint64_t) i64Val);
    c7d0:	e897 0018 	ldmia.w	r7, {r3, r4}
    c7d4:	4618      	mov	r0, r3
    c7d6:	4621      	mov	r1, r4
    c7d8:	f7ff ffc7 	bl	c76a <ndigits_in_u64>
    c7dc:	4603      	mov	r3, r0
}
    c7de:	4618      	mov	r0, r3
    c7e0:	370c      	adds	r7, #12
    c7e2:	46bd      	mov	sp, r7
    c7e4:	bd90      	pop	{r4, r7, pc}

0000c7e6 <ndigits_in_hex>:
// Return the number of hex digits in an uint64_t.
//
//*****************************************************************************
static int
ndigits_in_hex(uint64_t ui64Val)
{
    c7e6:	b490      	push	{r4, r7}
    c7e8:	b084      	sub	sp, #16
    c7ea:	af00      	add	r7, sp, #0
    c7ec:	e9c7 0100 	strd	r0, r1, [r7]
    int iDigits = ui64Val ? 0 : 1;
    c7f0:	6839      	ldr	r1, [r7, #0]
    c7f2:	687a      	ldr	r2, [r7, #4]
    c7f4:	430a      	orrs	r2, r1
    c7f6:	2a00      	cmp	r2, #0
    c7f8:	bf0c      	ite	eq
    c7fa:	2201      	moveq	r2, #1
    c7fc:	2200      	movne	r2, #0
    c7fe:	b2d2      	uxtb	r2, r2
    c800:	60fa      	str	r2, [r7, #12]

    while ( ui64Val )
    c802:	e00a      	b.n	c81a <ndigits_in_hex+0x34>
    {
        ui64Val >>= 4;
    c804:	e897 0006 	ldmia.w	r7, {r1, r2}
    c808:	090b      	lsrs	r3, r1, #4
    c80a:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
    c80e:	0914      	lsrs	r4, r2, #4
    c810:	e887 0018 	stmia.w	r7, {r3, r4}
        ++iDigits;
    c814:	68fa      	ldr	r2, [r7, #12]
    c816:	3201      	adds	r2, #1
    c818:	60fa      	str	r2, [r7, #12]
    while ( ui64Val )
    c81a:	e897 0006 	ldmia.w	r7, {r1, r2}
    c81e:	430a      	orrs	r2, r1
    c820:	d1f0      	bne.n	c804 <ndigits_in_hex+0x1e>
    }

    return iDigits;
    c822:	68fb      	ldr	r3, [r7, #12]
}
    c824:	4618      	mov	r0, r3
    c826:	3710      	adds	r7, #16
    c828:	46bd      	mov	sp, r7
    c82a:	bc90      	pop	{r4, r7}
    c82c:	4770      	bx	lr

0000c82e <decstr_to_int>:
// pui32CharCnt.
//
//*****************************************************************************
static uint32_t
decstr_to_int(const char *pcStr, uint32_t *pui32CharCnt)
{
    c82e:	b480      	push	{r7}
    c830:	b087      	sub	sp, #28
    c832:	af00      	add	r7, sp, #0
    c834:	6078      	str	r0, [r7, #4]
    c836:	6039      	str	r1, [r7, #0]
    bool bNeg = false;
    c838:	2300      	movs	r3, #0
    c83a:	75fb      	strb	r3, [r7, #23]
    uint32_t ui32Val = 0, uCnt = 0;
    c83c:	2300      	movs	r3, #0
    c83e:	613b      	str	r3, [r7, #16]
    c840:	2300      	movs	r3, #0
    c842:	60fb      	str	r3, [r7, #12]

    if ( *pcStr == '-')
    c844:	687b      	ldr	r3, [r7, #4]
    c846:	781b      	ldrb	r3, [r3, #0]
    c848:	2b2d      	cmp	r3, #45	; 0x2d
    c84a:	d11b      	bne.n	c884 <decstr_to_int+0x56>
    {
        bNeg = true;
    c84c:	2301      	movs	r3, #1
    c84e:	75fb      	strb	r3, [r7, #23]
        pcStr++;
    c850:	687b      	ldr	r3, [r7, #4]
    c852:	3301      	adds	r3, #1
    c854:	607b      	str	r3, [r7, #4]
        uCnt++;
    c856:	68fb      	ldr	r3, [r7, #12]
    c858:	3301      	adds	r3, #1
    c85a:	60fb      	str	r3, [r7, #12]
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c85c:	e012      	b.n	c884 <decstr_to_int+0x56>
    {
        ++uCnt;
    c85e:	68fb      	ldr	r3, [r7, #12]
    c860:	3301      	adds	r3, #1
    c862:	60fb      	str	r3, [r7, #12]

        //
        // Multiply accumulated value by 10.
        //
        ui32Val *= 10;
    c864:	693a      	ldr	r2, [r7, #16]
    c866:	4613      	mov	r3, r2
    c868:	009b      	lsls	r3, r3, #2
    c86a:	4413      	add	r3, r2
    c86c:	005b      	lsls	r3, r3, #1
    c86e:	613b      	str	r3, [r7, #16]

        //
        // Add in the new low digit.
        //
        ui32Val += (*pcStr - '0');
    c870:	687b      	ldr	r3, [r7, #4]
    c872:	781b      	ldrb	r3, [r3, #0]
    c874:	461a      	mov	r2, r3
    c876:	693b      	ldr	r3, [r7, #16]
    c878:	4413      	add	r3, r2
    c87a:	3b30      	subs	r3, #48	; 0x30
    c87c:	613b      	str	r3, [r7, #16]
        pcStr++;
    c87e:	687b      	ldr	r3, [r7, #4]
    c880:	3301      	adds	r3, #1
    c882:	607b      	str	r3, [r7, #4]
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c884:	687b      	ldr	r3, [r7, #4]
    c886:	781b      	ldrb	r3, [r3, #0]
    c888:	2b2f      	cmp	r3, #47	; 0x2f
    c88a:	d903      	bls.n	c894 <decstr_to_int+0x66>
    c88c:	687b      	ldr	r3, [r7, #4]
    c88e:	781b      	ldrb	r3, [r3, #0]
    c890:	2b39      	cmp	r3, #57	; 0x39
    c892:	d9e4      	bls.n	c85e <decstr_to_int+0x30>
    }

    if ( pui32CharCnt )
    c894:	683b      	ldr	r3, [r7, #0]
    c896:	2b00      	cmp	r3, #0
    c898:	d002      	beq.n	c8a0 <decstr_to_int+0x72>
    {
        *pui32CharCnt = uCnt;
    c89a:	683b      	ldr	r3, [r7, #0]
    c89c:	68fa      	ldr	r2, [r7, #12]
    c89e:	601a      	str	r2, [r3, #0]
    }

    return bNeg ? -ui32Val : ui32Val;
    c8a0:	7dfb      	ldrb	r3, [r7, #23]
    c8a2:	2b00      	cmp	r3, #0
    c8a4:	d002      	beq.n	c8ac <decstr_to_int+0x7e>
    c8a6:	693b      	ldr	r3, [r7, #16]
    c8a8:	425b      	negs	r3, r3
    c8aa:	e000      	b.n	c8ae <decstr_to_int+0x80>
    c8ac:	693b      	ldr	r3, [r7, #16]
}
    c8ae:	4618      	mov	r0, r3
    c8b0:	371c      	adds	r7, #28
    c8b2:	46bd      	mov	sp, r7
    c8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
    c8b8:	4770      	bx	lr

0000c8ba <uint64_to_str>:
// written).
//
//*****************************************************************************
static int
uint64_to_str(uint64_t ui64Val, char *pcBuf)
{
    c8ba:	b590      	push	{r4, r7, lr}
    c8bc:	b091      	sub	sp, #68	; 0x44
    c8be:	af00      	add	r7, sp, #0
    c8c0:	e9c7 0102 	strd	r0, r1, [r7, #8]
    c8c4:	607a      	str	r2, [r7, #4]
    char tbuf[25];
    int ix = 0, iNumDig = 0;
    c8c6:	2300      	movs	r3, #0
    c8c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    c8ca:	2300      	movs	r3, #0
    c8cc:	63bb      	str	r3, [r7, #56]	; 0x38
    do
    {
        //
        // Divide by 10
        //
        u64Tmp = divu64_10(ui64Val);
    c8ce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    c8d2:	f7ff fe6b 	bl	c5ac <divu64_10>
    c8d6:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30

        //
        // Get modulus
        //
        uMod = ui64Val - (u64Tmp * 10);
    c8da:	68b9      	ldr	r1, [r7, #8]
    c8dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    c8de:	4613      	mov	r3, r2
    c8e0:	009b      	lsls	r3, r3, #2
    c8e2:	4413      	add	r3, r2
    c8e4:	005b      	lsls	r3, r3, #1
    c8e6:	1acb      	subs	r3, r1, r3
    c8e8:	62fb      	str	r3, [r7, #44]	; 0x2c

        tbuf[ix++] = uMod + '0';
    c8ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    c8ec:	1c5a      	adds	r2, r3, #1
    c8ee:	63fa      	str	r2, [r7, #60]	; 0x3c
    c8f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    c8f2:	b2d2      	uxtb	r2, r2
    c8f4:	3230      	adds	r2, #48	; 0x30
    c8f6:	b2d2      	uxtb	r2, r2
    c8f8:	f107 0140 	add.w	r1, r7, #64	; 0x40
    c8fc:	440b      	add	r3, r1
    c8fe:	f803 2c30 	strb.w	r2, [r3, #-48]
        ui64Val = u64Tmp;
    c902:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c906:	e9c7 3402 	strd	r3, r4, [r7, #8]
    } while ( ui64Val );
    c90a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    c90e:	4323      	orrs	r3, r4
    c910:	d1dd      	bne.n	c8ce <uint64_to_str+0x14>

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    c912:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    c914:	63bb      	str	r3, [r7, #56]	; 0x38

    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
    c916:	687b      	ldr	r3, [r7, #4]
    c918:	2b00      	cmp	r3, #0
    c91a:	d011      	beq.n	c940 <uint64_to_str+0x86>
    {
        while ( ix-- )
    c91c:	e008      	b.n	c930 <uint64_to_str+0x76>
        {
            *pcBuf++ = tbuf[ix];
    c91e:	687b      	ldr	r3, [r7, #4]
    c920:	1c5a      	adds	r2, r3, #1
    c922:	607a      	str	r2, [r7, #4]
    c924:	f107 0110 	add.w	r1, r7, #16
    c928:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    c92a:	440a      	add	r2, r1
    c92c:	7812      	ldrb	r2, [r2, #0]
    c92e:	701a      	strb	r2, [r3, #0]
        while ( ix-- )
    c930:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    c932:	1e5a      	subs	r2, r3, #1
    c934:	63fa      	str	r2, [r7, #60]	; 0x3c
    c936:	2b00      	cmp	r3, #0
    c938:	d1f1      	bne.n	c91e <uint64_to_str+0x64>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0x00;
    c93a:	687b      	ldr	r3, [r7, #4]
    c93c:	2200      	movs	r2, #0
    c93e:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    c940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
    c942:	4618      	mov	r0, r3
    c944:	3744      	adds	r7, #68	; 0x44
    c946:	46bd      	mov	sp, r7
    c948:	bd90      	pop	{r4, r7, pc}

0000c94a <uint64_to_hexstr>:
// written).
//
//*****************************************************************************
static int
uint64_to_hexstr(uint64_t ui64Val, char *pcBuf, bool bLower)
{
    c94a:	b4b0      	push	{r4, r5, r7}
    c94c:	b08d      	sub	sp, #52	; 0x34
    c94e:	af00      	add	r7, sp, #0
    c950:	e9c7 0102 	strd	r0, r1, [r7, #8]
    c954:	607a      	str	r2, [r7, #4]
    c956:	70fb      	strb	r3, [r7, #3]
    int iNumDig, ix = 0;
    c958:	2300      	movs	r3, #0
    c95a:	62fb      	str	r3, [r7, #44]	; 0x2c
    char cCh, tbuf[20];

    if ( ui64Val == 0 )
    c95c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    c960:	4313      	orrs	r3, r2
    c962:	d131      	bne.n	c9c8 <uint64_to_hexstr+0x7e>
    {
        tbuf[ix++] = '0';   // Print a '0'
    c964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    c966:	1c5a      	adds	r2, r3, #1
    c968:	62fa      	str	r2, [r7, #44]	; 0x2c
    c96a:	f107 0230 	add.w	r2, r7, #48	; 0x30
    c96e:	4413      	add	r3, r2
    c970:	2230      	movs	r2, #48	; 0x30
    c972:	f803 2c20 	strb.w	r2, [r3, #-32]
    }

    while ( ui64Val )
    c976:	e027      	b.n	c9c8 <uint64_to_hexstr+0x7e>
    {
        cCh = ui64Val & 0xf;
    c978:	7a3b      	ldrb	r3, [r7, #8]
    c97a:	f003 030f 	and.w	r3, r3, #15
    c97e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        //
        // Alpha character
        //
        if ( cCh > 9 )
    c982:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    c986:	2b09      	cmp	r3, #9
    c988:	d90a      	bls.n	c9a0 <uint64_to_hexstr+0x56>
        {
            cCh += bLower ? 0x27 : 0x7;
    c98a:	78fb      	ldrb	r3, [r7, #3]
    c98c:	2b00      	cmp	r3, #0
    c98e:	d001      	beq.n	c994 <uint64_to_hexstr+0x4a>
    c990:	2227      	movs	r2, #39	; 0x27
    c992:	e000      	b.n	c996 <uint64_to_hexstr+0x4c>
    c994:	2207      	movs	r2, #7
    c996:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    c99a:	4413      	add	r3, r2
    c99c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }

        tbuf[ix++] = cCh + '0';
    c9a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    c9a2:	1c5a      	adds	r2, r3, #1
    c9a4:	62fa      	str	r2, [r7, #44]	; 0x2c
    c9a6:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
    c9aa:	3230      	adds	r2, #48	; 0x30
    c9ac:	b2d2      	uxtb	r2, r2
    c9ae:	f107 0130 	add.w	r1, r7, #48	; 0x30
    c9b2:	440b      	add	r3, r1
    c9b4:	f803 2c20 	strb.w	r2, [r3, #-32]
        ui64Val >>= 4;
    c9b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    c9bc:	0914      	lsrs	r4, r2, #4
    c9be:	ea44 7403 	orr.w	r4, r4, r3, lsl #28
    c9c2:	091d      	lsrs	r5, r3, #4
    c9c4:	e9c7 4502 	strd	r4, r5, [r7, #8]
    while ( ui64Val )
    c9c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    c9cc:	4313      	orrs	r3, r2
    c9ce:	d1d3      	bne.n	c978 <uint64_to_hexstr+0x2e>
    }

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    c9d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    c9d2:	627b      	str	r3, [r7, #36]	; 0x24

    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
    c9d4:	687b      	ldr	r3, [r7, #4]
    c9d6:	2b00      	cmp	r3, #0
    c9d8:	d011      	beq.n	c9fe <uint64_to_hexstr+0xb4>
    {
        while (ix--)
    c9da:	e008      	b.n	c9ee <uint64_to_hexstr+0xa4>
        {
            *pcBuf++ = tbuf[ix];
    c9dc:	687b      	ldr	r3, [r7, #4]
    c9de:	1c5a      	adds	r2, r3, #1
    c9e0:	607a      	str	r2, [r7, #4]
    c9e2:	f107 0110 	add.w	r1, r7, #16
    c9e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    c9e8:	440a      	add	r2, r1
    c9ea:	7812      	ldrb	r2, [r2, #0]
    c9ec:	701a      	strb	r2, [r3, #0]
        while (ix--)
    c9ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    c9f0:	1e5a      	subs	r2, r3, #1
    c9f2:	62fa      	str	r2, [r7, #44]	; 0x2c
    c9f4:	2b00      	cmp	r3, #0
    c9f6:	d1f1      	bne.n	c9dc <uint64_to_hexstr+0x92>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0;
    c9f8:	687b      	ldr	r3, [r7, #4]
    c9fa:	2200      	movs	r2, #0
    c9fc:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    c9fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    ca00:	4618      	mov	r0, r3
    ca02:	3734      	adds	r7, #52	; 0x34
    ca04:	46bd      	mov	sp, r7
    ca06:	bcb0      	pop	{r4, r5, r7}
    ca08:	4770      	bx	lr

0000ca0a <simple_strlen>:
// Return length of the given string.
//
//*****************************************************************************
static uint32_t
simple_strlen(char *pcBuf)
{
    ca0a:	b480      	push	{r7}
    ca0c:	b085      	sub	sp, #20
    ca0e:	af00      	add	r7, sp, #0
    ca10:	6078      	str	r0, [r7, #4]
    uint32_t ui32RetVal = 0;
    ca12:	2300      	movs	r3, #0
    ca14:	60fb      	str	r3, [r7, #12]
    if ( !pcBuf )
    ca16:	687b      	ldr	r3, [r7, #4]
    ca18:	2b00      	cmp	r3, #0
    ca1a:	d104      	bne.n	ca26 <simple_strlen+0x1c>
    {
        return ui32RetVal;
    ca1c:	68fb      	ldr	r3, [r7, #12]
    ca1e:	e009      	b.n	ca34 <simple_strlen+0x2a>
    }

    while ( *pcBuf++ )
    {
        ui32RetVal++;
    ca20:	68fb      	ldr	r3, [r7, #12]
    ca22:	3301      	adds	r3, #1
    ca24:	60fb      	str	r3, [r7, #12]
    while ( *pcBuf++ )
    ca26:	687b      	ldr	r3, [r7, #4]
    ca28:	1c5a      	adds	r2, r3, #1
    ca2a:	607a      	str	r2, [r7, #4]
    ca2c:	781b      	ldrb	r3, [r3, #0]
    ca2e:	2b00      	cmp	r3, #0
    ca30:	d1f6      	bne.n	ca20 <simple_strlen+0x16>
    }
    return ui32RetVal;
    ca32:	68fb      	ldr	r3, [r7, #12]
}
    ca34:	4618      	mov	r0, r3
    ca36:	3714      	adds	r7, #20
    ca38:	46bd      	mov	sp, r7
    ca3a:	f85d 7b04 	ldr.w	r7, [sp], #4
    ca3e:	4770      	bx	lr

0000ca40 <padbuffer>:
// Pad a string buffer with pad characters.
//
//*****************************************************************************
static int32_t
padbuffer(char *pcBuf, uint8_t cPadChar, int32_t i32NumChars)
{
    ca40:	b480      	push	{r7}
    ca42:	b087      	sub	sp, #28
    ca44:	af00      	add	r7, sp, #0
    ca46:	60f8      	str	r0, [r7, #12]
    ca48:	460b      	mov	r3, r1
    ca4a:	607a      	str	r2, [r7, #4]
    ca4c:	72fb      	strb	r3, [r7, #11]
    int32_t i32Cnt = 0;
    ca4e:	2300      	movs	r3, #0
    ca50:	617b      	str	r3, [r7, #20]

    if ( i32NumChars <= 0 )
    ca52:	687b      	ldr	r3, [r7, #4]
    ca54:	2b00      	cmp	r3, #0
    ca56:	dc0c      	bgt.n	ca72 <padbuffer+0x32>
    {
        return i32Cnt;
    ca58:	697b      	ldr	r3, [r7, #20]
    ca5a:	e010      	b.n	ca7e <padbuffer+0x3e>
    }

    while ( i32NumChars-- )
    {
        if ( pcBuf )
    ca5c:	68fb      	ldr	r3, [r7, #12]
    ca5e:	2b00      	cmp	r3, #0
    ca60:	d004      	beq.n	ca6c <padbuffer+0x2c>
        {
            *pcBuf++ = cPadChar;
    ca62:	68fb      	ldr	r3, [r7, #12]
    ca64:	1c5a      	adds	r2, r3, #1
    ca66:	60fa      	str	r2, [r7, #12]
    ca68:	7afa      	ldrb	r2, [r7, #11]
    ca6a:	701a      	strb	r2, [r3, #0]
        }
        i32Cnt++;
    ca6c:	697b      	ldr	r3, [r7, #20]
    ca6e:	3301      	adds	r3, #1
    ca70:	617b      	str	r3, [r7, #20]
    while ( i32NumChars-- )
    ca72:	687b      	ldr	r3, [r7, #4]
    ca74:	1e5a      	subs	r2, r3, #1
    ca76:	607a      	str	r2, [r7, #4]
    ca78:	2b00      	cmp	r3, #0
    ca7a:	d1ef      	bne.n	ca5c <padbuffer+0x1c>
    }

    return i32Cnt;
    ca7c:	697b      	ldr	r3, [r7, #20]
}
    ca7e:	4618      	mov	r0, r3
    ca80:	371c      	adds	r7, #28
    ca82:	46bd      	mov	sp, r7
    ca84:	f85d 7b04 	ldr.w	r7, [sp], #4
    ca88:	4770      	bx	lr
	...

0000ca8c <ftoa>:
    int32_t I32;
    float F;
} i32fl_t;

static int ftoa(float fValue, char *pcBuf, int iPrecision)
{
    ca8c:	b590      	push	{r4, r7, lr}
    ca8e:	b08f      	sub	sp, #60	; 0x3c
    ca90:	af00      	add	r7, sp, #0
    ca92:	60f8      	str	r0, [r7, #12]
    ca94:	60b9      	str	r1, [r7, #8]
    ca96:	607a      	str	r2, [r7, #4]
    i32fl_t unFloatValue;
    int iExp2, iBufSize;
    int32_t i32Significand, i32IntPart, i32FracPart;
    char *pcBufInitial, *pcBuftmp;

    iBufSize = *(uint32_t*)pcBuf;
    ca98:	68bb      	ldr	r3, [r7, #8]
    ca9a:	681b      	ldr	r3, [r3, #0]
    ca9c:	627b      	str	r3, [r7, #36]	; 0x24
    if (iBufSize < 4)
    ca9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    caa0:	2b03      	cmp	r3, #3
    caa2:	dc02      	bgt.n	caaa <ftoa+0x1e>
    {
        return AM_FTOA_ERR_BUFSIZE;
    caa4:	f06f 0302 	mvn.w	r3, #2
    caa8:	e0e7      	b.n	cc7a <ftoa+0x1ee>
    }

    if (fValue == 0.0f)
    caaa:	edd7 7a03 	vldr	s15, [r7, #12]
    caae:	eef5 7a40 	vcmp.f32	s15, #0.0
    cab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    cab6:	d104      	bne.n	cac2 <ftoa+0x36>
    {
        // "0.0"
        *(uint32_t*)pcBuf = 0x00 << 24 | ('0' << 16) | ('.' << 8) | ('0' << 0);
    cab8:	68bb      	ldr	r3, [r7, #8]
    caba:	4a72      	ldr	r2, [pc, #456]	; (cc84 <ftoa+0x1f8>)
    cabc:	601a      	str	r2, [r3, #0]
        return 3;
    cabe:	2303      	movs	r3, #3
    cac0:	e0db      	b.n	cc7a <ftoa+0x1ee>
    }

    pcBufInitial = pcBuf;
    cac2:	68bb      	ldr	r3, [r7, #8]
    cac4:	623b      	str	r3, [r7, #32]

    unFloatValue.F = fValue;
    cac6:	68fb      	ldr	r3, [r7, #12]
    cac8:	613b      	str	r3, [r7, #16]

    iExp2 = ((unFloatValue.I32 >> 23) & 0x000000FF) - 127;
    caca:	693b      	ldr	r3, [r7, #16]
    cacc:	15db      	asrs	r3, r3, #23
    cace:	b2db      	uxtb	r3, r3
    cad0:	3b7f      	subs	r3, #127	; 0x7f
    cad2:	61fb      	str	r3, [r7, #28]
    i32Significand = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
    cad4:	693b      	ldr	r3, [r7, #16]
    cad6:	f3c3 0316 	ubfx	r3, r3, #0, #23
    cada:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    cade:	61bb      	str	r3, [r7, #24]
    i32FracPart = 0;
    cae0:	2300      	movs	r3, #0
    cae2:	633b      	str	r3, [r7, #48]	; 0x30
    i32IntPart = 0;
    cae4:	2300      	movs	r3, #0
    cae6:	637b      	str	r3, [r7, #52]	; 0x34

    if (iExp2 >= 31)
    cae8:	69fb      	ldr	r3, [r7, #28]
    caea:	2b1e      	cmp	r3, #30
    caec:	dd02      	ble.n	caf4 <ftoa+0x68>
    {
        return AM_FTOA_ERR_VAL_TOO_LARGE;
    caee:	f06f 0301 	mvn.w	r3, #1
    caf2:	e0c2      	b.n	cc7a <ftoa+0x1ee>
    }
    else if (iExp2 < -23)
    caf4:	69fb      	ldr	r3, [r7, #28]
    caf6:	f113 0f17 	cmn.w	r3, #23
    cafa:	da02      	bge.n	cb02 <ftoa+0x76>
    {
        return AM_FTOA_ERR_VAL_TOO_SMALL;
    cafc:	f04f 33ff 	mov.w	r3, #4294967295
    cb00:	e0bb      	b.n	cc7a <ftoa+0x1ee>
    }
    else if (iExp2 >= 23)
    cb02:	69fb      	ldr	r3, [r7, #28]
    cb04:	2b16      	cmp	r3, #22
    cb06:	dd06      	ble.n	cb16 <ftoa+0x8a>
    {
        i32IntPart = i32Significand << (iExp2 - 23);
    cb08:	69fb      	ldr	r3, [r7, #28]
    cb0a:	3b17      	subs	r3, #23
    cb0c:	69ba      	ldr	r2, [r7, #24]
    cb0e:	fa02 f303 	lsl.w	r3, r2, r3
    cb12:	637b      	str	r3, [r7, #52]	; 0x34
    cb14:	e01a      	b.n	cb4c <ftoa+0xc0>
    }
    else if (iExp2 >= 0)
    cb16:	69fb      	ldr	r3, [r7, #28]
    cb18:	2b00      	cmp	r3, #0
    cb1a:	db0f      	blt.n	cb3c <ftoa+0xb0>
    {
        i32IntPart = i32Significand >> (23 - iExp2);
    cb1c:	69fb      	ldr	r3, [r7, #28]
    cb1e:	f1c3 0317 	rsb	r3, r3, #23
    cb22:	69ba      	ldr	r2, [r7, #24]
    cb24:	fa42 f303 	asr.w	r3, r2, r3
    cb28:	637b      	str	r3, [r7, #52]	; 0x34
        i32FracPart = (i32Significand << (iExp2 + 1)) & 0x00FFFFFF;
    cb2a:	69fb      	ldr	r3, [r7, #28]
    cb2c:	3301      	adds	r3, #1
    cb2e:	69ba      	ldr	r2, [r7, #24]
    cb30:	fa02 f303 	lsl.w	r3, r2, r3
    cb34:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cb38:	633b      	str	r3, [r7, #48]	; 0x30
    cb3a:	e007      	b.n	cb4c <ftoa+0xc0>
    }
    else // if (iExp2 < 0)
    {
        i32FracPart = (i32Significand & 0x00FFFFFF) >> -(iExp2 + 1);
    cb3c:	69bb      	ldr	r3, [r7, #24]
    cb3e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
    cb42:	69fb      	ldr	r3, [r7, #28]
    cb44:	43db      	mvns	r3, r3
    cb46:	fa42 f303 	asr.w	r3, r2, r3
    cb4a:	633b      	str	r3, [r7, #48]	; 0x30
    }

    if (unFloatValue.I32 < 0)
    cb4c:	693b      	ldr	r3, [r7, #16]
    cb4e:	2b00      	cmp	r3, #0
    cb50:	da04      	bge.n	cb5c <ftoa+0xd0>
    {
        *pcBuf++ = '-';
    cb52:	68bb      	ldr	r3, [r7, #8]
    cb54:	1c5a      	adds	r2, r3, #1
    cb56:	60ba      	str	r2, [r7, #8]
    cb58:	222d      	movs	r2, #45	; 0x2d
    cb5a:	701a      	strb	r2, [r3, #0]
    }

    if (i32IntPart == 0)
    cb5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cb5e:	2b00      	cmp	r3, #0
    cb60:	d105      	bne.n	cb6e <ftoa+0xe2>
    {
        *pcBuf++ = '0';
    cb62:	68bb      	ldr	r3, [r7, #8]
    cb64:	1c5a      	adds	r2, r3, #1
    cb66:	60ba      	str	r2, [r7, #8]
    cb68:	2230      	movs	r2, #48	; 0x30
    cb6a:	701a      	strb	r2, [r3, #0]
    cb6c:	e021      	b.n	cbb2 <ftoa+0x126>
    }
    else
    {
        if (i32IntPart > 0)
    cb6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cb70:	2b00      	cmp	r3, #0
    cb72:	dd08      	ble.n	cb86 <ftoa+0xfa>
        {
            uint64_to_str(i32IntPart, pcBuf);
    cb74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cb76:	ea4f 74e3 	mov.w	r4, r3, asr #31
    cb7a:	68ba      	ldr	r2, [r7, #8]
    cb7c:	4618      	mov	r0, r3
    cb7e:	4621      	mov	r1, r4
    cb80:	f7ff fe9b 	bl	c8ba <uint64_to_str>
    cb84:	e011      	b.n	cbaa <ftoa+0x11e>
        }
        else
        {
            *pcBuf++ = '-';
    cb86:	68bb      	ldr	r3, [r7, #8]
    cb88:	1c5a      	adds	r2, r3, #1
    cb8a:	60ba      	str	r2, [r7, #8]
    cb8c:	222d      	movs	r2, #45	; 0x2d
    cb8e:	701a      	strb	r2, [r3, #0]
            uint64_to_str(-i32IntPart, pcBuf);
    cb90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cb92:	425b      	negs	r3, r3
    cb94:	ea4f 74e3 	mov.w	r4, r3, asr #31
    cb98:	68ba      	ldr	r2, [r7, #8]
    cb9a:	4618      	mov	r0, r3
    cb9c:	4621      	mov	r1, r4
    cb9e:	f7ff fe8c 	bl	c8ba <uint64_to_str>
        }
        while (*pcBuf)    // Get to end of new string
    cba2:	e002      	b.n	cbaa <ftoa+0x11e>
        {
            pcBuf++;
    cba4:	68bb      	ldr	r3, [r7, #8]
    cba6:	3301      	adds	r3, #1
    cba8:	60bb      	str	r3, [r7, #8]
        while (*pcBuf)    // Get to end of new string
    cbaa:	68bb      	ldr	r3, [r7, #8]
    cbac:	781b      	ldrb	r3, [r3, #0]
    cbae:	2b00      	cmp	r3, #0
    cbb0:	d1f8      	bne.n	cba4 <ftoa+0x118>
    }

    //
    // Now, begin the fractional part
    //
    *pcBuf++ = '.';
    cbb2:	68bb      	ldr	r3, [r7, #8]
    cbb4:	1c5a      	adds	r2, r3, #1
    cbb6:	60ba      	str	r2, [r7, #8]
    cbb8:	222e      	movs	r2, #46	; 0x2e
    cbba:	701a      	strb	r2, [r3, #0]

    if (i32FracPart == 0)
    cbbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    cbbe:	2b00      	cmp	r3, #0
    cbc0:	d105      	bne.n	cbce <ftoa+0x142>
    {
        *pcBuf++ = '0';
    cbc2:	68bb      	ldr	r3, [r7, #8]
    cbc4:	1c5a      	adds	r2, r3, #1
    cbc6:	60ba      	str	r2, [r7, #8]
    cbc8:	2230      	movs	r2, #48	; 0x30
    cbca:	701a      	strb	r2, [r3, #0]
    cbcc:	e04f      	b.n	cc6e <ftoa+0x1e2>
    }
    else
    {
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
    cbce:	68ba      	ldr	r2, [r7, #8]
    cbd0:	6a3b      	ldr	r3, [r7, #32]
    cbd2:	1ad3      	subs	r3, r2, r3
    cbd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    cbd6:	1ad3      	subs	r3, r2, r3
    cbd8:	3b01      	subs	r3, #1
    cbda:	617b      	str	r3, [r7, #20]
        iMax = (iMax > iPrecision) ? iPrecision : iMax;
    cbdc:	697a      	ldr	r2, [r7, #20]
    cbde:	687b      	ldr	r3, [r7, #4]
    cbe0:	4293      	cmp	r3, r2
    cbe2:	bfa8      	it	ge
    cbe4:	4613      	movge	r3, r2
    cbe6:	617b      	str	r3, [r7, #20]

        for (jx = 0; jx < iMax; jx++)
    cbe8:	2300      	movs	r3, #0
    cbea:	62bb      	str	r3, [r7, #40]	; 0x28
    cbec:	e015      	b.n	cc1a <ftoa+0x18e>
        {
            i32FracPart *= 10;
    cbee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cbf0:	4613      	mov	r3, r2
    cbf2:	009b      	lsls	r3, r3, #2
    cbf4:	4413      	add	r3, r2
    cbf6:	005b      	lsls	r3, r3, #1
    cbf8:	633b      	str	r3, [r7, #48]	; 0x30
            *pcBuf++ = (i32FracPart >> 24) + '0';
    cbfa:	68bb      	ldr	r3, [r7, #8]
    cbfc:	1c5a      	adds	r2, r3, #1
    cbfe:	60ba      	str	r2, [r7, #8]
    cc00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cc02:	1612      	asrs	r2, r2, #24
    cc04:	b2d2      	uxtb	r2, r2
    cc06:	3230      	adds	r2, #48	; 0x30
    cc08:	b2d2      	uxtb	r2, r2
    cc0a:	701a      	strb	r2, [r3, #0]
            i32FracPart &= 0x00FFFFFF;
    cc0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    cc0e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cc12:	633b      	str	r3, [r7, #48]	; 0x30
        for (jx = 0; jx < iMax; jx++)
    cc14:	6abb      	ldr	r3, [r7, #40]	; 0x28
    cc16:	3301      	adds	r3, #1
    cc18:	62bb      	str	r3, [r7, #40]	; 0x28
    cc1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
    cc1c:	697b      	ldr	r3, [r7, #20]
    cc1e:	429a      	cmp	r2, r3
    cc20:	dbe5      	blt.n	cbee <ftoa+0x162>
        // 1.996        4                   1.9960
        //
        // To determine whether to round up, we'll look at what the next
        // decimal value would have been.
        //
        if ( ((i32FracPart * 10) >> 24) >= 5 )
    cc22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cc24:	4613      	mov	r3, r2
    cc26:	009b      	lsls	r3, r3, #2
    cc28:	4413      	add	r3, r2
    cc2a:	005b      	lsls	r3, r3, #1
    cc2c:	161b      	asrs	r3, r3, #24
    cc2e:	2b04      	cmp	r3, #4
    cc30:	dd1d      	ble.n	cc6e <ftoa+0x1e2>
        {
            //
            // Yes, we need to round up.
            // Go back through the string and make adjustments as necessary.
            //
            pcBuftmp = pcBuf - 1;
    cc32:	68bb      	ldr	r3, [r7, #8]
    cc34:	3b01      	subs	r3, #1
    cc36:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    cc38:	e015      	b.n	cc66 <ftoa+0x1da>
            {
                if ( *pcBuftmp == '.' )
    cc3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cc3c:	781b      	ldrb	r3, [r3, #0]
    cc3e:	2b2e      	cmp	r3, #46	; 0x2e
    cc40:	d00e      	beq.n	cc60 <ftoa+0x1d4>
                {
                }
                else if ( *pcBuftmp == '9' )
    cc42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cc44:	781b      	ldrb	r3, [r3, #0]
    cc46:	2b39      	cmp	r3, #57	; 0x39
    cc48:	d103      	bne.n	cc52 <ftoa+0x1c6>
                {
                    *pcBuftmp = '0';
    cc4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cc4c:	2230      	movs	r2, #48	; 0x30
    cc4e:	701a      	strb	r2, [r3, #0]
    cc50:	e006      	b.n	cc60 <ftoa+0x1d4>
                }
                else
                {
                    *pcBuftmp += 1;
    cc52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cc54:	781b      	ldrb	r3, [r3, #0]
    cc56:	3301      	adds	r3, #1
    cc58:	b2da      	uxtb	r2, r3
    cc5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cc5c:	701a      	strb	r2, [r3, #0]
                    break;
    cc5e:	e006      	b.n	cc6e <ftoa+0x1e2>
                }
                pcBuftmp--;
    cc60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cc62:	3b01      	subs	r3, #1
    cc64:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    cc66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    cc68:	6a3b      	ldr	r3, [r7, #32]
    cc6a:	429a      	cmp	r2, r3
    cc6c:	d2e5      	bcs.n	cc3a <ftoa+0x1ae>
    }

    //
    // Terminate the string and we're done
    //
    *pcBuf = 0x00;
    cc6e:	68bb      	ldr	r3, [r7, #8]
    cc70:	2200      	movs	r2, #0
    cc72:	701a      	strb	r2, [r3, #0]

    return (pcBuf - pcBufInitial);
    cc74:	68ba      	ldr	r2, [r7, #8]
    cc76:	6a3b      	ldr	r3, [r7, #32]
    cc78:	1ad3      	subs	r3, r2, r3
} // ftoa()
    cc7a:	4618      	mov	r0, r3
    cc7c:	373c      	adds	r7, #60	; 0x3c
    cc7e:	46bd      	mov	sp, r7
    cc80:	bd90      	pop	{r4, r7, pc}
    cc82:	bf00      	nop
    cc84:	00302e30 	.word	0x00302e30

0000cc88 <am_util_stdio_vsprintf>:
//! @return uint32_t representing the number of characters printed.
//
//******************************************************************************
uint32_t
am_util_stdio_vsprintf(char *pcBuf, const char *pcFmt, va_list pArgs)
{
    cc88:	b590      	push	{r4, r7, lr}
    cc8a:	b095      	sub	sp, #84	; 0x54
    cc8c:	af00      	add	r7, sp, #0
    cc8e:	60f8      	str	r0, [r7, #12]
    cc90:	60b9      	str	r1, [r7, #8]
    cc92:	607a      	str	r2, [r7, #4]
    char *pcStr;
    uint64_t ui64Val;
    int64_t i64Val;
    uint32_t ui32NumChars, ui32CharCnt = 0;
    cc94:	2300      	movs	r3, #0
    cc96:	63fb      	str	r3, [r7, #60]	; 0x3c
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;
    cc98:	2300      	movs	r3, #0
    cc9a:	627b      	str	r3, [r7, #36]	; 0x24

    while ( *pcFmt != 0x0 )
    cc9c:	e2e3      	b.n	d266 <am_util_stdio_vsprintf+0x5de>
    {
        iPrecision = 6;             // printf() default precision for %f is 6
    cc9e:	2306      	movs	r3, #6
    cca0:	633b      	str	r3, [r7, #48]	; 0x30

        if ( *pcFmt != '%' )
    cca2:	68bb      	ldr	r3, [r7, #8]
    cca4:	781b      	ldrb	r3, [r3, #0]
    cca6:	2b25      	cmp	r3, #37	; 0x25
    cca8:	d01f      	beq.n	ccea <am_util_stdio_vsprintf+0x62>
        {
            //
            // Accumulate the string portion of the format specification.
            //
            if ( pcBuf )
    ccaa:	68fb      	ldr	r3, [r7, #12]
    ccac:	2b00      	cmp	r3, #0
    ccae:	d015      	beq.n	ccdc <am_util_stdio_vsprintf+0x54>
            {
                // If '\n', convert to '\r\n'
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
    ccb0:	68bb      	ldr	r3, [r7, #8]
    ccb2:	781b      	ldrb	r3, [r3, #0]
    ccb4:	2b0a      	cmp	r3, #10
    ccb6:	d10b      	bne.n	ccd0 <am_util_stdio_vsprintf+0x48>
    ccb8:	4bb1      	ldr	r3, [pc, #708]	; (cf80 <am_util_stdio_vsprintf+0x2f8>)
    ccba:	781b      	ldrb	r3, [r3, #0]
    ccbc:	2b00      	cmp	r3, #0
    ccbe:	d007      	beq.n	ccd0 <am_util_stdio_vsprintf+0x48>
                {
                    *pcBuf++ = '\r';
    ccc0:	68fb      	ldr	r3, [r7, #12]
    ccc2:	1c5a      	adds	r2, r3, #1
    ccc4:	60fa      	str	r2, [r7, #12]
    ccc6:	220d      	movs	r2, #13
    ccc8:	701a      	strb	r2, [r3, #0]
                    ++ui32CharCnt;
    ccca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cccc:	3301      	adds	r3, #1
    ccce:	63fb      	str	r3, [r7, #60]	; 0x3c
                }
                *pcBuf++ = *pcFmt;
    ccd0:	68fb      	ldr	r3, [r7, #12]
    ccd2:	1c5a      	adds	r2, r3, #1
    ccd4:	60fa      	str	r2, [r7, #12]
    ccd6:	68ba      	ldr	r2, [r7, #8]
    ccd8:	7812      	ldrb	r2, [r2, #0]
    ccda:	701a      	strb	r2, [r3, #0]
            }

            ++pcFmt;
    ccdc:	68bb      	ldr	r3, [r7, #8]
    ccde:	3301      	adds	r3, #1
    cce0:	60bb      	str	r3, [r7, #8]
            ++ui32CharCnt;
    cce2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cce4:	3301      	adds	r3, #1
    cce6:	63fb      	str	r3, [r7, #60]	; 0x3c
            continue;
    cce8:	e2bd      	b.n	d266 <am_util_stdio_vsprintf+0x5de>
        }

        //
        // Handle the specifier.
        //
        ++pcFmt;
    ccea:	68bb      	ldr	r3, [r7, #8]
    ccec:	3301      	adds	r3, #1
    ccee:	60bb      	str	r3, [r7, #8]
        bLower = bLongLong = false;
    ccf0:	2300      	movs	r3, #0
    ccf2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    ccf6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    ccfa:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        //
        // Default to space as ui8PadChar
        //
        ui8PadChar = ' ';
    ccfe:	2320      	movs	r3, #32
    cd00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        if ( *pcFmt == '0' )
    cd04:	68bb      	ldr	r3, [r7, #8]
    cd06:	781b      	ldrb	r3, [r3, #0]
    cd08:	2b30      	cmp	r3, #48	; 0x30
    cd0a:	d105      	bne.n	cd18 <am_util_stdio_vsprintf+0x90>
        {
            ui8PadChar = '0';
    cd0c:	2330      	movs	r3, #48	; 0x30
    cd0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            ++pcFmt;
    cd12:	68bb      	ldr	r3, [r7, #8]
    cd14:	3301      	adds	r3, #1
    cd16:	60bb      	str	r3, [r7, #8]
        }

        //
        // Width specifier
        //
        iWidth = decstr_to_int(pcFmt, &ui32NumChars);
    cd18:	f107 0310 	add.w	r3, r7, #16
    cd1c:	4619      	mov	r1, r3
    cd1e:	68b8      	ldr	r0, [r7, #8]
    cd20:	f7ff fd85 	bl	c82e <decstr_to_int>
    cd24:	4603      	mov	r3, r0
    cd26:	63bb      	str	r3, [r7, #56]	; 0x38
        pcFmt += ui32NumChars;
    cd28:	693b      	ldr	r3, [r7, #16]
    cd2a:	68ba      	ldr	r2, [r7, #8]
    cd2c:	4413      	add	r3, r2
    cd2e:	60bb      	str	r3, [r7, #8]

        //
        // For now, only support a negative width specifier for %s
        //
        if ( ( *pcFmt != 's' )  &&  ( iWidth < 0 ) )
    cd30:	68bb      	ldr	r3, [r7, #8]
    cd32:	781b      	ldrb	r3, [r3, #0]
    cd34:	2b73      	cmp	r3, #115	; 0x73
    cd36:	d005      	beq.n	cd44 <am_util_stdio_vsprintf+0xbc>
    cd38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cd3a:	2b00      	cmp	r3, #0
    cd3c:	da02      	bge.n	cd44 <am_util_stdio_vsprintf+0xbc>
        {
            iWidth = -iWidth;
    cd3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cd40:	425b      	negs	r3, r3
    cd42:	63bb      	str	r3, [r7, #56]	; 0x38
        }

        //
        // Check for precision specifier
        //
        if (*pcFmt == '.')
    cd44:	68bb      	ldr	r3, [r7, #8]
    cd46:	781b      	ldrb	r3, [r3, #0]
    cd48:	2b2e      	cmp	r3, #46	; 0x2e
    cd4a:	d10e      	bne.n	cd6a <am_util_stdio_vsprintf+0xe2>
        {
            ++pcFmt;
    cd4c:	68bb      	ldr	r3, [r7, #8]
    cd4e:	3301      	adds	r3, #1
    cd50:	60bb      	str	r3, [r7, #8]
            iPrecision = decstr_to_int(pcFmt, &ui32NumChars);
    cd52:	f107 0310 	add.w	r3, r7, #16
    cd56:	4619      	mov	r1, r3
    cd58:	68b8      	ldr	r0, [r7, #8]
    cd5a:	f7ff fd68 	bl	c82e <decstr_to_int>
    cd5e:	4603      	mov	r3, r0
    cd60:	633b      	str	r3, [r7, #48]	; 0x30
            pcFmt += ui32NumChars;
    cd62:	693b      	ldr	r3, [r7, #16]
    cd64:	68ba      	ldr	r2, [r7, #8]
    cd66:	4413      	add	r3, r2
    cd68:	60bb      	str	r3, [r7, #8]
        // 'll', which must be a modifier for either 'd', 'i', 'u', 'x', or 'X'
        // (or even 'o', which is not currently supported). Other sub-specifiers
        // like 'hh','h', etc. are not currently handled.
        // Note - 'l' is used in Coremark, a primary reason it's supported here.
        //
        if ( *pcFmt == 'l' )
    cd6a:	68bb      	ldr	r3, [r7, #8]
    cd6c:	781b      	ldrb	r3, [r3, #0]
    cd6e:	2b6c      	cmp	r3, #108	; 0x6c
    cd70:	d10c      	bne.n	cd8c <am_util_stdio_vsprintf+0x104>
        {
            pcFmt++;
    cd72:	68bb      	ldr	r3, [r7, #8]
    cd74:	3301      	adds	r3, #1
    cd76:	60bb      	str	r3, [r7, #8]
            if ( *pcFmt == 'l' )    // "ll" (long long)
    cd78:	68bb      	ldr	r3, [r7, #8]
    cd7a:	781b      	ldrb	r3, [r3, #0]
    cd7c:	2b6c      	cmp	r3, #108	; 0x6c
    cd7e:	d105      	bne.n	cd8c <am_util_stdio_vsprintf+0x104>
            {
                pcFmt++;
    cd80:	68bb      	ldr	r3, [r7, #8]
    cd82:	3301      	adds	r3, #1
    cd84:	60bb      	str	r3, [r7, #8]
                bLongLong = true;
    cd86:	2301      	movs	r3, #1
    cd88:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            }
        }

        switch ( *pcFmt )
    cd8c:	68bb      	ldr	r3, [r7, #8]
    cd8e:	781b      	ldrb	r3, [r3, #0]
    cd90:	3b46      	subs	r3, #70	; 0x46
    cd92:	2b32      	cmp	r3, #50	; 0x32
    cd94:	f200 8254 	bhi.w	d240 <am_util_stdio_vsprintf+0x5b8>
    cd98:	a201      	add	r2, pc, #4	; (adr r2, cda0 <am_util_stdio_vsprintf+0x118>)
    cd9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    cd9e:	bf00      	nop
    cda0:	0000d1cb 	.word	0x0000d1cb
    cda4:	0000d241 	.word	0x0000d241
    cda8:	0000d241 	.word	0x0000d241
    cdac:	0000d241 	.word	0x0000d241
    cdb0:	0000d241 	.word	0x0000d241
    cdb4:	0000d241 	.word	0x0000d241
    cdb8:	0000d241 	.word	0x0000d241
    cdbc:	0000d241 	.word	0x0000d241
    cdc0:	0000d241 	.word	0x0000d241
    cdc4:	0000d241 	.word	0x0000d241
    cdc8:	0000d241 	.word	0x0000d241
    cdcc:	0000d241 	.word	0x0000d241
    cdd0:	0000d241 	.word	0x0000d241
    cdd4:	0000d241 	.word	0x0000d241
    cdd8:	0000d241 	.word	0x0000d241
    cddc:	0000d241 	.word	0x0000d241
    cde0:	0000d241 	.word	0x0000d241
    cde4:	0000d241 	.word	0x0000d241
    cde8:	0000cf67 	.word	0x0000cf67
    cdec:	0000d241 	.word	0x0000d241
    cdf0:	0000d241 	.word	0x0000d241
    cdf4:	0000d241 	.word	0x0000d241
    cdf8:	0000d241 	.word	0x0000d241
    cdfc:	0000d241 	.word	0x0000d241
    ce00:	0000d241 	.word	0x0000d241
    ce04:	0000d241 	.word	0x0000d241
    ce08:	0000d241 	.word	0x0000d241
    ce0c:	0000d241 	.word	0x0000d241
    ce10:	0000d241 	.word	0x0000d241
    ce14:	0000ce6d 	.word	0x0000ce6d
    ce18:	0000d093 	.word	0x0000d093
    ce1c:	0000d241 	.word	0x0000d241
    ce20:	0000d1cb 	.word	0x0000d1cb
    ce24:	0000d241 	.word	0x0000d241
    ce28:	0000d241 	.word	0x0000d241
    ce2c:	0000d093 	.word	0x0000d093
    ce30:	0000d241 	.word	0x0000d241
    ce34:	0000d241 	.word	0x0000d241
    ce38:	0000d241 	.word	0x0000d241
    ce3c:	0000d241 	.word	0x0000d241
    ce40:	0000d241 	.word	0x0000d241
    ce44:	0000d241 	.word	0x0000d241
    ce48:	0000d241 	.word	0x0000d241
    ce4c:	0000d241 	.word	0x0000d241
    ce50:	0000d241 	.word	0x0000d241
    ce54:	0000ce93 	.word	0x0000ce93
    ce58:	0000d241 	.word	0x0000d241
    ce5c:	0000d001 	.word	0x0000d001
    ce60:	0000d241 	.word	0x0000d241
    ce64:	0000d241 	.word	0x0000d241
    ce68:	0000cf61 	.word	0x0000cf61
        {
            case 'c':
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
    ce6c:	687b      	ldr	r3, [r7, #4]
    ce6e:	1d1a      	adds	r2, r3, #4
    ce70:	607a      	str	r2, [r7, #4]
    ce72:	681b      	ldr	r3, [r3, #0]
    ce74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

                if ( pcBuf )
    ce78:	68fb      	ldr	r3, [r7, #12]
    ce7a:	2b00      	cmp	r3, #0
    ce7c:	d005      	beq.n	ce8a <am_util_stdio_vsprintf+0x202>
                {
                    *pcBuf++ = ui8CharSpecifier;
    ce7e:	68fb      	ldr	r3, [r7, #12]
    ce80:	1c5a      	adds	r2, r3, #1
    ce82:	60fa      	str	r2, [r7, #12]
    ce84:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
    ce88:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    ce8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    ce8c:	3301      	adds	r3, #1
    ce8e:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    ce90:	e1e6      	b.n	d260 <am_util_stdio_vsprintf+0x5d8>

            case 's':
                pcStr = va_arg(pArgs, char *);
    ce92:	687b      	ldr	r3, [r7, #4]
    ce94:	1d1a      	adds	r2, r3, #4
    ce96:	607a      	str	r2, [r7, #4]
    ce98:	681b      	ldr	r3, [r3, #0]
    ce9a:	64fb      	str	r3, [r7, #76]	; 0x4c
                //
                // For %s, we support the width specifier. If iWidth is negative
                // the string is left-aligned (padding on the right).  Otherwise
                // the string is padded at the beginning with spaces.
                //
                ui32strlen = simple_strlen(pcStr);
    ce9c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
    ce9e:	f7ff fdb4 	bl	ca0a <simple_strlen>
    cea2:	6278      	str	r0, [r7, #36]	; 0x24
                if ( iWidth > 0 )
    cea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cea6:	2b00      	cmp	r3, #0
    cea8:	dd2e      	ble.n	cf08 <am_util_stdio_vsprintf+0x280>
                {
                    // Pad the beginning of the string (right-aligned).
                    if ( ui32strlen < iWidth )
    ceaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    ceac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    ceae:	429a      	cmp	r2, r3
    ceb0:	d22a      	bcs.n	cf08 <am_util_stdio_vsprintf+0x280>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    ceb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
    ceb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ceb6:	1ad3      	subs	r3, r2, r3
    ceb8:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    ceba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    cebe:	6bba      	ldr	r2, [r7, #56]	; 0x38
    cec0:	4619      	mov	r1, r3
    cec2:	68f8      	ldr	r0, [r7, #12]
    cec4:	f7ff fdbc 	bl	ca40 <padbuffer>
    cec8:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
    ceca:	68fb      	ldr	r3, [r7, #12]
    cecc:	2b00      	cmp	r3, #0
    cece:	d001      	beq.n	ced4 <am_util_stdio_vsprintf+0x24c>
    ced0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    ced2:	e000      	b.n	ced6 <am_util_stdio_vsprintf+0x24e>
    ced4:	2300      	movs	r3, #0
    ced6:	68fa      	ldr	r2, [r7, #12]
    ced8:	4413      	add	r3, r2
    ceda:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    cedc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cede:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    cee0:	4413      	add	r3, r2
    cee2:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
    cee4:	2300      	movs	r3, #0
    cee6:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }

                while (*pcStr != 0x0)
    cee8:	e00e      	b.n	cf08 <am_util_stdio_vsprintf+0x280>
                {
                    if ( pcBuf )
    ceea:	68fb      	ldr	r3, [r7, #12]
    ceec:	2b00      	cmp	r3, #0
    ceee:	d005      	beq.n	cefc <am_util_stdio_vsprintf+0x274>
                    {
                        *pcBuf++ = *pcStr;
    cef0:	68fb      	ldr	r3, [r7, #12]
    cef2:	1c5a      	adds	r2, r3, #1
    cef4:	60fa      	str	r2, [r7, #12]
    cef6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    cef8:	7812      	ldrb	r2, [r2, #0]
    cefa:	701a      	strb	r2, [r3, #0]
                    }

                    ++pcStr;
    cefc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    cefe:	3301      	adds	r3, #1
    cf00:	64fb      	str	r3, [r7, #76]	; 0x4c
                    ++ui32CharCnt;
    cf02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cf04:	3301      	adds	r3, #1
    cf06:	63fb      	str	r3, [r7, #60]	; 0x3c
                while (*pcStr != 0x0)
    cf08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    cf0a:	781b      	ldrb	r3, [r3, #0]
    cf0c:	2b00      	cmp	r3, #0
    cf0e:	d1ec      	bne.n	ceea <am_util_stdio_vsprintf+0x262>
                }

                if ( iWidth )
    cf10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cf12:	2b00      	cmp	r3, #0
    cf14:	f000 81a1 	beq.w	d25a <am_util_stdio_vsprintf+0x5d2>
                {
                    iWidth = -iWidth;
    cf18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cf1a:	425b      	negs	r3, r3
    cf1c:	63bb      	str	r3, [r7, #56]	; 0x38

                    // Pad the end of the string (left-aligned).
                    if ( ui32strlen < iWidth )
    cf1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cf20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    cf22:	429a      	cmp	r2, r3
    cf24:	f080 8199 	bcs.w	d25a <am_util_stdio_vsprintf+0x5d2>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    cf28:	6bba      	ldr	r2, [r7, #56]	; 0x38
    cf2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    cf2c:	1ad3      	subs	r3, r2, r3
    cf2e:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    cf30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    cf34:	6bba      	ldr	r2, [r7, #56]	; 0x38
    cf36:	4619      	mov	r1, r3
    cf38:	68f8      	ldr	r0, [r7, #12]
    cf3a:	f7ff fd81 	bl	ca40 <padbuffer>
    cf3e:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
    cf40:	68fb      	ldr	r3, [r7, #12]
    cf42:	2b00      	cmp	r3, #0
    cf44:	d001      	beq.n	cf4a <am_util_stdio_vsprintf+0x2c2>
    cf46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cf48:	e000      	b.n	cf4c <am_util_stdio_vsprintf+0x2c4>
    cf4a:	2300      	movs	r3, #0
    cf4c:	68fa      	ldr	r2, [r7, #12]
    cf4e:	4413      	add	r3, r2
    cf50:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    cf52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cf54:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    cf56:	4413      	add	r3, r2
    cf58:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
    cf5a:	2300      	movs	r3, #0
    cf5c:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }
                break;
    cf5e:	e17c      	b.n	d25a <am_util_stdio_vsprintf+0x5d2>

            case 'x':
                bLower = true;
    cf60:	2301      	movs	r3, #1
    cf62:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    cf66:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    cf6a:	2b00      	cmp	r3, #0
    cf6c:	d00a      	beq.n	cf84 <am_util_stdio_vsprintf+0x2fc>
    cf6e:	687b      	ldr	r3, [r7, #4]
    cf70:	3307      	adds	r3, #7
    cf72:	f023 0307 	bic.w	r3, r3, #7
    cf76:	f103 0208 	add.w	r2, r3, #8
    cf7a:	607a      	str	r2, [r7, #4]
    cf7c:	cb18      	ldmia	r3, {r3, r4}
    cf7e:	e007      	b.n	cf90 <am_util_stdio_vsprintf+0x308>
    cf80:	10001134 	.word	0x10001134
                                      va_arg(pArgs, uint32_t);
    cf84:	687b      	ldr	r3, [r7, #4]
    cf86:	1d1a      	adds	r2, r3, #4
    cf88:	607a      	str	r2, [r7, #4]
    cf8a:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    cf8c:	f04f 0400 	mov.w	r4, #0
    cf90:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

                if ( iWidth )
    cf94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cf96:	2b00      	cmp	r3, #0
    cf98:	d01e      	beq.n	cfd8 <am_util_stdio_vsprintf+0x350>
                {
                    //
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_hex(ui64Val);
    cf9a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    cf9e:	f7ff fc22 	bl	c7e6 <ndigits_in_hex>
    cfa2:	4602      	mov	r2, r0
    cfa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cfa6:	1a9b      	subs	r3, r3, r2
    cfa8:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    cfaa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    cfae:	6bba      	ldr	r2, [r7, #56]	; 0x38
    cfb0:	4619      	mov	r1, r3
    cfb2:	68f8      	ldr	r0, [r7, #12]
    cfb4:	f7ff fd44 	bl	ca40 <padbuffer>
    cfb8:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    cfba:	68fb      	ldr	r3, [r7, #12]
    cfbc:	2b00      	cmp	r3, #0
    cfbe:	d001      	beq.n	cfc4 <am_util_stdio_vsprintf+0x33c>
    cfc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cfc2:	e000      	b.n	cfc6 <am_util_stdio_vsprintf+0x33e>
    cfc4:	2300      	movs	r3, #0
    cfc6:	68fa      	ldr	r2, [r7, #12]
    cfc8:	4413      	add	r3, r2
    cfca:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    cfcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cfce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    cfd0:	4413      	add	r3, r2
    cfd2:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    cfd4:	2300      	movs	r3, #0
    cfd6:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_hexstr(ui64Val, pcBuf, bLower);
    cfd8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
    cfdc:	68fa      	ldr	r2, [r7, #12]
    cfde:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    cfe2:	f7ff fcb2 	bl	c94a <uint64_to_hexstr>
    cfe6:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    cfe8:	68fb      	ldr	r3, [r7, #12]
    cfea:	2b00      	cmp	r3, #0
    cfec:	d003      	beq.n	cff6 <am_util_stdio_vsprintf+0x36e>
                {
                    pcBuf += iVal;
    cfee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cff0:	68fa      	ldr	r2, [r7, #12]
    cff2:	4413      	add	r3, r2
    cff4:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    cff6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cff8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    cffa:	4413      	add	r3, r2
    cffc:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    cffe:	e12f      	b.n	d260 <am_util_stdio_vsprintf+0x5d8>

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d000:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    d004:	2b00      	cmp	r3, #0
    d006:	d008      	beq.n	d01a <am_util_stdio_vsprintf+0x392>
    d008:	687b      	ldr	r3, [r7, #4]
    d00a:	3307      	adds	r3, #7
    d00c:	f023 0307 	bic.w	r3, r3, #7
    d010:	f103 0208 	add.w	r2, r3, #8
    d014:	607a      	str	r2, [r7, #4]
    d016:	cb18      	ldmia	r3, {r3, r4}
    d018:	e005      	b.n	d026 <am_util_stdio_vsprintf+0x39e>
                                      va_arg(pArgs, uint32_t);
    d01a:	687b      	ldr	r3, [r7, #4]
    d01c:	1d1a      	adds	r2, r3, #4
    d01e:	607a      	str	r2, [r7, #4]
    d020:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d022:	f04f 0400 	mov.w	r4, #0
    d026:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

                if ( iWidth )
    d02a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d02c:	2b00      	cmp	r3, #0
    d02e:	d01e      	beq.n	d06e <am_util_stdio_vsprintf+0x3e6>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_u64(ui64Val);
    d030:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d034:	f7ff fb99 	bl	c76a <ndigits_in_u64>
    d038:	4602      	mov	r2, r0
    d03a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d03c:	1a9b      	subs	r3, r3, r2
    d03e:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d040:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d044:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d046:	4619      	mov	r1, r3
    d048:	68f8      	ldr	r0, [r7, #12]
    d04a:	f7ff fcf9 	bl	ca40 <padbuffer>
    d04e:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    d050:	68fb      	ldr	r3, [r7, #12]
    d052:	2b00      	cmp	r3, #0
    d054:	d001      	beq.n	d05a <am_util_stdio_vsprintf+0x3d2>
    d056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d058:	e000      	b.n	d05c <am_util_stdio_vsprintf+0x3d4>
    d05a:	2300      	movs	r3, #0
    d05c:	68fa      	ldr	r2, [r7, #12]
    d05e:	4413      	add	r3, r2
    d060:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    d062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d064:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d066:	4413      	add	r3, r2
    d068:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    d06a:	2300      	movs	r3, #0
    d06c:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    d06e:	68fa      	ldr	r2, [r7, #12]
    d070:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d074:	f7ff fc21 	bl	c8ba <uint64_to_str>
    d078:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    d07a:	68fb      	ldr	r3, [r7, #12]
    d07c:	2b00      	cmp	r3, #0
    d07e:	d003      	beq.n	d088 <am_util_stdio_vsprintf+0x400>
                {
                    pcBuf += iVal;
    d080:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d082:	68fa      	ldr	r2, [r7, #12]
    d084:	4413      	add	r3, r2
    d086:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    d088:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d08a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d08c:	4413      	add	r3, r2
    d08e:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d090:	e0e6      	b.n	d260 <am_util_stdio_vsprintf+0x5d8>
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    d092:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    d096:	2b00      	cmp	r3, #0
    d098:	d008      	beq.n	d0ac <am_util_stdio_vsprintf+0x424>
    d09a:	687b      	ldr	r3, [r7, #4]
    d09c:	3307      	adds	r3, #7
    d09e:	f023 0307 	bic.w	r3, r3, #7
    d0a2:	f103 0208 	add.w	r2, r3, #8
    d0a6:	607a      	str	r2, [r7, #4]
    d0a8:	cb18      	ldmia	r3, {r3, r4}
    d0aa:	e005      	b.n	d0b8 <am_util_stdio_vsprintf+0x430>
                                     va_arg(pArgs, int32_t);
    d0ac:	687b      	ldr	r3, [r7, #4]
    d0ae:	1d1a      	adds	r2, r3, #4
    d0b0:	607a      	str	r2, [r7, #4]
    d0b2:	681b      	ldr	r3, [r3, #0]
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    d0b4:	ea4f 74e3 	mov.w	r4, r3, asr #31
    d0b8:	e9c7 3406 	strd	r3, r4, [r7, #24]

                //
                // Get absolute value
                //
                if ( i64Val < 0 )
    d0bc:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    d0c0:	2b00      	cmp	r3, #0
    d0c2:	f174 0300 	sbcs.w	r3, r4, #0
    d0c6:	da0a      	bge.n	d0de <am_util_stdio_vsprintf+0x456>
                {
                    ui64Val = -i64Val;          // Get absolute value
    d0c8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    d0cc:	425b      	negs	r3, r3
    d0ce:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    d0d2:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = true;
    d0d6:	2301      	movs	r3, #1
    d0d8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    d0dc:	e006      	b.n	d0ec <am_util_stdio_vsprintf+0x464>
                }
                else
                {
                    ui64Val = i64Val;
    d0de:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    d0e2:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = false;
    d0e6:	2300      	movs	r3, #0
    d0e8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                }

                if ( iWidth )
    d0ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d0ee:	2b00      	cmp	r3, #0
    d0f0:	d04a      	beq.n	d188 <am_util_stdio_vsprintf+0x500>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_i64(ui64Val);
    d0f2:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
    d0f6:	4618      	mov	r0, r3
    d0f8:	4621      	mov	r1, r4
    d0fa:	f7ff fb57 	bl	c7ac <ndigits_in_i64>
    d0fe:	4602      	mov	r2, r0
    d100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d102:	1a9b      	subs	r3, r3, r2
    d104:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg )
    d106:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d10a:	2b00      	cmp	r3, #0
    d10c:	d011      	beq.n	d132 <am_util_stdio_vsprintf+0x4aa>
                    {
                        --iWidth;
    d10e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d110:	3b01      	subs	r3, #1
    d112:	63bb      	str	r3, [r7, #56]	; 0x38

                        //
                        // Allow for the negative sign
                        //
                        if ( ui8PadChar == '0' )
    d114:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d118:	2b30      	cmp	r3, #48	; 0x30
    d11a:	d10a      	bne.n	d132 <am_util_stdio_vsprintf+0x4aa>
                        {
                            //
                            // Print the neg sign BEFORE the leading zeros
                            //
                            if ( pcBuf )
    d11c:	68fb      	ldr	r3, [r7, #12]
    d11e:	2b00      	cmp	r3, #0
    d120:	d004      	beq.n	d12c <am_util_stdio_vsprintf+0x4a4>
                            {
                                *pcBuf++ = '-';
    d122:	68fb      	ldr	r3, [r7, #12]
    d124:	1c5a      	adds	r2, r3, #1
    d126:	60fa      	str	r2, [r7, #12]
    d128:	222d      	movs	r2, #45	; 0x2d
    d12a:	701a      	strb	r2, [r3, #0]
                            }

                            ++ui32CharCnt;
    d12c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d12e:	3301      	adds	r3, #1
    d130:	63fb      	str	r3, [r7, #60]	; 0x3c
                        }
                    }

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d132:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d136:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d138:	4619      	mov	r1, r3
    d13a:	68f8      	ldr	r0, [r7, #12]
    d13c:	f7ff fc80 	bl	ca40 <padbuffer>
    d140:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    d142:	68fb      	ldr	r3, [r7, #12]
    d144:	2b00      	cmp	r3, #0
    d146:	d001      	beq.n	d14c <am_util_stdio_vsprintf+0x4c4>
    d148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d14a:	e000      	b.n	d14e <am_util_stdio_vsprintf+0x4c6>
    d14c:	2300      	movs	r3, #0
    d14e:	68fa      	ldr	r2, [r7, #12]
    d150:	4413      	add	r3, r2
    d152:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    d154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d156:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d158:	4413      	add	r3, r2
    d15a:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    d15c:	2300      	movs	r3, #0
    d15e:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg  &&  (ui8PadChar == ' ') )
    d160:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d164:	2b00      	cmp	r3, #0
    d166:	d01e      	beq.n	d1a6 <am_util_stdio_vsprintf+0x51e>
    d168:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d16c:	2b20      	cmp	r3, #32
    d16e:	d11a      	bne.n	d1a6 <am_util_stdio_vsprintf+0x51e>
                    {
                        //
                        // Print the neg sign AFTER the leading blanks
                        //
                        if ( pcBuf )
    d170:	68fb      	ldr	r3, [r7, #12]
    d172:	2b00      	cmp	r3, #0
    d174:	d004      	beq.n	d180 <am_util_stdio_vsprintf+0x4f8>
                        {
                            *pcBuf++ = '-';
    d176:	68fb      	ldr	r3, [r7, #12]
    d178:	1c5a      	adds	r2, r3, #1
    d17a:	60fa      	str	r2, [r7, #12]
    d17c:	222d      	movs	r2, #45	; 0x2d
    d17e:	701a      	strb	r2, [r3, #0]
                        }

                        ++ui32CharCnt;
    d180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d182:	3301      	adds	r3, #1
    d184:	63fb      	str	r3, [r7, #60]	; 0x3c
    d186:	e00e      	b.n	d1a6 <am_util_stdio_vsprintf+0x51e>
                    }
                }
                else
                {
                    if ( bNeg )
    d188:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d18c:	2b00      	cmp	r3, #0
    d18e:	d00a      	beq.n	d1a6 <am_util_stdio_vsprintf+0x51e>
                    {
                        if ( pcBuf )
    d190:	68fb      	ldr	r3, [r7, #12]
    d192:	2b00      	cmp	r3, #0
    d194:	d004      	beq.n	d1a0 <am_util_stdio_vsprintf+0x518>
                        {
                            *pcBuf++ = '-';
    d196:	68fb      	ldr	r3, [r7, #12]
    d198:	1c5a      	adds	r2, r3, #1
    d19a:	60fa      	str	r2, [r7, #12]
    d19c:	222d      	movs	r2, #45	; 0x2d
    d19e:	701a      	strb	r2, [r3, #0]
                        }
                        ++ui32CharCnt;
    d1a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d1a2:	3301      	adds	r3, #1
    d1a4:	63fb      	str	r3, [r7, #60]	; 0x3c
                    }
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    d1a6:	68fa      	ldr	r2, [r7, #12]
    d1a8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d1ac:	f7ff fb85 	bl	c8ba <uint64_to_str>
    d1b0:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    d1b2:	68fb      	ldr	r3, [r7, #12]
    d1b4:	2b00      	cmp	r3, #0
    d1b6:	d003      	beq.n	d1c0 <am_util_stdio_vsprintf+0x538>
                {
                    pcBuf += iVal;
    d1b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d1ba:	68fa      	ldr	r2, [r7, #12]
    d1bc:	4413      	add	r3, r2
    d1be:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    d1c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d1c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d1c4:	4413      	add	r3, r2
    d1c6:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d1c8:	e04a      	b.n	d260 <am_util_stdio_vsprintf+0x5d8>


            case 'f':
            case 'F':
                if ( pcBuf )
    d1ca:	68fb      	ldr	r3, [r7, #12]
    d1cc:	2b00      	cmp	r3, #0
    d1ce:	d046      	beq.n	d25e <am_util_stdio_vsprintf+0x5d6>
                {
                    float fValue = va_arg(pArgs, double);
    d1d0:	687b      	ldr	r3, [r7, #4]
    d1d2:	3307      	adds	r3, #7
    d1d4:	f023 0307 	bic.w	r3, r3, #7
    d1d8:	f103 0208 	add.w	r2, r3, #8
    d1dc:	607a      	str	r2, [r7, #4]
    d1de:	cb18      	ldmia	r3, {r3, r4}
    d1e0:	4618      	mov	r0, r3
    d1e2:	4621      	mov	r1, r4
    d1e4:	f7fe ff8c 	bl	c100 <__aeabi_d2f>
    d1e8:	4603      	mov	r3, r0
    d1ea:	617b      	str	r3, [r7, #20]

                    //
                    // pcBuf is an input (size of buffer) and also an output of ftoa()
                    //
                    *(uint32_t*)pcBuf = 20;
    d1ec:	68fb      	ldr	r3, [r7, #12]
    d1ee:	2214      	movs	r2, #20
    d1f0:	601a      	str	r2, [r3, #0]

                    iVal = ftoa(fValue, pcBuf, iPrecision);
    d1f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    d1f4:	68f9      	ldr	r1, [r7, #12]
    d1f6:	6978      	ldr	r0, [r7, #20]
    d1f8:	f7ff fc48 	bl	ca8c <ftoa>
    d1fc:	6378      	str	r0, [r7, #52]	; 0x34
                    if ( iVal < 0 )
    d1fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d200:	2b00      	cmp	r3, #0
    d202:	da14      	bge.n	d22e <am_util_stdio_vsprintf+0x5a6>
                    {
                        uint32_t u32PrntErrVal;
                        if ( iVal == AM_FTOA_ERR_VAL_TOO_SMALL )
    d204:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d206:	f1b3 3fff 	cmp.w	r3, #4294967295
    d20a:	d102      	bne.n	d212 <am_util_stdio_vsprintf+0x58a>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('0' << 16) |
    d20c:	4b1e      	ldr	r3, [pc, #120]	; (d288 <am_util_stdio_vsprintf+0x600>)
    d20e:	62bb      	str	r3, [r7, #40]	; 0x28
    d210:	e008      	b.n	d224 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('0' << 0);  // "0.0"
                        }
                        else if ( iVal == AM_FTOA_ERR_VAL_TOO_LARGE )
    d212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d214:	f113 0f02 	cmn.w	r3, #2
    d218:	d102      	bne.n	d220 <am_util_stdio_vsprintf+0x598>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('#' << 16) |
    d21a:	4b1c      	ldr	r3, [pc, #112]	; (d28c <am_util_stdio_vsprintf+0x604>)
    d21c:	62bb      	str	r3, [r7, #40]	; 0x28
    d21e:	e001      	b.n	d224 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('#' << 0);  // "#.#"
                        }
                        else
                        {
                            u32PrntErrVal = (0x00 << 24) | ('?' << 16) |
    d220:	4b1b      	ldr	r3, [pc, #108]	; (d290 <am_util_stdio_vsprintf+0x608>)
    d222:	62bb      	str	r3, [r7, #40]	; 0x28
                                            ('.' << 8)   | ('?' << 0);  // "?.?"
                        }
                        *(uint32_t*)pcBuf = u32PrntErrVal;
    d224:	68fb      	ldr	r3, [r7, #12]
    d226:	6aba      	ldr	r2, [r7, #40]	; 0x28
    d228:	601a      	str	r2, [r3, #0]
                        iVal = 3;
    d22a:	2303      	movs	r3, #3
    d22c:	637b      	str	r3, [r7, #52]	; 0x34
                    }
                    ui32CharCnt += iVal;
    d22e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d230:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d232:	4413      	add	r3, r2
    d234:	63fb      	str	r3, [r7, #60]	; 0x3c
                    pcBuf += iVal;
    d236:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d238:	68fa      	ldr	r2, [r7, #12]
    d23a:	4413      	add	r3, r2
    d23c:	60fb      	str	r3, [r7, #12]
                }
                break;
    d23e:	e00e      	b.n	d25e <am_util_stdio_vsprintf+0x5d6>
            // For non-handled specifiers, we'll just print the character.
            // e.g. this will allow the normal printing of a '%' using
            // "%%".
            //
            default:
                if ( pcBuf )
    d240:	68fb      	ldr	r3, [r7, #12]
    d242:	2b00      	cmp	r3, #0
    d244:	d005      	beq.n	d252 <am_util_stdio_vsprintf+0x5ca>
                {
                    *pcBuf++ = *pcFmt;
    d246:	68fb      	ldr	r3, [r7, #12]
    d248:	1c5a      	adds	r2, r3, #1
    d24a:	60fa      	str	r2, [r7, #12]
    d24c:	68ba      	ldr	r2, [r7, #8]
    d24e:	7812      	ldrb	r2, [r2, #0]
    d250:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    d252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d254:	3301      	adds	r3, #1
    d256:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d258:	e002      	b.n	d260 <am_util_stdio_vsprintf+0x5d8>
                break;
    d25a:	bf00      	nop
    d25c:	e000      	b.n	d260 <am_util_stdio_vsprintf+0x5d8>
                break;
    d25e:	bf00      	nop
        } // switch()

        //
        // Bump the format specification to the next character
        //
        ++pcFmt;
    d260:	68bb      	ldr	r3, [r7, #8]
    d262:	3301      	adds	r3, #1
    d264:	60bb      	str	r3, [r7, #8]
    while ( *pcFmt != 0x0 )
    d266:	68bb      	ldr	r3, [r7, #8]
    d268:	781b      	ldrb	r3, [r3, #0]
    d26a:	2b00      	cmp	r3, #0
    d26c:	f47f ad17 	bne.w	cc9e <am_util_stdio_vsprintf+0x16>
    } // while ()

    //
    // Terminate the string
    //
    if ( pcBuf )
    d270:	68fb      	ldr	r3, [r7, #12]
    d272:	2b00      	cmp	r3, #0
    d274:	d002      	beq.n	d27c <am_util_stdio_vsprintf+0x5f4>
    {
        *pcBuf = 0x0;
    d276:	68fb      	ldr	r3, [r7, #12]
    d278:	2200      	movs	r2, #0
    d27a:	701a      	strb	r2, [r3, #0]
    }

    return (ui32CharCnt);
    d27c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    d27e:	4618      	mov	r0, r3
    d280:	3754      	adds	r7, #84	; 0x54
    d282:	46bd      	mov	sp, r7
    d284:	bd90      	pop	{r4, r7, pc}
    d286:	bf00      	nop
    d288:	00302e30 	.word	0x00302e30
    d28c:	00232e23 	.word	0x00232e23
    d290:	003f2e3f 	.word	0x003f2e3f

0000d294 <am_util_stdio_printf>:
//! @return uint32_t representing the number of characters printed.
//
// *****************************************************************************
uint32_t
am_util_stdio_printf(const char *pcFmt, ...)
{
    d294:	b40f      	push	{r0, r1, r2, r3}
    d296:	b580      	push	{r7, lr}
    d298:	b082      	sub	sp, #8
    d29a:	af00      	add	r7, sp, #0

    //
    // Convert to the desired string.
    //
    va_list pArgs;
    va_start(pArgs, pcFmt);
    d29c:	f107 0314 	add.w	r3, r7, #20
    d2a0:	603b      	str	r3, [r7, #0]
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    d2a2:	683a      	ldr	r2, [r7, #0]
    d2a4:	6939      	ldr	r1, [r7, #16]
    d2a6:	4808      	ldr	r0, [pc, #32]	; (d2c8 <am_util_stdio_printf+0x34>)
    d2a8:	f7ff fcee 	bl	cc88 <am_util_stdio_vsprintf>
    d2ac:	6078      	str	r0, [r7, #4]
    va_end(pArgs);

    //
    // This is where we print the buffer to the configured interface.
    //
    g_pfnCharPrint(g_prfbuf);
    d2ae:	4b07      	ldr	r3, [pc, #28]	; (d2cc <am_util_stdio_printf+0x38>)
    d2b0:	681b      	ldr	r3, [r3, #0]
    d2b2:	4805      	ldr	r0, [pc, #20]	; (d2c8 <am_util_stdio_printf+0x34>)
    d2b4:	4798      	blx	r3

    //
    // return the number of characters printed.
    //
    return ui32NumChars;
    d2b6:	687b      	ldr	r3, [r7, #4]
}
    d2b8:	4618      	mov	r0, r3
    d2ba:	3708      	adds	r7, #8
    d2bc:	46bd      	mov	sp, r7
    d2be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    d2c2:	b004      	add	sp, #16
    d2c4:	4770      	bx	lr
    d2c6:	bf00      	nop
    d2c8:	10001034 	.word	0x10001034
    d2cc:	10001940 	.word	0x10001940

0000d2d0 <am_util_stdio_terminal_clear>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_terminal_clear(void)
{
    d2d0:	b580      	push	{r7, lr}
    d2d2:	af00      	add	r7, sp, #0
    // left corner.
    // We'll first print a number of spaces, which helps get the ITM in sync
    // with AM Flash, especially after a reset event or a system clock
    // frequency change.
    //
    am_util_stdio_printf("\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n");
    d2d4:	4802      	ldr	r0, [pc, #8]	; (d2e0 <am_util_stdio_terminal_clear+0x10>)
    d2d6:	f7ff ffdd 	bl	d294 <am_util_stdio_printf>
}
    d2da:	bf00      	nop
    d2dc:	bd80      	pop	{r7, pc}
    d2de:	bf00      	nop
    d2e0:	0000f388 	.word	0x0000f388

0000d2e4 <am_bsp_uart_string_print>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_uart_string_print(char *pcString)
{
    d2e4:	b510      	push	{r4, lr}
    d2e6:	b086      	sub	sp, #24
    uint32_t ui32BytesWritten = 0;

    //
    // Measure the length of the string.
    //
    while (pcString[ui32StrLen] != 0)
    d2e8:	7804      	ldrb	r4, [r0, #0]
    uint32_t ui32BytesWritten = 0;
    d2ea:	2300      	movs	r3, #0
    d2ec:	9300      	str	r3, [sp, #0]
    while (pcString[ui32StrLen] != 0)
    d2ee:	b134      	cbz	r4, d2fe <am_bsp_uart_string_print+0x1a>
    d2f0:	461c      	mov	r4, r3
    d2f2:	4601      	mov	r1, r0
    d2f4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    {
        ui32StrLen++;
    d2f8:	3401      	adds	r4, #1
    while (pcString[ui32StrLen] != 0)
    d2fa:	2a00      	cmp	r2, #0
    d2fc:	d1fa      	bne.n	d2f4 <am_bsp_uart_string_print+0x10>
        .ui32NumBytes = ui32StrLen,
        .ui32TimeoutMs = AM_HAL_UART_WAIT_FOREVER,
        .pui32BytesTransferred = &ui32BytesWritten,
    };

    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d2fe:	4b0a      	ldr	r3, [pc, #40]	; (d328 <am_bsp_uart_string_print+0x44>)
    const am_hal_uart_transfer_t sUartWrite =
    d300:	9002      	str	r0, [sp, #8]
    d302:	2200      	movs	r2, #0
    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d304:	6818      	ldr	r0, [r3, #0]
    const am_hal_uart_transfer_t sUartWrite =
    d306:	9403      	str	r4, [sp, #12]
    d308:	f04f 33ff 	mov.w	r3, #4294967295
    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d30c:	a901      	add	r1, sp, #4
    const am_hal_uart_transfer_t sUartWrite =
    d30e:	9201      	str	r2, [sp, #4]
    d310:	9304      	str	r3, [sp, #16]
    d312:	f8cd d014 	str.w	sp, [sp, #20]
    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d316:	f001 f843 	bl	e3a0 <am_hal_uart_transfer>

    if (ui32BytesWritten != ui32StrLen)
    d31a:	9800      	ldr	r0, [sp, #0]
    d31c:	42a0      	cmp	r0, r4
    d31e:	d000      	beq.n	d322 <am_bsp_uart_string_print+0x3e>
    d320:	e7fe      	b.n	d320 <am_bsp_uart_string_print+0x3c>
        //
        // Couldn't send the whole string!!
        //
        while(1);
    }
} // am_bsp_uart_string_print()
    d322:	b006      	add	sp, #24
    d324:	bd10      	pop	{r4, pc}
    d326:	bf00      	nop
    d328:	10001138 	.word	0x10001138

0000d32c <am_bsp_low_power_init>:
{
    d32c:	b508      	push	{r3, lr}
    am_hal_itm_disable();
    d32e:	f000 fc29 	bl	db84 <am_hal_itm_disable>
    am_util_stdio_printf_init(0);
    d332:	2000      	movs	r0, #0
    d334:	f7ff f92a 	bl	c58c <am_util_stdio_printf_init>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_HAL_GPIO_DISABLE);
    d338:	4b08      	ldr	r3, [pc, #32]	; (d35c <am_bsp_low_power_init+0x30>)
    d33a:	2029      	movs	r0, #41	; 0x29
    d33c:	6819      	ldr	r1, [r3, #0]
    d33e:	f000 fab5 	bl	d8ac <am_hal_gpio_pinconfig>
    am_hal_pwrctrl_low_power_init();
    d342:	f000 fd7b 	bl	de3c <am_hal_pwrctrl_low_power_init>
    am_hal_rtc_osc_select(AM_HAL_RTC_OSC_LFRC);
    d346:	2001      	movs	r0, #1
    d348:	f000 fe06 	bl	df58 <am_hal_rtc_osc_select>
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_XTAL_STOP, 0);
    d34c:	2100      	movs	r1, #0
    d34e:	2003      	movs	r0, #3
    d350:	f000 f902 	bl	d558 <am_hal_clkgen_control>
} // am_bsp_low_power_init()
    d354:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    am_hal_rtc_osc_disable();
    d358:	f000 be0a 	b.w	df70 <am_hal_rtc_osc_disable>
    d35c:	0000f3d4 	.word	0x0000f3d4

0000d360 <am_bsp_debug_printf_enable>:
{
    d360:	b510      	push	{r4, lr}
    if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_SWO)
    d362:	4a2d      	ldr	r2, [pc, #180]	; (d418 <am_bsp_debug_printf_enable+0xb8>)
    d364:	6813      	ldr	r3, [r2, #0]
    d366:	2b01      	cmp	r3, #1
{
    d368:	b086      	sub	sp, #24
    if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_SWO)
    d36a:	d028      	beq.n	d3be <am_bsp_debug_printf_enable+0x5e>
    else if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_UART0)
    d36c:	2b02      	cmp	r3, #2
    d36e:	d037      	beq.n	d3e0 <am_bsp_debug_printf_enable+0x80>
    else if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_BUFFERED_UART0)
    d370:	2b03      	cmp	r3, #3
    d372:	d001      	beq.n	d378 <am_bsp_debug_printf_enable+0x18>
} // am_bsp_debug_printf_enable()
    d374:	b006      	add	sp, #24
    d376:	bd10      	pop	{r4, pc}
    //
    // Initialize, power up, and configure the communication UART. Use the
    // custom configuration if it was provided. Otherwise, just use the default
    // configuration.
    //
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d378:	4c28      	ldr	r4, [pc, #160]	; (d41c <am_bsp_debug_printf_enable+0xbc>)
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_UART0;
    d37a:	2302      	movs	r3, #2
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d37c:	4621      	mov	r1, r4
    d37e:	2000      	movs	r0, #0
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_UART0;
    d380:	6013      	str	r3, [r2, #0]
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d382:	f000 fe75 	bl	e070 <am_hal_uart_initialize>
    am_hal_uart_power_control(g_sCOMUART, AM_HAL_SYSCTRL_WAKE, false);
    d386:	2200      	movs	r2, #0
    d388:	4611      	mov	r1, r2
    d38a:	6820      	ldr	r0, [r4, #0]
    d38c:	f000 feac 	bl	e0e8 <am_hal_uart_power_control>
    am_hal_uart_configure(g_sCOMUART, &g_sBspUartBufferedConfig);
    d390:	6820      	ldr	r0, [r4, #0]
    d392:	4923      	ldr	r1, [pc, #140]	; (d420 <am_bsp_debug_printf_enable+0xc0>)
    d394:	f000 ff1a 	bl	e1cc <am_hal_uart_configure>

    //
    // Enable the UART pins.
    //
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_BSP_GPIO_COM_UART_TX);
    d398:	4922      	ldr	r1, [pc, #136]	; (d424 <am_bsp_debug_printf_enable+0xc4>)
    d39a:	2027      	movs	r0, #39	; 0x27
    d39c:	6809      	ldr	r1, [r1, #0]
    d39e:	f000 fa85 	bl	d8ac <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_BSP_GPIO_COM_UART_RX);
    d3a2:	4a21      	ldr	r2, [pc, #132]	; (d428 <am_bsp_debug_printf_enable+0xc8>)
    d3a4:	2028      	movs	r0, #40	; 0x28
    d3a6:	6811      	ldr	r1, [r2, #0]
    d3a8:	f000 fa80 	bl	d8ac <am_hal_gpio_pinconfig>

    //
    // Register the BSP print function to the STDIO driver.
    //
    am_util_stdio_printf_init(am_bsp_uart_string_print);
    d3ac:	481f      	ldr	r0, [pc, #124]	; (d42c <am_bsp_debug_printf_enable+0xcc>)
    d3ae:	f7ff f8ed 	bl	c58c <am_util_stdio_printf_init>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d3b2:	481f      	ldr	r0, [pc, #124]	; (d430 <am_bsp_debug_printf_enable+0xd0>)
    d3b4:	f44f 4400 	mov.w	r4, #32768	; 0x8000
    d3b8:	6004      	str	r4, [r0, #0]
} // am_bsp_debug_printf_enable()
    d3ba:	b006      	add	sp, #24
    d3bc:	bd10      	pop	{r4, pc}
    am_hal_itm_enable();
    d3be:	f000 fbc3 	bl	db48 <am_hal_itm_enable>
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    d3c2:	a806      	add	r0, sp, #24
    d3c4:	4a1b      	ldr	r2, [pc, #108]	; (d434 <am_bsp_debug_printf_enable+0xd4>)
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_BSP_GPIO_ITM_SWO);
    d3c6:	4c1c      	ldr	r4, [pc, #112]	; (d438 <am_bsp_debug_printf_enable+0xd8>)
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    d3c8:	f840 2d14 	str.w	r2, [r0, #-20]!
    am_hal_tpiu_enable(&TPIUcfg);
    d3cc:	f000 fdfe 	bl	dfcc <am_hal_tpiu_enable>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_BSP_GPIO_ITM_SWO);
    d3d0:	6821      	ldr	r1, [r4, #0]
    d3d2:	2029      	movs	r0, #41	; 0x29
    d3d4:	f000 fa6a 	bl	d8ac <am_hal_gpio_pinconfig>
    am_util_stdio_printf_init(am_hal_itm_print);
    d3d8:	4818      	ldr	r0, [pc, #96]	; (d43c <am_bsp_debug_printf_enable+0xdc>)
    d3da:	f7ff f8d7 	bl	c58c <am_util_stdio_printf_init>
    d3de:	e7c9      	b.n	d374 <am_bsp_debug_printf_enable+0x14>
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d3e0:	4c0e      	ldr	r4, [pc, #56]	; (d41c <am_bsp_debug_printf_enable+0xbc>)
    d3e2:	2000      	movs	r0, #0
    d3e4:	4621      	mov	r1, r4
    d3e6:	f000 fe43 	bl	e070 <am_hal_uart_initialize>
    am_hal_uart_power_control(g_sCOMUART, AM_HAL_SYSCTRL_WAKE, false);
    d3ea:	2200      	movs	r2, #0
    d3ec:	4611      	mov	r1, r2
    d3ee:	6820      	ldr	r0, [r4, #0]
    d3f0:	f000 fe7a 	bl	e0e8 <am_hal_uart_power_control>
    am_hal_uart_configure(g_sCOMUART, &g_sBspUartConfig);
    d3f4:	6820      	ldr	r0, [r4, #0]
    d3f6:	4912      	ldr	r1, [pc, #72]	; (d440 <am_bsp_debug_printf_enable+0xe0>)
    d3f8:	f000 fee8 	bl	e1cc <am_hal_uart_configure>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_BSP_GPIO_COM_UART_TX);
    d3fc:	4b09      	ldr	r3, [pc, #36]	; (d424 <am_bsp_debug_printf_enable+0xc4>)
    d3fe:	2027      	movs	r0, #39	; 0x27
    d400:	6819      	ldr	r1, [r3, #0]
    d402:	f000 fa53 	bl	d8ac <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_BSP_GPIO_COM_UART_RX);
    d406:	4908      	ldr	r1, [pc, #32]	; (d428 <am_bsp_debug_printf_enable+0xc8>)
    d408:	2028      	movs	r0, #40	; 0x28
    d40a:	6809      	ldr	r1, [r1, #0]
    d40c:	f000 fa4e 	bl	d8ac <am_hal_gpio_pinconfig>
    am_util_stdio_printf_init(am_bsp_uart_string_print);
    d410:	4806      	ldr	r0, [pc, #24]	; (d42c <am_bsp_debug_printf_enable+0xcc>)
    d412:	f7ff f8bb 	bl	c58c <am_util_stdio_printf_init>
    d416:	e7ad      	b.n	d374 <am_bsp_debug_printf_enable+0x14>
    d418:	1000113c 	.word	0x1000113c
    d41c:	10001138 	.word	0x10001138
    d420:	10001008 	.word	0x10001008
    d424:	0000f3c8 	.word	0x0000f3c8
    d428:	0000f3c4 	.word	0x0000f3c4
    d42c:	0000d2e5 	.word	0x0000d2e5
    d430:	e000e100 	.word	0xe000e100
    d434:	000f4240 	.word	0x000f4240
    d438:	0000f3cc 	.word	0x0000f3cc
    d43c:	0000dc2d 	.word	0x0000dc2d
    d440:	0000f39c 	.word	0x0000f39c

0000d444 <am_bsp_debug_printf_disable>:
{
    d444:	b538      	push	{r3, r4, r5, lr}
    if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_SWO)
    d446:	4b17      	ldr	r3, [pc, #92]	; (d4a4 <am_bsp_debug_printf_disable+0x60>)
    d448:	681c      	ldr	r4, [r3, #0]
    d44a:	2c01      	cmp	r4, #1
    d44c:	d01d      	beq.n	d48a <am_bsp_debug_printf_disable+0x46>
    else if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_UART0)
    d44e:	2c02      	cmp	r4, #2
    d450:	d000      	beq.n	d454 <am_bsp_debug_printf_disable+0x10>
    d452:	bd38      	pop	{r3, r4, r5, pc}
    am_hal_uart_tx_flush(g_sCOMUART);
    d454:	4d14      	ldr	r5, [pc, #80]	; (d4a8 <am_bsp_debug_printf_disable+0x64>)
    d456:	6828      	ldr	r0, [r5, #0]
    d458:	f001 fc26 	bl	eca8 <am_hal_uart_tx_flush>
    am_util_stdio_printf_init(0);
    d45c:	2000      	movs	r0, #0
    d45e:	f7ff f895 	bl	c58c <am_util_stdio_printf_init>
    am_hal_uart_power_control(g_sCOMUART, AM_HAL_SYSCTRL_DEEPSLEEP, false);
    d462:	4621      	mov	r1, r4
    d464:	2200      	movs	r2, #0
    d466:	6828      	ldr	r0, [r5, #0]
    d468:	f000 fe3e 	bl	e0e8 <am_hal_uart_power_control>
    am_hal_uart_deinitialize(g_sCOMUART);
    d46c:	6828      	ldr	r0, [r5, #0]
    d46e:	f000 fe27 	bl	e0c0 <am_hal_uart_deinitialize>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_HAL_GPIO_DISABLE);
    d472:	480e      	ldr	r0, [pc, #56]	; (d4ac <am_bsp_debug_printf_disable+0x68>)
    d474:	6804      	ldr	r4, [r0, #0]
    d476:	2027      	movs	r0, #39	; 0x27
    d478:	4621      	mov	r1, r4
    d47a:	f000 fa17 	bl	d8ac <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_HAL_GPIO_DISABLE);
    d47e:	4621      	mov	r1, r4
    d480:	2028      	movs	r0, #40	; 0x28
} // am_bsp_debug_printf_disable()
    d482:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_HAL_GPIO_DISABLE);
    d486:	f000 ba11 	b.w	d8ac <am_hal_gpio_pinconfig>
    am_hal_itm_disable();
    d48a:	f000 fb7b 	bl	db84 <am_hal_itm_disable>
    am_util_stdio_printf_init(0);
    d48e:	2000      	movs	r0, #0
    d490:	f7ff f87c 	bl	c58c <am_util_stdio_printf_init>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_HAL_GPIO_DISABLE);
    d494:	4905      	ldr	r1, [pc, #20]	; (d4ac <am_bsp_debug_printf_disable+0x68>)
    d496:	2029      	movs	r0, #41	; 0x29
    d498:	6809      	ldr	r1, [r1, #0]
} // am_bsp_debug_printf_disable()
    d49a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_HAL_GPIO_DISABLE);
    d49e:	f000 ba05 	b.w	d8ac <am_hal_gpio_pinconfig>
    d4a2:	bf00      	nop
    d4a4:	1000113c 	.word	0x1000113c
    d4a8:	10001138 	.word	0x10001138
    d4ac:	0000f3d4 	.word	0x0000f3d4

0000d4b0 <am_bsp_itm_printf_enable>:
{
    d4b0:	b500      	push	{lr}
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_SWO;
    d4b2:	4b0b      	ldr	r3, [pc, #44]	; (d4e0 <am_bsp_itm_printf_enable+0x30>)
{
    d4b4:	b087      	sub	sp, #28
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_SWO;
    d4b6:	2201      	movs	r2, #1
    d4b8:	601a      	str	r2, [r3, #0]
    am_hal_itm_enable();
    d4ba:	f000 fb45 	bl	db48 <am_hal_itm_enable>
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    d4be:	a806      	add	r0, sp, #24
    d4c0:	4908      	ldr	r1, [pc, #32]	; (d4e4 <am_bsp_itm_printf_enable+0x34>)
    d4c2:	f840 1d14 	str.w	r1, [r0, #-20]!
    am_hal_tpiu_enable(&TPIUcfg);
    d4c6:	f000 fd81 	bl	dfcc <am_hal_tpiu_enable>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_BSP_GPIO_ITM_SWO);
    d4ca:	4b07      	ldr	r3, [pc, #28]	; (d4e8 <am_bsp_itm_printf_enable+0x38>)
    d4cc:	2029      	movs	r0, #41	; 0x29
    d4ce:	6819      	ldr	r1, [r3, #0]
    d4d0:	f000 f9ec 	bl	d8ac <am_hal_gpio_pinconfig>
    am_util_stdio_printf_init(am_hal_itm_print);
    d4d4:	4805      	ldr	r0, [pc, #20]	; (d4ec <am_bsp_itm_printf_enable+0x3c>)
    d4d6:	f7ff f859 	bl	c58c <am_util_stdio_printf_init>
} // am_bsp_itm_printf_enable()
    d4da:	b007      	add	sp, #28
    d4dc:	f85d fb04 	ldr.w	pc, [sp], #4
    d4e0:	1000113c 	.word	0x1000113c
    d4e4:	000f4240 	.word	0x000f4240
    d4e8:	0000f3cc 	.word	0x0000f3cc
    d4ec:	0000dc2d 	.word	0x0000dc2d

0000d4f0 <am_hal_cachectrl_config>:
//  Configure the cache with given and recommended settings, but do not enable.
//
//*****************************************************************************
uint32_t
am_hal_cachectrl_config(const am_hal_cachectrl_config_t *psConfig)
{
    d4f0:	b530      	push	{r4, r5, lr}
    d4f2:	b083      	sub	sp, #12
    d4f4:	4605      	mov	r5, r0
    // accomplish that is to shut down the ID bits, leaving the cache enabled.
    // Once the instr and data caches have been disabled, we can safely set
    // any new configuration, including disabling the controller.
    //
#if AM_CMSIS_REGS
    AM_CRITICAL_BEGIN
    d4f6:	f000 fb1f 	bl	db38 <am_hal_interrupt_master_disable>
    CACHECTRL->CACHECFG &=
    d4fa:	4c11      	ldr	r4, [pc, #68]	; (d540 <am_hal_cachectrl_config+0x50>)
    AM_CRITICAL_BEGIN
    d4fc:	9001      	str	r0, [sp, #4]
    CACHECTRL->CACHECFG &=
    d4fe:	6823      	ldr	r3, [r4, #0]
    d500:	f423 7040 	bic.w	r0, r3, #768	; 0x300
    d504:	6020      	str	r0, [r4, #0]
        ~(CACHECTRL_CACHECFG_DCACHE_ENABLE_Msk  |
          CACHECTRL_CACHECFG_ICACHE_ENABLE_Msk);
    AM_CRITICAL_END
    d506:	9801      	ldr	r0, [sp, #4]
    d508:	f000 fb1a 	bl	db40 <am_hal_interrupt_master_set>
        _VAL2FLD(CACHECTRL_CACHECFG_ENABLE, 0)                              |
        _VAL2FLD(CACHECTRL_CACHECFG_CACHE_CLKGATE, 1)                       |
        _VAL2FLD(CACHECTRL_CACHECFG_CACHE_LS, 0)                            |
        _VAL2FLD(CACHECTRL_CACHECFG_DATA_CLKGATE, 1)                        |
        _VAL2FLD(CACHECTRL_CACHECFG_ENABLE_MONITOR, 0)                      |
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d50c:	78eb      	ldrb	r3, [r5, #3]
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d50e:	7828      	ldrb	r0, [r5, #0]
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d510:	78a9      	ldrb	r1, [r5, #2]
            (CACHECTRL_CACHECFG_ENABLE_NC1_Msk      |
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
        ((psConfig->eMode << CACHECTRL_CACHECFG_ICACHE_ENABLE_Pos) &
    d512:	786a      	ldrb	r2, [r5, #1]
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d514:	0100      	lsls	r0, r0, #4
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d516:	005d      	lsls	r5, r3, #1
    d518:	f005 0302 	and.w	r3, r5, #2
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d51c:	b2c5      	uxtb	r5, r0
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d51e:	432b      	orrs	r3, r5
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d520:	f443 1080 	orr.w	r0, r3, #1048576	; 0x100000
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d524:	0089      	lsls	r1, r1, #2
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d526:	f440 6380 	orr.w	r3, r0, #1024	; 0x400
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d52a:	f001 050c 	and.w	r5, r1, #12
        ((psConfig->eMode << CACHECTRL_CACHECFG_ICACHE_ENABLE_Pos) &
    d52e:	0212      	lsls	r2, r2, #8
    d530:	f402 7040 	and.w	r0, r2, #768	; 0x300
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d534:	432b      	orrs	r3, r5
    d536:	4303      	orrs	r3, r0

#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_cachectrl_enable()
    d538:	2000      	movs	r0, #0
    CACHECTRL->CACHECFG =
    d53a:	6023      	str	r3, [r4, #0]
} // am_hal_cachectrl_enable()
    d53c:	b003      	add	sp, #12
    d53e:	bd30      	pop	{r4, r5, pc}
    d540:	40018000 	.word	0x40018000

0000d544 <am_hal_cachectrl_enable>:
//*****************************************************************************
uint32_t
am_hal_cachectrl_enable(void)
{
#if AM_CMSIS_REGS
    CACHECTRL->CACHECFG |= _VAL2FLD(CACHECTRL_CACHECFG_ENABLE, 1);
    d544:	4a03      	ldr	r2, [pc, #12]	; (d554 <am_hal_cachectrl_enable+0x10>)
    d546:	6813      	ldr	r3, [r2, #0]
    d548:	f043 0001 	orr.w	r0, r3, #1
    d54c:	6010      	str	r0, [r2, #0]
#else // AM_CMSIS_REGS
    AM_REG(CACHECTRL, CACHECFG) |= AM_REG_CACHECTRL_CACHECFG_ENABLE(1);
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
} // am_hal_cachectrl_enable()
    d54e:	2000      	movs	r0, #0
    d550:	4770      	bx	lr
    d552:	bf00      	nop
    d554:	40018000 	.word	0x40018000

0000d558 <am_hal_clkgen_control>:
am_hal_clkgen_control(am_hal_clkgen_control_e eControl, void *pArgs)
{
    uint32_t ui32Regval;

#if AM_CMSIS_REGS
    switch ( eControl )
    d558:	2809      	cmp	r0, #9
    d55a:	d852      	bhi.n	d602 <am_hal_clkgen_control+0xaa>
    d55c:	e8df f000 	tbb	[pc, r0]
    d560:	2b21190d 	.word	0x2b21190d
    d564:	51513d33 	.word	0x51513d33
    d568:	0547      	.short	0x0547
            ui32Regval |= _VAL2FLD(CLKGEN_HFADJ_HFADJEN, CLKGEN_HFADJ_HFADJEN_EN);
            CLKGEN->HFADJ = ui32Regval;
            break;

        case AM_HAL_CLKGEN_CONTROL_HFADJ_DISABLE:
            CLKGEN->HFADJ_b.HFADJEN = 0;
    d56a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000


    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;
    d56e:	2000      	movs	r0, #0
            CLKGEN->HFADJ_b.HFADJEN = 0;
    d570:	6a1a      	ldr	r2, [r3, #32]
    d572:	f36f 0200 	bfc	r2, #0, #1
    d576:	621a      	str	r2, [r3, #32]
            break;
    d578:	4770      	bx	lr
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d57a:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC;
    d57e:	2100      	movs	r1, #0
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d580:	2047      	movs	r0, #71	; 0x47
    d582:	f8cc 0014 	str.w	r0, [ip, #20]
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC;
    d586:	f8cc 1018 	str.w	r1, [ip, #24]
    return AM_HAL_STATUS_SUCCESS;
    d58a:	4608      	mov	r0, r1
            CLKGEN->CLKKEY         = 0;
    d58c:	f8cc 1014 	str.w	r1, [ip, #20]
            break;
    d590:	4770      	bx	lr
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d592:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d596:	2000      	movs	r0, #0
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d598:	68ca      	ldr	r2, [r1, #12]
    d59a:	f022 0301 	bic.w	r3, r2, #1
    d59e:	60cb      	str	r3, [r1, #12]
            break;
    d5a0:	4770      	bx	lr
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d5a2:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d5a6:	2000      	movs	r0, #0
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d5a8:	f8dc 200c 	ldr.w	r2, [ip, #12]
    d5ac:	f022 0302 	bic.w	r3, r2, #2
    d5b0:	f8cc 300c 	str.w	r3, [ip, #12]
            break;
    d5b4:	4770      	bx	lr
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d5b6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d5ba:	2000      	movs	r0, #0
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d5bc:	68d3      	ldr	r3, [r2, #12]
    d5be:	f043 0101 	orr.w	r1, r3, #1
    d5c2:	60d1      	str	r1, [r2, #12]
            break;
    d5c4:	4770      	bx	lr
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d5c6:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d5ca:	2000      	movs	r0, #0
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d5cc:	f8dc 300c 	ldr.w	r3, [ip, #12]
    d5d0:	f043 0102 	orr.w	r1, r3, #2
    d5d4:	f8cc 100c 	str.w	r1, [ip, #12]
            break;
    d5d8:	4770      	bx	lr
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d5da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
            CLKGEN->CLKKEY         = 0;
    d5de:	2200      	movs	r2, #0
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d5e0:	2047      	movs	r0, #71	; 0x47
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC_DIV2;
    d5e2:	2101      	movs	r1, #1
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d5e4:	6158      	str	r0, [r3, #20]
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC_DIV2;
    d5e6:	6199      	str	r1, [r3, #24]
    return AM_HAL_STATUS_SUCCESS;
    d5e8:	4610      	mov	r0, r2
            CLKGEN->CLKKEY         = 0;
    d5ea:	615a      	str	r2, [r3, #20]
            break;
    d5ec:	4770      	bx	lr
            if ( pArgs == 0 )
    d5ee:	b151      	cbz	r1, d606 <am_hal_clkgen_control+0xae>
    d5f0:	6808      	ldr	r0, [r1, #0]
    d5f2:	f040 0101 	orr.w	r1, r0, #1
            CLKGEN->HFADJ = ui32Regval;
    d5f6:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d5fa:	2000      	movs	r0, #0
            CLKGEN->HFADJ = ui32Regval;
    d5fc:	f8cc 1020 	str.w	r1, [ip, #32]
            break;
    d600:	4770      	bx	lr
            return AM_HAL_STATUS_INVALID_ARG;
    d602:	2006      	movs	r0, #6
} // am_hal_clkgen_control()
    d604:	4770      	bx	lr
    d606:	4901      	ldr	r1, [pc, #4]	; (d60c <am_hal_clkgen_control+0xb4>)
    d608:	e7f5      	b.n	d5f6 <am_hal_clkgen_control+0x9e>
    d60a:	bf00      	nop
    d60c:	0025b801 	.word	0x0025b801

0000d610 <am_hal_clkgen_status_get>:
uint32_t
am_hal_clkgen_status_get(am_hal_clkgen_status_t *psStatus)
{
    uint32_t ui32Status;

    if ( psStatus == NULL )
    d610:	b1a8      	cbz	r0, d63e <am_hal_clkgen_status_get+0x2e>
{
    d612:	b410      	push	{r4}
        return AM_HAL_STATUS_INVALID_ARG;
    }

#if AM_CMSIS_REGS
    psStatus->ui32SysclkFreq =
        CLKGEN->CCTRL_b.CORESEL                     ?
    d614:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
            AM_HAL_CLKGEN_FREQ_MAX_HZ / 2           :
    d618:	490a      	ldr	r1, [pc, #40]	; (d644 <am_hal_clkgen_status_get+0x34>)
        CLKGEN->CCTRL_b.CORESEL                     ?
    d61a:	6994      	ldr	r4, [r2, #24]
            AM_HAL_CLKGEN_FREQ_MAX_HZ / 2           :
    d61c:	4b0a      	ldr	r3, [pc, #40]	; (d648 <am_hal_clkgen_status_get+0x38>)
    d61e:	f014 0f01 	tst.w	r4, #1
    d622:	bf08      	it	eq
    d624:	460b      	moveq	r3, r1
    psStatus->ui32SysclkFreq =
    d626:	6003      	str	r3, [r0, #0]
            AM_HAL_CLKGEN_FREQ_MAX_HZ;

    ui32Status = CLKGEN->STATUS;
    d628:	69d3      	ldr	r3, [r2, #28]
        _FLD2VAL(CLKGEN_STATUS_OMODE, ui32Status)   ?
            AM_HAL_CLKGEN_STATUS_RTCOSC_LFRC        :
            AM_HAL_CLKGEN_STATUS_RTCOSC_XTAL;

    psStatus->bXtalFailure =
        _FLD2VAL(CLKGEN_STATUS_OSCF, ui32Status);
    d62a:	f3c3 0440 	ubfx	r4, r3, #1, #1
        _FLD2VAL(CLKGEN_STATUS_OMODE, ui32Status)   ?
    d62e:	f003 0201 	and.w	r2, r3, #1
        _FLD2VAL(CLKGEN_STATUS_OSCF, ui32Status);
    d632:	7204      	strb	r4, [r0, #8]
    psStatus->eRTCOSC =
    d634:	6042      	str	r2, [r0, #4]
        AM_BFX(CLKGEN, STATUS, OSCF, ui32Status);
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_clkgen_status_get()
    d636:	f85d 4b04 	ldr.w	r4, [sp], #4
    return AM_HAL_STATUS_SUCCESS;
    d63a:	2000      	movs	r0, #0
} // am_hal_clkgen_status_get()
    d63c:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    d63e:	2006      	movs	r0, #6
    d640:	4770      	bx	lr
    d642:	bf00      	nop
    d644:	02dc6c00 	.word	0x02dc6c00
    d648:	016e3600 	.word	0x016e3600

0000d64c <am_hal_flash_delay>:
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d64c:	4b00      	ldr	r3, [pc, #0]	; (d650 <am_hal_flash_delay+0x4>)
    d64e:	4718      	bx	r3
    d650:	0800009d 	.word	0x0800009d

0000d654 <am_hal_flash_delay_status_check>:
//*****************************************************************************
uint32_t
am_hal_flash_delay_status_check(uint32_t ui32usMaxDelay, uint32_t ui32Address,
                                uint32_t ui32Mask, uint32_t ui32Value,
                                bool bIsEqual)
{
    d654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d658:	f89d e020 	ldrb.w	lr, [sp, #32]
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d65c:	f8df 8248 	ldr.w	r8, [pc, #584]	; d8a8 <am_hal_flash_delay_status_check+0x254>
{
    d660:	4607      	mov	r7, r0
    d662:	460c      	mov	r4, r1
    d664:	4615      	mov	r5, r2
    d666:	461e      	mov	r6, r3
    d668:	f1be 0f00 	cmp.w	lr, #0
    d66c:	f000 808e 	beq.w	d78c <am_hal_flash_delay_status_check+0x138>
    d670:	f010 0907 	ands.w	r9, r0, #7
    d674:	d044      	beq.n	d700 <am_hal_flash_delay_status_check+0xac>
        //
        // Check the status
        //
        if ( bIsEqual )
        {
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d676:	680b      	ldr	r3, [r1, #0]
    d678:	4013      	ands	r3, r2
    d67a:	429e      	cmp	r6, r3
    d67c:	f000 8083 	beq.w	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d680:	2001      	movs	r0, #1
    d682:	47c0      	blx	r8
    d684:	f1b9 0f01 	cmp.w	r9, #1
    d688:	f107 37ff 	add.w	r7, r7, #4294967295
    d68c:	d038      	beq.n	d700 <am_hal_flash_delay_status_check+0xac>
    d68e:	f1b9 0f02 	cmp.w	r9, #2
    d692:	d02e      	beq.n	d6f2 <am_hal_flash_delay_status_check+0x9e>
    d694:	f1b9 0f03 	cmp.w	r9, #3
    d698:	d024      	beq.n	d6e4 <am_hal_flash_delay_status_check+0x90>
    d69a:	f1b9 0f04 	cmp.w	r9, #4
    d69e:	d01a      	beq.n	d6d6 <am_hal_flash_delay_status_check+0x82>
    d6a0:	f1b9 0f05 	cmp.w	r9, #5
    d6a4:	d010      	beq.n	d6c8 <am_hal_flash_delay_status_check+0x74>
    d6a6:	f1b9 0f06 	cmp.w	r9, #6
    d6aa:	d006      	beq.n	d6ba <am_hal_flash_delay_status_check+0x66>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d6ac:	6820      	ldr	r0, [r4, #0]
    d6ae:	4028      	ands	r0, r5
    d6b0:	4286      	cmp	r6, r0
    d6b2:	d068      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d6b4:	2001      	movs	r0, #1
    d6b6:	47c0      	blx	r8
    d6b8:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d6ba:	6821      	ldr	r1, [r4, #0]
    d6bc:	4029      	ands	r1, r5
    d6be:	428e      	cmp	r6, r1
    d6c0:	d061      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d6c2:	2001      	movs	r0, #1
    d6c4:	47c0      	blx	r8
    d6c6:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d6c8:	6822      	ldr	r2, [r4, #0]
    d6ca:	402a      	ands	r2, r5
    d6cc:	4296      	cmp	r6, r2
    d6ce:	d05a      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d6d0:	2001      	movs	r0, #1
    d6d2:	47c0      	blx	r8
    d6d4:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d6d6:	6823      	ldr	r3, [r4, #0]
    d6d8:	402b      	ands	r3, r5
    d6da:	429e      	cmp	r6, r3
    d6dc:	d053      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d6de:	2001      	movs	r0, #1
    d6e0:	47c0      	blx	r8
    d6e2:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d6e4:	6820      	ldr	r0, [r4, #0]
    d6e6:	4028      	ands	r0, r5
    d6e8:	4286      	cmp	r6, r0
    d6ea:	d04c      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d6ec:	2001      	movs	r0, #1
    d6ee:	47c0      	blx	r8
    d6f0:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d6f2:	6821      	ldr	r1, [r4, #0]
    d6f4:	4029      	ands	r1, r5
    d6f6:	428e      	cmp	r6, r1
    d6f8:	d045      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d6fa:	2001      	movs	r0, #1
    d6fc:	3f01      	subs	r7, #1
    d6fe:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d700:	6822      	ldr	r2, [r4, #0]
    d702:	402a      	ands	r2, r5
    d704:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d706:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d70a:	d03c      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
            {
                return AM_HAL_STATUS_SUCCESS;
            }
        }

        if ( ui32usMaxDelay-- )
    d70c:	2f00      	cmp	r7, #0
    d70e:	f000 80c8 	beq.w	d8a2 <am_hal_flash_delay_status_check+0x24e>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d712:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d714:	6823      	ldr	r3, [r4, #0]
    d716:	402b      	ands	r3, r5
    d718:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d71a:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d71e:	d032      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d720:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d722:	6821      	ldr	r1, [r4, #0]
    d724:	4029      	ands	r1, r5
    d726:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d728:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d72c:	d02b      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d72e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d730:	6822      	ldr	r2, [r4, #0]
    d732:	402a      	ands	r2, r5
    d734:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d736:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d73a:	d024      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d73c:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d73e:	6823      	ldr	r3, [r4, #0]
    d740:	402b      	ands	r3, r5
    d742:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d744:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d748:	d01d      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d74a:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d74c:	6821      	ldr	r1, [r4, #0]
    d74e:	4029      	ands	r1, r5
    d750:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d752:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d756:	d016      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d758:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d75a:	6822      	ldr	r2, [r4, #0]
    d75c:	402a      	ands	r2, r5
    d75e:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d760:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d764:	d00f      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d766:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d768:	6820      	ldr	r0, [r4, #0]
    d76a:	4028      	ands	r0, r5
    d76c:	4286      	cmp	r6, r0
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d76e:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d772:	d008      	beq.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d774:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d776:	6822      	ldr	r2, [r4, #0]
    d778:	402a      	ands	r2, r5
    d77a:	4296      	cmp	r6, r2
    d77c:	f1a7 0708 	sub.w	r7, r7, #8
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d780:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d784:	d1c2      	bne.n	d70c <am_hal_flash_delay_status_check+0xb8>
                return AM_HAL_STATUS_SUCCESS;
    d786:	2000      	movs	r0, #0
        }
    }

    return AM_HAL_STATUS_TIMEOUT;

} // am_hal_flash_delay_status_check()
    d788:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    d78c:	f010 0907 	ands.w	r9, r0, #7
    d790:	d043      	beq.n	d81a <am_hal_flash_delay_status_check+0x1c6>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d792:	680b      	ldr	r3, [r1, #0]
    d794:	4013      	ands	r3, r2
    d796:	429e      	cmp	r6, r3
    d798:	d1f5      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d79a:	2001      	movs	r0, #1
    d79c:	47c0      	blx	r8
    d79e:	f1b9 0f01 	cmp.w	r9, #1
    d7a2:	f107 37ff 	add.w	r7, r7, #4294967295
    d7a6:	d038      	beq.n	d81a <am_hal_flash_delay_status_check+0x1c6>
    d7a8:	f1b9 0f02 	cmp.w	r9, #2
    d7ac:	d02e      	beq.n	d80c <am_hal_flash_delay_status_check+0x1b8>
    d7ae:	f1b9 0f03 	cmp.w	r9, #3
    d7b2:	d024      	beq.n	d7fe <am_hal_flash_delay_status_check+0x1aa>
    d7b4:	f1b9 0f04 	cmp.w	r9, #4
    d7b8:	d01a      	beq.n	d7f0 <am_hal_flash_delay_status_check+0x19c>
    d7ba:	f1b9 0f05 	cmp.w	r9, #5
    d7be:	d010      	beq.n	d7e2 <am_hal_flash_delay_status_check+0x18e>
    d7c0:	f1b9 0f06 	cmp.w	r9, #6
    d7c4:	d006      	beq.n	d7d4 <am_hal_flash_delay_status_check+0x180>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d7c6:	6821      	ldr	r1, [r4, #0]
    d7c8:	4029      	ands	r1, r5
    d7ca:	428e      	cmp	r6, r1
    d7cc:	d1db      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7ce:	2001      	movs	r0, #1
    d7d0:	47c0      	blx	r8
    d7d2:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d7d4:	6822      	ldr	r2, [r4, #0]
    d7d6:	402a      	ands	r2, r5
    d7d8:	4296      	cmp	r6, r2
    d7da:	d1d4      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7dc:	2001      	movs	r0, #1
    d7de:	47c0      	blx	r8
    d7e0:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d7e2:	6820      	ldr	r0, [r4, #0]
    d7e4:	4028      	ands	r0, r5
    d7e6:	4286      	cmp	r6, r0
    d7e8:	d1cd      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7ea:	2001      	movs	r0, #1
    d7ec:	47c0      	blx	r8
    d7ee:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d7f0:	6823      	ldr	r3, [r4, #0]
    d7f2:	402b      	ands	r3, r5
    d7f4:	429e      	cmp	r6, r3
    d7f6:	d1c6      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7f8:	2001      	movs	r0, #1
    d7fa:	47c0      	blx	r8
    d7fc:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d7fe:	6821      	ldr	r1, [r4, #0]
    d800:	4029      	ands	r1, r5
    d802:	428e      	cmp	r6, r1
    d804:	d1bf      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d806:	2001      	movs	r0, #1
    d808:	47c0      	blx	r8
    d80a:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d80c:	6822      	ldr	r2, [r4, #0]
    d80e:	402a      	ands	r2, r5
    d810:	4296      	cmp	r6, r2
    d812:	d1b8      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d814:	2001      	movs	r0, #1
    d816:	3f01      	subs	r7, #1
    d818:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d81a:	6823      	ldr	r3, [r4, #0]
    d81c:	402b      	ands	r3, r5
    d81e:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d820:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d824:	d1af      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
        if ( ui32usMaxDelay-- )
    d826:	2f00      	cmp	r7, #0
    d828:	d03b      	beq.n	d8a2 <am_hal_flash_delay_status_check+0x24e>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d82a:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d82c:	6821      	ldr	r1, [r4, #0]
    d82e:	4029      	ands	r1, r5
    d830:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d832:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d836:	d1a6      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d838:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d83a:	6822      	ldr	r2, [r4, #0]
    d83c:	402a      	ands	r2, r5
    d83e:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d840:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d844:	d19f      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d846:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d848:	6823      	ldr	r3, [r4, #0]
    d84a:	402b      	ands	r3, r5
    d84c:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d84e:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d852:	d198      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d854:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d856:	6821      	ldr	r1, [r4, #0]
    d858:	4029      	ands	r1, r5
    d85a:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d85c:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d860:	d191      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d862:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d864:	6822      	ldr	r2, [r4, #0]
    d866:	402a      	ands	r2, r5
    d868:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d86a:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d86e:	d18a      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d870:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d872:	6823      	ldr	r3, [r4, #0]
    d874:	402b      	ands	r3, r5
    d876:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d878:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d87c:	d183      	bne.n	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d87e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d880:	6820      	ldr	r0, [r4, #0]
    d882:	4028      	ands	r0, r5
    d884:	4286      	cmp	r6, r0
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d886:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d88a:	f47f af7c 	bne.w	d786 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d88e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d890:	6823      	ldr	r3, [r4, #0]
    d892:	402b      	ands	r3, r5
    d894:	429e      	cmp	r6, r3
    d896:	f1a7 0708 	sub.w	r7, r7, #8
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d89a:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d89e:	d0c2      	beq.n	d826 <am_hal_flash_delay_status_check+0x1d2>
    d8a0:	e771      	b.n	d786 <am_hal_flash_delay_status_check+0x132>
    return AM_HAL_STATUS_TIMEOUT;
    d8a2:	2004      	movs	r0, #4
    d8a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    d8a8:	0800009d 	.word	0x0800009d

0000d8ac <am_hal_gpio_pinconfig>:
    uint32_t ui32Padreg, ui32AltPadCfg, ui32GPCfg;
    uint32_t ui32Funcsel, ui32PowerSw;
    bool bClearEnable = false;

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( ui32Pin > 49 )
    d8ac:	2831      	cmp	r0, #49	; 0x31
    d8ae:	d901      	bls.n	d8b4 <am_hal_gpio_pinconfig+0x8>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    d8b0:	2006      	movs	r0, #6
    d8b2:	4770      	bx	lr
{
    d8b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ui32GPCfg = ui32Padreg = ui32AltPadCfg = 0;

    //
    // Get the requested function and/or power switch.
    //
    ui32Funcsel = bfGpioCfg.uFuncSel;
    d8b8:	f001 0307 	and.w	r3, r1, #7
    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;

    //
    // Check for invalid configuration requests.
    //
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    d8bc:	f011 04e0 	ands.w	r4, r1, #224	; 0xe0
{
    d8c0:	b087      	sub	sp, #28
    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;
    d8c2:	ea4f 05c3 	mov.w	r5, r3, lsl #3
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    d8c6:	d014      	beq.n	d8f2 <am_hal_gpio_pinconfig+0x46>
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);

        //
        // Check for specific pullup or pulldown settings.
        //
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    d8c8:	f3c1 1642 	ubfx	r6, r1, #5, #3
    d8cc:	1db2      	adds	r2, r6, #6
    d8ce:	f002 0707 	and.w	r7, r2, #7
    d8d2:	2f03      	cmp	r7, #3
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);
    d8d4:	f045 0501 	orr.w	r5, r5, #1
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    d8d8:	f200 80ab 	bhi.w	da32 <am_hal_gpio_pinconfig+0x186>
             (bfGpioCfg.ePullup <= AM_HAL_GPIO_PIN_PULLUP_24K) )
        {
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
                           PADREG_FLD_76_S);
#ifdef AM_HAL_ENABLE_API_VALIDATION
            if ( !(g_ui8Bit76Capabilities[ui32Pin] & CAP_PUP) )
    d8dc:	4a85      	ldr	r2, [pc, #532]	; (daf4 <am_hal_gpio_pinconfig+0x248>)
    d8de:	5c17      	ldrb	r7, [r2, r0]
    d8e0:	07ff      	lsls	r7, r7, #31
    d8e2:	d403      	bmi.n	d8ec <am_hal_gpio_pinconfig+0x40>
            {
                return AM_HAL_GPIO_ERR_PULLUP;
    d8e4:	4884      	ldr	r0, [pc, #528]	; (daf8 <am_hal_gpio_pinconfig+0x24c>)

    AM_CRITICAL_END

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_gpio_pinconfig()
    d8e6:	b007      	add	sp, #28
    d8e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
    d8ec:	1eb4      	subs	r4, r6, #2
    d8ee:	ea45 1584 	orr.w	r5, r5, r4, lsl #6
    ui32PowerSw = bfGpioCfg.ePowerSw;
    d8f2:	f3c1 06c1 	ubfx	r6, r1, #3, #2
    if ( ui32PowerSw != AM_HAL_GPIO_PIN_POWERSW_NONE )
    d8f6:	2e00      	cmp	r6, #0
    d8f8:	f040 8095 	bne.w	da26 <am_hal_gpio_pinconfig+0x17a>
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    d8fc:	4a7f      	ldr	r2, [pc, #508]	; (dafc <am_hal_gpio_pinconfig+0x250>)
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    d8fe:	4f80      	ldr	r7, [pc, #512]	; (db00 <am_hal_gpio_pinconfig+0x254>)
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    d900:	5c16      	ldrb	r6, [r2, r0]
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    d902:	f817 8000 	ldrb.w	r8, [r7, r0]
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    d906:	411e      	asrs	r6, r3
    d908:	f016 0f01 	tst.w	r6, #1
    d90c:	bf0c      	ite	eq
    d90e:	2600      	moveq	r6, #0
    d910:	2602      	movne	r6, #2
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    d912:	4543      	cmp	r3, r8
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    d914:	ea45 0506 	orr.w	r5, r5, r6
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    d918:	f000 8097 	beq.w	da4a <am_hal_gpio_pinconfig+0x19e>
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    d91c:	f3c1 3341 	ubfx	r3, r1, #13, #2
    d920:	00df      	lsls	r7, r3, #3
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    d922:	f3c1 2907 	ubfx	r9, r1, #8, #8
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    d926:	f007 0408 	and.w	r4, r7, #8
                     (((bfGpioCfg.eIntDir >> 1) & 0x1) << GPIOCFG_FLD_INCFG_S);
    d92a:	105a      	asrs	r2, r3, #1
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
    d92c:	f3c1 2681 	ubfx	r6, r1, #10, #2
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    d930:	f009 070c 	and.w	r7, r9, #12
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    d934:	ea42 0346 	orr.w	r3, r2, r6, lsl #1
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    d938:	f3c1 3a00 	ubfx	sl, r1, #12, #1
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    d93c:	2f04      	cmp	r7, #4
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    d93e:	ea43 0804 	orr.w	r8, r3, r4
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    d942:	ea45 054a 	orr.w	r5, r5, sl, lsl #1
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    d946:	f000 808d 	beq.w	da64 <am_hal_gpio_pinconfig+0x1b8>
    ui32B = *((uint32_t*)cfg2);
    d94a:	4a6e      	ldr	r2, [pc, #440]	; (db04 <am_hal_gpio_pinconfig+0x258>)
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    d94c:	6816      	ldr	r6, [r2, #0]
    d94e:	1b8c      	subs	r4, r1, r6
    d950:	fab4 f384 	clz	r3, r4
    d954:	095f      	lsrs	r7, r3, #5
    d956:	9700      	str	r7, [sp, #0]
        if ( bfGpioCfg.eIntDir == 0 )
    d958:	f019 0f60 	tst.w	r9, #96	; 0x60
            ui32GPCfg |= (bfGpioCfg.eGPRdZero << GPIOCFG_FLD_INCFG_S);
    d95c:	bf04      	itt	eq
    d95e:	f3c1 37c0 	ubfxeq	r7, r1, #15, #1
    d962:	f367 0800 	bfieq	r8, r7, #0, #1
    d966:	0087      	lsls	r7, r0, #2
    switch ( bfGpioCfg.eDriveStrength )
    d968:	f3c1 2101 	ubfx	r1, r1, #8, #2
    d96c:	2902      	cmp	r1, #2
    d96e:	ea4f 04c0 	mov.w	r4, r0, lsl #3
    d972:	d07a      	beq.n	da6a <am_hal_gpio_pinconfig+0x1be>
    d974:	d87f      	bhi.n	da76 <am_hal_gpio_pinconfig+0x1ca>
    d976:	2901      	cmp	r1, #1
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    d978:	bf08      	it	eq
    d97a:	f045 0504 	orreq.w	r5, r5, #4
    d97e:	f004 0a18 	and.w	sl, r4, #24
            break;
    d982:	2200      	movs	r2, #0
    d984:	4604      	mov	r4, r0
    d986:	9203      	str	r2, [sp, #12]
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    d988:	f04f 0b0f 	mov.w	fp, #15
    ui32GPCfgShft       = ((ui32Pin & 0x7) << 2);
    d98c:	f007 021c 	and.w	r2, r7, #28
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    d990:	485d      	ldr	r0, [pc, #372]	; (db08 <am_hal_gpio_pinconfig+0x25c>)
    ui32AltpadAddr      = (uint32_t)&GPIO->ALTPADCFGA + (ui32Pin & ~0x3);
    d992:	495e      	ldr	r1, [pc, #376]	; (db0c <am_hal_gpio_pinconfig+0x260>)
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    d994:	4f5e      	ldr	r7, [pc, #376]	; (db10 <am_hal_gpio_pinconfig+0x264>)
    d996:	9702      	str	r7, [sp, #8]
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    d998:	fa0b f302 	lsl.w	r3, fp, r2
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    d99c:	f04f 0cff 	mov.w	ip, #255	; 0xff
    d9a0:	fa0c f60a 	lsl.w	r6, ip, sl
    ui32AltpadAddr      = (uint32_t)&GPIO->ALTPADCFGA + (ui32Pin & ~0x3);
    d9a4:	9101      	str	r1, [sp, #4]
    ui32GPCfg     <<= ui32GPCfgShft;
    d9a6:	fa08 f802 	lsl.w	r8, r8, r2
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    d9aa:	43df      	mvns	r7, r3
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    d9ac:	ea00 0954 	and.w	r9, r0, r4, lsr #1
    AM_CRITICAL_BEGIN
    d9b0:	f000 f8c2 	bl	db38 <am_hal_interrupt_master_disable>
    d9b4:	9005      	str	r0, [sp, #20]
    if ( bClearEnable )
    d9b6:	e89d 0009 	ldmia.w	sp, {r0, r3}
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    d9ba:	f024 0b03 	bic.w	fp, r4, #3
    ui32Padreg    <<= ui32PadShft;
    d9be:	fa05 f50a 	lsl.w	r5, r5, sl
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    d9c2:	f10b 4a80 	add.w	sl, fp, #1073741824	; 0x40000000
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    d9c6:	43f6      	mvns	r6, r6
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    d9c8:	f50a 3a80 	add.w	sl, sl, #65536	; 0x10000
    if ( bClearEnable )
    d9cc:	9902      	ldr	r1, [sp, #8]
    d9ce:	9a03      	ldr	r2, [sp, #12]
    d9d0:	b150      	cbz	r0, d9e8 <am_hal_gpio_pinconfig+0x13c>
        am_hal_gpio_output_tristate_disable(ui32Pin);
    d9d2:	f004 001f 	and.w	r0, r4, #31
    d9d6:	ea4f 1e54 	mov.w	lr, r4, lsr #5
    d9da:	f04f 0c01 	mov.w	ip, #1
    d9de:	4c4d      	ldr	r4, [pc, #308]	; (db14 <am_hal_gpio_pinconfig+0x268>)
    d9e0:	fa0c f000 	lsl.w	r0, ip, r0
    d9e4:	f844 002e 	str.w	r0, [r4, lr, lsl #2]
    GPIO->PADKEY = GPIO_PADKEY_PADKEY_Key;
    d9e8:	484b      	ldr	r0, [pc, #300]	; (db18 <am_hal_gpio_pinconfig+0x26c>)
    d9ea:	2473      	movs	r4, #115	; 0x73
    d9ec:	6604      	str	r4, [r0, #96]	; 0x60
    AM_REGVAL(ui32PadregAddr)  = (AM_REGVAL(ui32PadregAddr) & ui32PadClearMask)   | ui32Padreg;
    d9ee:	f8da 4000 	ldr.w	r4, [sl]
    d9f2:	4034      	ands	r4, r6
    d9f4:	4325      	orrs	r5, r4
    d9f6:	f8ca 5000 	str.w	r5, [sl]
    AM_REGVAL(ui32GPCfgAddr)   = (AM_REGVAL(ui32GPCfgAddr)  & ui32GPCfgClearMask) | ui32GPCfg;
    d9fa:	f859 5001 	ldr.w	r5, [r9, r1]
    d9fe:	402f      	ands	r7, r5
    da00:	ea47 0708 	orr.w	r7, r7, r8
    da04:	f849 7001 	str.w	r7, [r9, r1]
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    da08:	f85b 1003 	ldr.w	r1, [fp, r3]
    da0c:	400e      	ands	r6, r1
    da0e:	4332      	orrs	r2, r6
    GPIO->PADKEY = 0;
    da10:	2600      	movs	r6, #0
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    da12:	f84b 2003 	str.w	r2, [fp, r3]
    GPIO->PADKEY = 0;
    da16:	6606      	str	r6, [r0, #96]	; 0x60
    AM_CRITICAL_END
    da18:	9805      	ldr	r0, [sp, #20]
    da1a:	f000 f891 	bl	db40 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    da1e:	4630      	mov	r0, r6
} // am_hal_gpio_pinconfig()
    da20:	b007      	add	sp, #28
    da22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    da26:	2e01      	cmp	r6, #1
    da28:	d015      	beq.n	da56 <am_hal_gpio_pinconfig+0x1aa>
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    da2a:	2e02      	cmp	r6, #2
    da2c:	d030      	beq.n	da90 <am_hal_gpio_pinconfig+0x1e4>
            return AM_HAL_GPIO_ERR_PWRSW;
    da2e:	483b      	ldr	r0, [pc, #236]	; (db1c <am_hal_gpio_pinconfig+0x270>)
    da30:	e759      	b.n	d8e6 <am_hal_gpio_pinconfig+0x3a>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLDOWN )
    da32:	2cc0      	cmp	r4, #192	; 0xc0
    da34:	d027      	beq.n	da86 <am_hal_gpio_pinconfig+0x1da>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLUP_WEAK )
    da36:	2c20      	cmp	r4, #32
    da38:	f47f af5b 	bne.w	d8f2 <am_hal_gpio_pinconfig+0x46>
            if ( g_ui8Bit76Capabilities[ui32Pin] & (CAP_PUP | CAP_PDN) )
    da3c:	4c2d      	ldr	r4, [pc, #180]	; (daf4 <am_hal_gpio_pinconfig+0x248>)
    da3e:	5c26      	ldrb	r6, [r4, r0]
    da40:	f016 0f09 	tst.w	r6, #9
    da44:	f47f af4e 	bne.w	d8e4 <am_hal_gpio_pinconfig+0x38>
    da48:	e753      	b.n	d8f2 <am_hal_gpio_pinconfig+0x46>
        if ( bfGpioCfg.uIOMnum > IOMNUM_MAX )
    da4a:	f3c1 4202 	ubfx	r2, r1, #16, #3
    da4e:	2a07      	cmp	r2, #7
    da50:	d125      	bne.n	da9e <am_hal_gpio_pinconfig+0x1f2>
            return AM_HAL_GPIO_ERR_INVCE;   // Invalid CE specified
    da52:	4833      	ldr	r0, [pc, #204]	; (db20 <am_hal_gpio_pinconfig+0x274>)
    da54:	e747      	b.n	d8e6 <am_hal_gpio_pinconfig+0x3a>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
    da56:	4c27      	ldr	r4, [pc, #156]	; (daf4 <am_hal_gpio_pinconfig+0x248>)
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    da58:	5c26      	ldrb	r6, [r4, r0]
    da5a:	07b4      	lsls	r4, r6, #30
    da5c:	d5e7      	bpl.n	da2e <am_hal_gpio_pinconfig+0x182>
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
    da5e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
    da62:	e74b      	b.n	d8fc <am_hal_gpio_pinconfig+0x50>
            bClearEnable = true;
    da64:	2701      	movs	r7, #1
    da66:	9700      	str	r7, [sp, #0]
    da68:	e776      	b.n	d958 <am_hal_gpio_pinconfig+0xac>
    da6a:	f004 0a18 	and.w	sl, r4, #24
    da6e:	2301      	movs	r3, #1
    da70:	fa03 f20a 	lsl.w	r2, r3, sl
            break;
    da74:	e786      	b.n	d984 <am_hal_gpio_pinconfig+0xd8>
    da76:	f004 0a18 	and.w	sl, r4, #24
    da7a:	2601      	movs	r6, #1
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    da7c:	f045 0504 	orr.w	r5, r5, #4
    da80:	fa06 f20a 	lsl.w	r2, r6, sl
            break;
    da84:	e77e      	b.n	d984 <am_hal_gpio_pinconfig+0xd8>
            if ( ui32Pin != 20 )
    da86:	2814      	cmp	r0, #20
    da88:	f43f af33 	beq.w	d8f2 <am_hal_gpio_pinconfig+0x46>
                return AM_HAL_GPIO_ERR_PULLDOWN;
    da8c:	4825      	ldr	r0, [pc, #148]	; (db24 <am_hal_gpio_pinconfig+0x278>)
    da8e:	e72a      	b.n	d8e6 <am_hal_gpio_pinconfig+0x3a>
                  (g_ui8Bit76Capabilities[ui32Pin] & CAP_VSS) )
    da90:	4a18      	ldr	r2, [pc, #96]	; (daf4 <am_hal_gpio_pinconfig+0x248>)
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    da92:	5c17      	ldrb	r7, [r2, r0]
    da94:	077a      	lsls	r2, r7, #29
    da96:	d5ca      	bpl.n	da2e <am_hal_gpio_pinconfig+0x182>
            ui32Padreg |= 0x2 << PADREG_FLD_76_S;
    da98:	f045 0580 	orr.w	r5, r5, #128	; 0x80
    da9c:	e72e      	b.n	d8fc <am_hal_gpio_pinconfig+0x50>
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    da9e:	4c22      	ldr	r4, [pc, #136]	; (db28 <am_hal_gpio_pinconfig+0x27c>)
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    daa0:	f3c1 4cc1 	ubfx	ip, r1, #19, #2
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    daa4:	f814 8020 	ldrb.w	r8, [r4, r0, lsl #2]
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    daa8:	ea4c 1602 	orr.w	r6, ip, r2, lsl #4
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    daac:	45b0      	cmp	r8, r6
    daae:	d010      	beq.n	dad2 <am_hal_gpio_pinconfig+0x226>
    dab0:	0087      	lsls	r7, r0, #2
    dab2:	eb04 0907 	add.w	r9, r4, r7
    dab6:	f899 3001 	ldrb.w	r3, [r9, #1]
    daba:	42b3      	cmp	r3, r6
    dabc:	d015      	beq.n	daea <am_hal_gpio_pinconfig+0x23e>
    dabe:	f899 2002 	ldrb.w	r2, [r9, #2]
    dac2:	42b2      	cmp	r2, r6
    dac4:	d00f      	beq.n	dae6 <am_hal_gpio_pinconfig+0x23a>
    dac6:	f899 4003 	ldrb.w	r4, [r9, #3]
    daca:	42b4      	cmp	r4, r6
    dacc:	d00f      	beq.n	daee <am_hal_gpio_pinconfig+0x242>
            return AM_HAL_GPIO_ERR_INVCEPIN;
    dace:	4817      	ldr	r0, [pc, #92]	; (db2c <am_hal_gpio_pinconfig+0x280>)
    dad0:	e709      	b.n	d8e6 <am_hal_gpio_pinconfig+0x3a>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    dad2:	2600      	movs	r6, #0
    dad4:	0087      	lsls	r7, r0, #2
        ui32GPCfg |= (ui32Outcfg       << GPIOCFG_FLD_OUTCFG_S) |
    dad6:	0072      	lsls	r2, r6, #1
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    dad8:	f3c1 5e40 	ubfx	lr, r1, #21, #1
    bool bClearEnable = false;
    dadc:	2300      	movs	r3, #0
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    dade:	ea42 08ce 	orr.w	r8, r2, lr, lsl #3
    bool bClearEnable = false;
    dae2:	9300      	str	r3, [sp, #0]
    dae4:	e740      	b.n	d968 <am_hal_gpio_pinconfig+0xbc>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    dae6:	2602      	movs	r6, #2
    dae8:	e7f5      	b.n	dad6 <am_hal_gpio_pinconfig+0x22a>
    daea:	2601      	movs	r6, #1
    daec:	e7f3      	b.n	dad6 <am_hal_gpio_pinconfig+0x22a>
    daee:	2603      	movs	r6, #3
    daf0:	e7f1      	b.n	dad6 <am_hal_gpio_pinconfig+0x22a>
    daf2:	bf00      	nop
    daf4:	0000f3d8 	.word	0x0000f3d8
    daf8:	08000100 	.word	0x08000100
    dafc:	0000f40c 	.word	0x0000f40c
    db00:	0000f508 	.word	0x0000f508
    db04:	0000f3d4 	.word	0x0000f3d4
    db08:	7ffffffc 	.word	0x7ffffffc
    db0c:	400100e0 	.word	0x400100e0
    db10:	40010040 	.word	0x40010040
    db14:	400100b4 	.word	0x400100b4
    db18:	40010000 	.word	0x40010000
    db1c:	08000102 	.word	0x08000102
    db20:	08000103 	.word	0x08000103
    db24:	08000101 	.word	0x08000101
    db28:	0000f440 	.word	0x0000f440
    db2c:	08000104 	.word	0x08000104

0000db30 <am_hal_interrupt_master_enable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_enable(void)
{
    __asm("    mrs     r0, PRIMASK");
    db30:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsie i");
    db34:	b662      	cpsie	i
    __asm("    bx lr");
    db36:	4770      	bx	lr

0000db38 <am_hal_interrupt_master_disable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
    db38:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
    db3c:	b672      	cpsid	i
    __asm("    bx lr");
    db3e:	4770      	bx	lr

0000db40 <am_hal_interrupt_master_set>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
    db40:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
    db44:	4770      	bx	lr
    db46:	bf00      	nop

0000db48 <am_hal_itm_enable>:
#if AM_CMSIS_REGS
    //
    // To be able to access ITM registers, set the Trace Enable bit
    // in the Debug Exception and Monitor Control Register (DEMCR).
    //
    CoreDebug->DEMCR |= _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    db48:	4a0b      	ldr	r2, [pc, #44]	; (db78 <am_hal_itm_enable+0x30>)
    db4a:	68d3      	ldr	r3, [r2, #12]
    db4c:	f043 7080 	orr.w	r0, r3, #16777216	; 0x1000000
    db50:	60d0      	str	r0, [r2, #12]
    while ( !(CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1)) );
    db52:	68d1      	ldr	r1, [r2, #12]
    db54:	01cb      	lsls	r3, r1, #7
    db56:	d5fc      	bpl.n	db52 <am_hal_itm_enable+0xa>

    //
    // Write the key to the ITM Lock Access register to unlock the ITM_TCR.
    //
    ITM->LAR = ITM_LAR_KEYVAL;
    db58:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    db5c:	4b07      	ldr	r3, [pc, #28]	; (db7c <am_hal_itm_enable+0x34>)
    ITM->TER = 0xFFFFFFFF;

    //
    // Write to the ITM control and status register.
    //
    ITM->TCR =
    db5e:	4a08      	ldr	r2, [pc, #32]	; (db80 <am_hal_itm_enable+0x38>)
    ITM->LAR = ITM_LAR_KEYVAL;
    db60:	f8cc 3fb0 	str.w	r3, [ip, #4016]	; 0xfb0
    ITM->TPR = 0x0000000F;
    db64:	200f      	movs	r0, #15
    ITM->TER = 0xFFFFFFFF;
    db66:	f04f 31ff 	mov.w	r1, #4294967295
    ITM->TPR = 0x0000000F;
    db6a:	f8cc 0e40 	str.w	r0, [ip, #3648]	; 0xe40
    ITM->TER = 0xFFFFFFFF;
    db6e:	f8cc 1e00 	str.w	r1, [ip, #3584]	; 0xe00
    ITM->TCR =
    db72:	f8cc 2e80 	str.w	r2, [ip, #3712]	; 0xe80
    db76:	4770      	bx	lr
    db78:	e000edf0 	.word	0xe000edf0
    db7c:	c5acce55 	.word	0xc5acce55
    db80:	00150511 	.word	0x00150511

0000db84 <am_hal_itm_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_itm_disable(void)
{
    db84:	b510      	push	{r4, lr}

#if AM_CMSIS_REGS
    if ( MCUCTRL->TPIUCTRL == 0 )
    db86:	4b24      	ldr	r3, [pc, #144]	; (dc18 <am_hal_itm_disable+0x94>)
    db88:	f8d3 0250 	ldr.w	r0, [r3, #592]	; 0x250
    db8c:	b9b0      	cbnz	r0, dbbc <am_hal_itm_disable+0x38>
    CoreDebug->DEMCR |= _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    db8e:	4923      	ldr	r1, [pc, #140]	; (dc1c <am_hal_itm_disable+0x98>)
    db90:	68ca      	ldr	r2, [r1, #12]
    db92:	f042 7480 	orr.w	r4, r2, #16777216	; 0x1000000
    db96:	60cc      	str	r4, [r1, #12]
    while ( !(CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1)) );
    db98:	68cb      	ldr	r3, [r1, #12]
    db9a:	01da      	lsls	r2, r3, #7
    db9c:	d5fc      	bpl.n	db98 <am_hal_itm_disable+0x14>
    ITM->LAR = ITM_LAR_KEYVAL;
    db9e:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    dba2:	481f      	ldr	r0, [pc, #124]	; (dc20 <am_hal_itm_disable+0x9c>)
    ITM->TCR =
    dba4:	4a1f      	ldr	r2, [pc, #124]	; (dc24 <am_hal_itm_disable+0xa0>)
    ITM->LAR = ITM_LAR_KEYVAL;
    dba6:	f8cc 0fb0 	str.w	r0, [ip, #4016]	; 0xfb0
    ITM->TPR = 0x0000000F;
    dbaa:	240f      	movs	r4, #15
    ITM->TER = 0xFFFFFFFF;
    dbac:	f04f 31ff 	mov.w	r1, #4294967295
    ITM->TPR = 0x0000000F;
    dbb0:	f8cc 4e40 	str.w	r4, [ip, #3648]	; 0xe40
    ITM->TER = 0xFFFFFFFF;
    dbb4:	f8cc 1e00 	str.w	r1, [ip, #3584]	; 0xe00
    ITM->TCR =
    dbb8:	f8cc 2e80 	str.w	r2, [ip, #3712]	; 0xe80
{
    //
    // Make sure the ITM/TPIU is not busy.
    //
#if AM_CMSIS_REGS
    while (ITM->TCR & _VAL2FLD(ITM_TCR_BUSY, 1));
    dbbc:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
    dbc0:	f8d4 3e80 	ldr.w	r3, [r4, #3712]	; 0xe80
    dbc4:	021b      	lsls	r3, r3, #8
    dbc6:	d4fb      	bmi.n	dbc0 <am_hal_itm_disable+0x3c>
#endif // AM_CMSIS_REGS

    //
    // wait for 50us for the data to flush out
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    dbc8:	f240 20f7 	movw	r0, #759	; 0x2f7
    dbcc:	f7ff fd3e 	bl	d64c <am_hal_flash_delay>
    ITM->LAR = ITM_LAR_KEYVAL;
    dbd0:	4813      	ldr	r0, [pc, #76]	; (dc20 <am_hal_itm_disable+0x9c>)
        while ( ITM->TCR  & (_VAL2FLD(ITM_TCR_ITMENA, 1)  |  _VAL2FLD(ITM_TCR_BUSY, 1)) );
    dbd2:	4915      	ldr	r1, [pc, #84]	; (dc28 <am_hal_itm_disable+0xa4>)
    ITM->LAR = ITM_LAR_KEYVAL;
    dbd4:	f8c4 0fb0 	str.w	r0, [r4, #4016]	; 0xfb0
        ITM->TCR &= ~_VAL2FLD(ITM_TCR_ITMENA, 1);
    dbd8:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    ITM->LAR = ITM_LAR_KEYVAL;
    dbdc:	2064      	movs	r0, #100	; 0x64
        ITM->TCR &= ~_VAL2FLD(ITM_TCR_ITMENA, 1);
    dbde:	f8dc 2e80 	ldr.w	r2, [ip, #3712]	; 0xe80
    dbe2:	f022 0401 	bic.w	r4, r2, #1
    dbe6:	f8cc 4e80 	str.w	r4, [ip, #3712]	; 0xe80
        while ( ITM->TCR  & (_VAL2FLD(ITM_TCR_ITMENA, 1)  |  _VAL2FLD(ITM_TCR_BUSY, 1)) );
    dbea:	f8dc 3e80 	ldr.w	r3, [ip, #3712]	; 0xe80
    dbee:	420b      	tst	r3, r1
    dbf0:	d1fb      	bne.n	dbea <am_hal_itm_disable+0x66>
    for (int ix = 0; ix < 100; ix++)
    dbf2:	3801      	subs	r0, #1
    dbf4:	d1f3      	bne.n	dbde <am_hal_itm_disable+0x5a>
    CoreDebug->DEMCR &= ~_VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    dbf6:	4909      	ldr	r1, [pc, #36]	; (dc1c <am_hal_itm_disable+0x98>)
    dbf8:	68ca      	ldr	r2, [r1, #12]
    dbfa:	f022 7480 	bic.w	r4, r2, #16777216	; 0x1000000
    dbfe:	60cc      	str	r4, [r1, #12]
    while ( CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1) );
    dc00:	68cb      	ldr	r3, [r1, #12]
    dc02:	f013 7080 	ands.w	r0, r3, #16777216	; 0x1000000
    dc06:	d1fb      	bne.n	dc00 <am_hal_itm_disable+0x7c>
    MCUCTRL->TPIUCTRL =
    dc08:	4903      	ldr	r1, [pc, #12]	; (dc18 <am_hal_itm_disable+0x94>)
    dc0a:	f8c1 0250 	str.w	r0, [r1, #592]	; 0x250
    while (MCUCTRL->TPIUCTRL);
    dc0e:	f8d1 2250 	ldr.w	r2, [r1, #592]	; 0x250
    dc12:	2a00      	cmp	r2, #0
    dc14:	d1fb      	bne.n	dc0e <am_hal_itm_disable+0x8a>
}
    dc16:	bd10      	pop	{r4, pc}
    dc18:	40020000 	.word	0x40020000
    dc1c:	e000edf0 	.word	0xe000edf0
    dc20:	c5acce55 	.word	0xc5acce55
    dc24:	00150511 	.word	0x00150511
    dc28:	00800001 	.word	0x00800001

0000dc2c <am_hal_itm_print>:
    uint32_t ui32Length = 0;

    //
    // Determine the length of the string.
    //
    while (*(pcString + ui32Length))
    dc2c:	7803      	ldrb	r3, [r0, #0]
    dc2e:	b1b3      	cbz	r3, dc5e <am_hal_itm_print+0x32>
{
    dc30:	b410      	push	{r4}
    dc32:	4602      	mov	r2, r0
    while (*(pcString + ui32Length))
    dc34:	2400      	movs	r4, #0
    dc36:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    {
        ui32Length++;
    dc3a:	3401      	adds	r4, #1
    while (*(pcString + ui32Length))
    dc3c:	2900      	cmp	r1, #0
    dc3e:	d1fa      	bne.n	dc36 <am_hal_itm_print+0xa>
    dc40:	1901      	adds	r1, r0, r4
    while (!AM_REGVAL(ui32StimAddr));
    dc42:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    while (ui32Length)
    {
            //
            // Print string out the ITM.
            //
            am_hal_itm_stimulus_reg_byte_write(0, (uint8_t)*pcString++);
    dc46:	f810 2b01 	ldrb.w	r2, [r0], #1
    while (!AM_REGVAL(ui32StimAddr));
    dc4a:	f8dc 3000 	ldr.w	r3, [ip]
    dc4e:	2b00      	cmp	r3, #0
    dc50:	d0fb      	beq.n	dc4a <am_hal_itm_print+0x1e>
    while (ui32Length)
    dc52:	4288      	cmp	r0, r1
    *((volatile uint8_t *) ui32StimAddr) = ui8Value;
    dc54:	f88c 2000 	strb.w	r2, [ip]
    while (ui32Length)
    dc58:	d1f5      	bne.n	dc46 <am_hal_itm_print+0x1a>
            //
            // Subtract from length.
            //
            ui32Length--;
    }
}
    dc5a:	f85d 4b04 	ldr.w	r4, [sp], #4
    dc5e:	4770      	bx	lr

0000dc60 <am_hal_mcuctrl_info_get>:
am_hal_mcuctrl_info_get(am_hal_mcuctrl_infoget_e eInfoGet, void *pInfo)
{
    am_hal_mcuctrl_feature_t *psFeature;
    uint32_t ui32Feature;

    if ( pInfo == NULL )
    dc60:	b141      	cbz	r1, dc74 <am_hal_mcuctrl_info_get+0x14>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    }

#if AM_CMSIS_REGS
    switch ( eInfoGet )
    dc62:	2801      	cmp	r0, #1
{
    dc64:	b4f0      	push	{r4, r5, r6, r7}
    switch ( eInfoGet )
    dc66:	d03a      	beq.n	dcde <am_hal_mcuctrl_info_get+0x7e>
    dc68:	d322      	bcc.n	dcb0 <am_hal_mcuctrl_info_get+0x50>
    dc6a:	2802      	cmp	r0, #2
    dc6c:	d004      	beq.n	dc78 <am_hal_mcuctrl_info_get+0x18>
        case AM_HAL_MCUCTRL_INFO_FAULT_STATUS:
            mcuctrl_fault_status((am_hal_mcuctrl_fault_t*)pInfo);
            break;

        default:
            return AM_HAL_STATUS_INVALID_ARG;
    dc6e:	2006      	movs	r0, #6
    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;

} // am_hal_mcuctrl_info_get()
    dc70:	bcf0      	pop	{r4, r5, r6, r7}
    dc72:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    dc74:	2006      	movs	r0, #6
    dc76:	4770      	bx	lr
    ui32FaultStat = MCUCTRL->FAULTSTATUS;
    dc78:	4a41      	ldr	r2, [pc, #260]	; (dd80 <am_hal_mcuctrl_info_get+0x120>)
    psFault->ui32ICODE |= MCUCTRL->ICODEFAULTADDR;
    dc7a:	684c      	ldr	r4, [r1, #4]
    ui32FaultStat = MCUCTRL->FAULTSTATUS;
    dc7c:	f8d2 31cc 	ldr.w	r3, [r2, #460]	; 0x1cc
    psFault->ui32SYS |= MCUCTRL->SYSFAULTADDR;
    dc80:	6948      	ldr	r0, [r1, #20]
    psFault->bICODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_ICODEFAULT_Msk);
    dc82:	f003 0601 	and.w	r6, r3, #1
    psFault->bDCODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_DCODEFAULT_Msk);
    dc86:	f3c3 0540 	ubfx	r5, r3, #1, #1
    psFault->bSYS   = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_SYSFAULT_Msk);
    dc8a:	f3c3 0780 	ubfx	r7, r3, #2, #1
    psFault->bDCODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_DCODEFAULT_Msk);
    dc8e:	720d      	strb	r5, [r1, #8]
    psFault->bSYS   = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_SYSFAULT_Msk);
    dc90:	740f      	strb	r7, [r1, #16]
    psFault->bICODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_ICODEFAULT_Msk);
    dc92:	700e      	strb	r6, [r1, #0]
    psFault->ui32DCODE = MCUCTRL->DCODEFAULTADDR;
    dc94:	f8d2 31c4 	ldr.w	r3, [r2, #452]	; 0x1c4
    dc98:	60cb      	str	r3, [r1, #12]
    psFault->ui32ICODE |= MCUCTRL->ICODEFAULTADDR;
    dc9a:	f8d2 61c0 	ldr.w	r6, [r2, #448]	; 0x1c0
    dc9e:	4334      	orrs	r4, r6
    dca0:	604c      	str	r4, [r1, #4]
    psFault->ui32SYS |= MCUCTRL->SYSFAULTADDR;
    dca2:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
    dca6:	4310      	orrs	r0, r2
    dca8:	6148      	str	r0, [r1, #20]
} // am_hal_mcuctrl_info_get()
    dcaa:	bcf0      	pop	{r4, r5, r6, r7}
    return AM_HAL_STATUS_SUCCESS;
    dcac:	2000      	movs	r0, #0
} // am_hal_mcuctrl_info_get()
    dcae:	4770      	bx	lr
            ui32Feature = MCUCTRL->FEATUREENABLE;
    dcb0:	4c33      	ldr	r4, [pc, #204]	; (dd80 <am_hal_mcuctrl_info_get+0x120>)
    dcb2:	69a5      	ldr	r5, [r4, #24]
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BURSTAVAIL, ui32Feature);
    dcb4:	f3c5 1080 	ubfx	r0, r5, #6, #1
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BLEAVAIL, ui32Feature);
    dcb8:	f3c5 0780 	ubfx	r7, r5, #2, #1
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BURSTAVAIL, ui32Feature);
    dcbc:	7008      	strb	r0, [r1, #0]
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BLEAVAIL, ui32Feature);
    dcbe:	704f      	strb	r7, [r1, #1]
            ui32Feature = MCUCTRL->BOOTLOADER;
    dcc0:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
                _FLD2VAL(MCUCTRL_BOOTLOADER_SECBOOTFEATURE, ui32Feature);
    dcc4:	f3c3 6681 	ubfx	r6, r3, #26, #2
            psFeature->ui8SecBootFeature =
    dcc8:	710e      	strb	r6, [r1, #4]
            ui32Feature = MCUCTRL->SKU;
    dcca:	6964      	ldr	r4, [r4, #20]
                _FLD2VAL(MCUCTRL_SKU_ALLOWBLE, ui32Feature);
    dccc:	f3c4 0240 	ubfx	r2, r4, #1, #1
                _FLD2VAL(MCUCTRL_SKU_ALLOWBURST, ui32Feature);
    dcd0:	f004 0501 	and.w	r5, r4, #1
    dcd4:	70cd      	strb	r5, [r1, #3]
    return AM_HAL_STATUS_SUCCESS;
    dcd6:	2000      	movs	r0, #0
                _FLD2VAL(MCUCTRL_SKU_ALLOWBLE, ui32Feature);
    dcd8:	708a      	strb	r2, [r1, #2]
} // am_hal_mcuctrl_info_get()
    dcda:	bcf0      	pop	{r4, r5, r6, r7}
    dcdc:	4770      	bx	lr
    psDevice->ui32ChipPN = MCUCTRL->CHIPPN;
    dcde:	4a28      	ldr	r2, [pc, #160]	; (dd80 <am_hal_mcuctrl_info_get+0x120>)
        g_am_hal_mcuctrl_flash_size[
    dce0:	4c28      	ldr	r4, [pc, #160]	; (dd84 <am_hal_mcuctrl_info_get+0x124>)
    psDevice->ui32ChipPN = MCUCTRL->CHIPPN;
    dce2:	6813      	ldr	r3, [r2, #0]
    dce4:	600b      	str	r3, [r1, #0]
    psDevice->ui32ChipID0 = MCUCTRL->CHIPID0;
    dce6:	6850      	ldr	r0, [r2, #4]
    dce8:	6048      	str	r0, [r1, #4]
    psDevice->ui32ChipID1 = MCUCTRL->CHIPID1;
    dcea:	6897      	ldr	r7, [r2, #8]
    dcec:	608f      	str	r7, [r1, #8]
    psDevice->ui32ChipRev = MCUCTRL->CHIPREV;
    dcee:	68d6      	ldr	r6, [r2, #12]
    dcf0:	60ce      	str	r6, [r1, #12]
    psDevice->ui32VendorID = MCUCTRL->VENDORID;
    dcf2:	6915      	ldr	r5, [r2, #16]
        g_am_hal_mcuctrl_sram_size[
    dcf4:	4824      	ldr	r0, [pc, #144]	; (dd88 <am_hal_mcuctrl_info_get+0x128>)
    psDevice->ui32VendorID = MCUCTRL->VENDORID;
    dcf6:	610d      	str	r5, [r1, #16]
            (psDevice->ui32ChipPN & MCUCTRL_CHIPPN_PARTNUM_FLASHSIZE_M) >>
    dcf8:	f3c3 5c03 	ubfx	ip, r3, #20, #4
            (psDevice->ui32ChipPN & MCUCTRL_CHIPPN_PARTNUM_SRAMSIZE_M) >>
    dcfc:	f3c3 4703 	ubfx	r7, r3, #16, #4
    psDevice->ui32SKU = MCUCTRL->SKU;
    dd00:	6956      	ldr	r6, [r2, #20]
    psDevice->ui32SRAMSize =
    dd02:	f850 5027 	ldr.w	r5, [r0, r7, lsl #2]
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    dd06:	4a21      	ldr	r2, [pc, #132]	; (dd8c <am_hal_mcuctrl_info_get+0x12c>)
    psDevice->ui32FlashSize =
    dd08:	f854 402c 	ldr.w	r4, [r4, ip, lsl #2]
    psDevice->ui32SKU = MCUCTRL->SKU;
    dd0c:	614e      	str	r6, [r1, #20]
    psDevice->ui32Qualified = (psDevice->ui32ChipPN >> MCUCTRL_CHIPPN_PARTNUM_QUAL_S) & 0x1;
    dd0e:	f003 0301 	and.w	r3, r3, #1
    psDevice->ui32FlashSize =
    dd12:	61cc      	str	r4, [r1, #28]
    psDevice->ui32SRAMSize =
    dd14:	620d      	str	r5, [r1, #32]
    psDevice->ui32Qualified = (psDevice->ui32ChipPN >> MCUCTRL_CHIPPN_PARTNUM_QUAL_S) & 0x1;
    dd16:	618b      	str	r3, [r1, #24]
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    dd18:	f8d2 70e0 	ldr.w	r7, [r2, #224]	; 0xe0
    psDevice->ui32JedecPN |= JEDEC->PID1_b.PNH4 << 8;
    dd1c:	f8d2 00e4 	ldr.w	r0, [r2, #228]	; 0xe4
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    dd20:	b2fe      	uxtb	r6, r7
    psDevice->ui32JedecPN |= JEDEC->PID1_b.PNH4 << 8;
    dd22:	f000 040f 	and.w	r4, r0, #15
    dd26:	ea46 2504 	orr.w	r5, r6, r4, lsl #8
    dd2a:	624d      	str	r5, [r1, #36]	; 0x24
    psDevice->ui32JedecJEPID  = JEDEC->PID1_b.JEPIDL << 0;
    dd2c:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
    psDevice->ui32JedecJEPID |= JEDEC->PID2_b.JEPIDH << 4;
    dd30:	f8d2 70e8 	ldr.w	r7, [r2, #232]	; 0xe8
    psDevice->ui32JedecJEPID  = JEDEC->PID1_b.JEPIDL << 0;
    dd34:	f3c3 1603 	ubfx	r6, r3, #4, #4
    psDevice->ui32JedecJEPID |= JEDEC->PID2_b.JEPIDH << 4;
    dd38:	f007 0c0f 	and.w	ip, r7, #15
    dd3c:	ea46 100c 	orr.w	r0, r6, ip, lsl #4
    dd40:	6288      	str	r0, [r1, #40]	; 0x28
    psDevice->ui32JedecCHIPREV  = JEDEC->PID2_b.CHIPREVH4 << 4;
    dd42:	f8d2 40e8 	ldr.w	r4, [r2, #232]	; 0xe8
    psDevice->ui32JedecCHIPREV |= JEDEC->PID3_b.CHIPREVL4 << 0;
    dd46:	f8d2 50ec 	ldr.w	r5, [r2, #236]	; 0xec
    psDevice->ui32JedecCHIPREV  = JEDEC->PID2_b.CHIPREVH4 << 4;
    dd4a:	f004 03f0 	and.w	r3, r4, #240	; 0xf0
    psDevice->ui32JedecCHIPREV |= JEDEC->PID3_b.CHIPREVL4 << 0;
    dd4e:	f3c5 1703 	ubfx	r7, r5, #4, #4
    dd52:	433b      	orrs	r3, r7
    dd54:	62cb      	str	r3, [r1, #44]	; 0x2c
    psDevice->ui32JedecCID  = JEDEC->CID3_b.CID << 24;
    dd56:	f8d2 60fc 	ldr.w	r6, [r2, #252]	; 0xfc
    psDevice->ui32JedecCID |= JEDEC->CID2_b.CID << 16;
    dd5a:	f8d2 40f8 	ldr.w	r4, [r2, #248]	; 0xf8
    psDevice->ui32JedecCID |= JEDEC->CID1_b.CID <<  8;
    dd5e:	f8d2 00f4 	ldr.w	r0, [r2, #244]	; 0xf4
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    dd62:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
    psDevice->ui32JedecCID |= JEDEC->CID2_b.CID << 16;
    dd66:	b2e5      	uxtb	r5, r4
    dd68:	042b      	lsls	r3, r5, #16
    dd6a:	ea43 6706 	orr.w	r7, r3, r6, lsl #24
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    dd6e:	b2d6      	uxtb	r6, r2
    dd70:	4337      	orrs	r7, r6
    psDevice->ui32JedecCID |= JEDEC->CID1_b.CID <<  8;
    dd72:	b2c4      	uxtb	r4, r0
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    dd74:	ea47 2004 	orr.w	r0, r7, r4, lsl #8
    dd78:	6308      	str	r0, [r1, #48]	; 0x30
    return AM_HAL_STATUS_SUCCESS;
    dd7a:	2000      	movs	r0, #0
} // am_hal_mcuctrl_info_get()
    dd7c:	bcf0      	pop	{r4, r5, r6, r7}
    dd7e:	4770      	bx	lr
    dd80:	40020000 	.word	0x40020000
    dd84:	0000f53c 	.word	0x0000f53c
    dd88:	0000f57c 	.word	0x0000f57c
    dd8c:	f0000f00 	.word	0xf0000f00

0000dd90 <am_hal_pwrctrl_periph_enable>:
//  Enable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_enable(am_hal_pwrctrl_periph_e ePeripheral)
{
    dd90:	b570      	push	{r4, r5, r6, lr}
    dd92:	b082      	sub	sp, #8
    dd94:	4604      	mov	r4, r0
// #### INTERNAL END ####

    //
    // Enable power control for the given device.
    //
    AM_CRITICAL_BEGIN
    dd96:	f7ff fecf 	bl	db38 <am_hal_interrupt_master_disable>
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    dd9a:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    dd9e:	008c      	lsls	r4, r1, #2
    dda0:	4e0e      	ldr	r6, [pc, #56]	; (dddc <am_hal_pwrctrl_periph_enable+0x4c>)
    dda2:	4d0f      	ldr	r5, [pc, #60]	; (dde0 <am_hal_pwrctrl_periph_enable+0x50>)
    AM_CRITICAL_BEGIN
    dda4:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    dda6:	592a      	ldr	r2, [r5, r4]
    dda8:	68b3      	ldr	r3, [r6, #8]
    ddaa:	4313      	orrs	r3, r2
    ddac:	60b3      	str	r3, [r6, #8]
    AM_CRITICAL_END
    ddae:	9801      	ldr	r0, [sp, #4]

    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WFE; wait_usecs += 10)
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));

        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    ddb0:	442c      	add	r4, r5
    AM_CRITICAL_END
    ddb2:	f7ff fec5 	bl	db40 <am_hal_interrupt_master_set>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    ddb6:	2077      	movs	r0, #119	; 0x77
    ddb8:	f7ff fc48 	bl	d64c <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    ddbc:	69b0      	ldr	r0, [r6, #24]
    ddbe:	6864      	ldr	r4, [r4, #4]
    ddc0:	4220      	tst	r0, r4
    ddc2:	d103      	bne.n	ddcc <am_hal_pwrctrl_periph_enable+0x3c>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    ddc4:	2077      	movs	r0, #119	; 0x77
    ddc6:	f7ff fc41 	bl	d64c <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    ddca:	69b3      	ldr	r3, [r6, #24]
    }

    //
    // Check the device status.
    //
    if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0 )
    ddcc:	4903      	ldr	r1, [pc, #12]	; (dddc <am_hal_pwrctrl_periph_enable+0x4c>)
    ddce:	698d      	ldr	r5, [r1, #24]
    ddd0:	4225      	tst	r5, r4
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
#endif // AM_CMSIS_REGS
}
    ddd2:	bf0c      	ite	eq
    ddd4:	2001      	moveq	r0, #1
    ddd6:	2000      	movne	r0, #0
    ddd8:	b002      	add	sp, #8
    ddda:	bd70      	pop	{r4, r5, r6, pc}
    dddc:	40021000 	.word	0x40021000
    dde0:	0000f5bc 	.word	0x0000f5bc

0000dde4 <am_hal_pwrctrl_periph_disable>:
//  Disable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_disable(am_hal_pwrctrl_periph_e ePeripheral)
{
    dde4:	b570      	push	{r4, r5, r6, lr}
    dde6:	b082      	sub	sp, #8
    dde8:	4604      	mov	r4, r0

    //
    // Disable power domain for the given device.
    //
#if AM_CMSIS_REGS
    AM_CRITICAL_BEGIN
    ddea:	f7ff fea5 	bl	db38 <am_hal_interrupt_master_disable>
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    ddee:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    ddf2:	008c      	lsls	r4, r1, #2
    ddf4:	4e0f      	ldr	r6, [pc, #60]	; (de34 <am_hal_pwrctrl_periph_disable+0x50>)
    ddf6:	4d10      	ldr	r5, [pc, #64]	; (de38 <am_hal_pwrctrl_periph_disable+0x54>)
    AM_CRITICAL_BEGIN
    ddf8:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    ddfa:	68b3      	ldr	r3, [r6, #8]
    ddfc:	592a      	ldr	r2, [r5, r4]
    ddfe:	ea23 0002 	bic.w	r0, r3, r2
    de02:	60b0      	str	r0, [r6, #8]
    AM_CRITICAL_END
    de04:	9801      	ldr	r0, [sp, #4]
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WFE; wait_usecs += 10)
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));

#if AM_CMSIS_REGS
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    de06:	442c      	add	r4, r5
    AM_CRITICAL_END
    de08:	f7ff fe9a 	bl	db40 <am_hal_interrupt_master_set>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    de0c:	2077      	movs	r0, #119	; 0x77
    de0e:	f7ff fc1d 	bl	d64c <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    de12:	69b1      	ldr	r1, [r6, #24]
    de14:	6864      	ldr	r4, [r4, #4]
    de16:	4221      	tst	r1, r4
    de18:	d003      	beq.n	de22 <am_hal_pwrctrl_periph_disable+0x3e>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    de1a:	2077      	movs	r0, #119	; 0x77
    de1c:	f7ff fc16 	bl	d64c <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    de20:	69b3      	ldr	r3, [r6, #24]

    //
    // Check the device status.
    //
#if AM_CMSIS_REGS
    if ( ( PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    de22:	4d04      	ldr	r5, [pc, #16]	; (de34 <am_hal_pwrctrl_periph_disable+0x50>)
    de24:	69ae      	ldr	r6, [r5, #24]
    de26:	4226      	tst	r6, r4
#endif // AM_CMSIS_REGS
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
}
    de28:	bf14      	ite	ne
    de2a:	2001      	movne	r0, #1
    de2c:	2000      	moveq	r0, #0
    de2e:	b002      	add	sp, #8
    de30:	bd70      	pop	{r4, r5, r6, pc}
    de32:	bf00      	nop
    de34:	40021000 	.word	0x40021000
    de38:	0000f5bc 	.word	0x0000f5bc

0000de3c <am_hal_pwrctrl_low_power_init>:
//  Initialize system for low power configuration.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_low_power_init(void)
{
    de3c:	b530      	push	{r4, r5, lr}

#if AM_CMSIS_REGS
    //
    // Check if the BLE is already enabled.
    //
    if ( PWRCTRL->DEVPWRSTATUS_b.BLEL == 0)
    de3e:	4c1b      	ldr	r4, [pc, #108]	; (deac <am_hal_pwrctrl_low_power_init+0x70>)
    de40:	69a3      	ldr	r3, [r4, #24]
    de42:	05db      	lsls	r3, r3, #23
{
    de44:	b083      	sub	sp, #12
    if ( PWRCTRL->DEVPWRSTATUS_b.BLEL == 0)
    de46:	d502      	bpl.n	de4e <am_hal_pwrctrl_low_power_init+0x12>
            AM_BFW(MCUCTRL, BLEBUCK2,  BLEBUCKTONLOWTRIM, 0xF);
        }
    }
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
    de48:	2000      	movs	r0, #0
}
    de4a:	b003      	add	sp, #12
    de4c:	bd30      	pop	{r4, r5, pc}
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    de4e:	4d18      	ldr	r5, [pc, #96]	; (deb0 <am_hal_pwrctrl_low_power_init+0x74>)
        ui32Status = am_hal_flash_delay_status_check(10000,
    de50:	4918      	ldr	r1, [pc, #96]	; (deb4 <am_hal_pwrctrl_low_power_init+0x78>)
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    de52:	2001      	movs	r0, #1
        ui32Status = am_hal_flash_delay_status_check(10000,
    de54:	2307      	movs	r3, #7
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    de56:	61a8      	str	r0, [r5, #24]
        ui32Status = am_hal_flash_delay_status_check(10000,
    de58:	461a      	mov	r2, r3
    de5a:	9000      	str	r0, [sp, #0]
    de5c:	f242 7010 	movw	r0, #10000	; 0x2710
    de60:	f7ff fbf8 	bl	d654 <am_hal_flash_delay_status_check>
        if (AM_HAL_STATUS_SUCCESS != ui32Status)
    de64:	b110      	cbz	r0, de6c <am_hal_pwrctrl_low_power_init+0x30>
            return AM_HAL_STATUS_TIMEOUT;
    de66:	2004      	movs	r0, #4
}
    de68:	b003      	add	sp, #12
    de6a:	bd30      	pop	{r4, r5, pc}
        PWRCTRL->SUPPLYSRC |= _VAL2FLD(PWRCTRL_SUPPLYSRC_BLEBUCKEN,
    de6c:	6821      	ldr	r1, [r4, #0]
    de6e:	f041 0201 	orr.w	r2, r1, #1
    de72:	6022      	str	r2, [r4, #0]
        PWRCTRL->MISC |= _VAL2FLD(PWRCTRL_MISC_MEMVRLPBLE,
    de74:	6a63      	ldr	r3, [r4, #36]	; 0x24
    de76:	f043 0140 	orr.w	r1, r3, #64	; 0x40
    de7a:	6261      	str	r1, [r4, #36]	; 0x24
        if ( APOLLO3_A0 )
    de7c:	68ec      	ldr	r4, [r5, #12]
    de7e:	b2e2      	uxtb	r2, r4
    de80:	2a11      	cmp	r2, #17
    de82:	d1e1      	bne.n	de48 <am_hal_pwrctrl_low_power_init+0xc>
            MCUCTRL->SIMOBUCK4_b.SIMOBUCKCLKDIVSEL = 0x0;
    de84:	f8d5 335c 	ldr.w	r3, [r5, #860]	; 0x35c
    de88:	f360 5356 	bfi	r3, r0, #21, #2
    de8c:	f8c5 335c 	str.w	r3, [r5, #860]	; 0x35c
            MCUCTRL->BLEBUCK2_b.BLEBUCKTONHITRIM   = 0xF;
    de90:	f8d5 1368 	ldr.w	r1, [r5, #872]	; 0x368
    de94:	240f      	movs	r4, #15
    de96:	f364 118b 	bfi	r1, r4, #6, #6
    de9a:	f8c5 1368 	str.w	r1, [r5, #872]	; 0x368
            MCUCTRL->BLEBUCK2_b.BLEBUCKTONLOWTRIM  = 0xF;
    de9e:	f8d5 2368 	ldr.w	r2, [r5, #872]	; 0x368
    dea2:	f364 0205 	bfi	r2, r4, #0, #6
    dea6:	f8c5 2368 	str.w	r2, [r5, #872]	; 0x368
    deaa:	e7ce      	b.n	de4a <am_hal_pwrctrl_low_power_init+0xe>
    deac:	40021000 	.word	0x40021000
    deb0:	40020000 	.word	0x40020000
    deb4:	40020018 	.word	0x40020018

0000deb8 <am_hal_reset_control>:
//
//*****************************************************************************
uint32_t
am_hal_reset_control(am_hal_reset_control_e eControl, void *pArgs)
{
    switch ( eControl )
    deb8:	2803      	cmp	r0, #3
    deba:	d81a      	bhi.n	def2 <am_hal_reset_control+0x3a>
    debc:	e8df f000 	tbb	[pc, r0]
    dec0:	02080c12 	.word	0x02080c12
        case AM_HAL_RESET_CONTROL_TPIU_RESET:
            //
            // Reset the TPIU.
            //
#if AM_CMSIS_REGS
            RSTGEN->TPIURST = _VAL2FLD(RSTGEN_TPIURST_TPIURST, 1);
    dec4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    dec8:	2201      	movs	r2, #1
    deca:	615a      	str	r2, [r3, #20]
    }

    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;
    decc:	2000      	movs	r0, #0
            break;
    dece:	4770      	bx	lr
            RSTGEN->STAT = 0;
    ded0:	4909      	ldr	r1, [pc, #36]	; (def8 <am_hal_reset_control+0x40>)
    ded2:	2000      	movs	r0, #0
    ded4:	6008      	str	r0, [r1, #0]
            break;
    ded6:	4770      	bx	lr
            RSTGEN->SWPOI =
    ded8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
    dedc:	231b      	movs	r3, #27
    dede:	6043      	str	r3, [r0, #4]
    return AM_HAL_STATUS_SUCCESS;
    dee0:	2000      	movs	r0, #0
            break;
    dee2:	4770      	bx	lr
            RSTGEN->SWPOR =
    dee4:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
    dee8:	22d4      	movs	r2, #212	; 0xd4
    deea:	f8cc 2008 	str.w	r2, [ip, #8]
    return AM_HAL_STATUS_SUCCESS;
    deee:	2000      	movs	r0, #0
            break;
    def0:	4770      	bx	lr
            return AM_HAL_STATUS_INVALID_ARG;
    def2:	2006      	movs	r0, #6

} // am_hal_reset_control()
    def4:	4770      	bx	lr
    def6:	bf00      	nop
    def8:	4ffff000 	.word	0x4ffff000

0000defc <am_hal_reset_status_get>:
uint32_t
am_hal_reset_status_get(am_hal_reset_status_t *psStatus)
{
    uint32_t ui32Status;

    if ( psStatus == NULL )
    defc:	b338      	cbz	r0, df4e <am_hal_reset_status_get+0x52>
{
    defe:	b4f0      	push	{r4, r5, r6, r7}

    //
    // Retrieve the reset generator status bits
    //
#if AM_CMSIS_REGS
    ui32Status = RSTGEN->STAT;
    df00:	4b14      	ldr	r3, [pc, #80]	; (df54 <am_hal_reset_status_get+0x58>)
    df02:	681b      	ldr	r3, [r3, #0]
    psStatus->eStatus      = (am_hal_reset_status_e)ui32Status;
    df04:	8003      	strh	r3, [r0, #0]
    psStatus->bEXTStat     = _FLD2VAL(RSTGEN_STAT_EXRSTAT, ui32Status);
    df06:	f003 0501 	and.w	r5, r3, #1
    psStatus->bPORStat     = _FLD2VAL(RSTGEN_STAT_PORSTAT, ui32Status);
    df0a:	f3c3 0440 	ubfx	r4, r3, #1, #1
    psStatus->bBODStat     = _FLD2VAL(RSTGEN_STAT_BORSTAT, ui32Status);
    df0e:	f3c3 0180 	ubfx	r1, r3, #2, #1
    psStatus->bSWPORStat   = _FLD2VAL(RSTGEN_STAT_SWRSTAT, ui32Status);
    df12:	f3c3 02c0 	ubfx	r2, r3, #3, #1
    psStatus->bSWPOIStat   = _FLD2VAL(RSTGEN_STAT_POIRSTAT, ui32Status);
    df16:	f3c3 1700 	ubfx	r7, r3, #4, #1
    psStatus->bDBGRStat    = _FLD2VAL(RSTGEN_STAT_DBGRSTAT, ui32Status);
    df1a:	f3c3 1640 	ubfx	r6, r3, #5, #1
    psStatus->bEXTStat     = _FLD2VAL(RSTGEN_STAT_EXRSTAT, ui32Status);
    df1e:	7085      	strb	r5, [r0, #2]
    psStatus->bPORStat     = _FLD2VAL(RSTGEN_STAT_PORSTAT, ui32Status);
    df20:	70c4      	strb	r4, [r0, #3]
    psStatus->bWDTStat     = _FLD2VAL(RSTGEN_STAT_WDRSTAT, ui32Status);
    df22:	f3c3 1580 	ubfx	r5, r3, #6, #1
    psStatus->bBOUnregStat = _FLD2VAL(RSTGEN_STAT_BOUSTAT, ui32Status);
    df26:	f3c3 14c0 	ubfx	r4, r3, #7, #1
    psStatus->bBODStat     = _FLD2VAL(RSTGEN_STAT_BORSTAT, ui32Status);
    df2a:	7101      	strb	r1, [r0, #4]
    psStatus->bSWPORStat   = _FLD2VAL(RSTGEN_STAT_SWRSTAT, ui32Status);
    df2c:	7142      	strb	r2, [r0, #5]
    psStatus->bBOCOREStat  = _FLD2VAL(RSTGEN_STAT_BOCSTAT, ui32Status);
    df2e:	f3c3 2100 	ubfx	r1, r3, #8, #1
    psStatus->bBOMEMStat   = _FLD2VAL(RSTGEN_STAT_BOFSTAT, ui32Status);
    df32:	f3c3 2240 	ubfx	r2, r3, #9, #1
    psStatus->bBOBLEStat   = _FLD2VAL(RSTGEN_STAT_BOBSTAT, ui32Status);
    df36:	f3c3 2380 	ubfx	r3, r3, #10, #1
    psStatus->bSWPOIStat   = _FLD2VAL(RSTGEN_STAT_POIRSTAT, ui32Status);
    df3a:	7187      	strb	r7, [r0, #6]
    psStatus->bDBGRStat    = _FLD2VAL(RSTGEN_STAT_DBGRSTAT, ui32Status);
    df3c:	71c6      	strb	r6, [r0, #7]
    psStatus->bWDTStat     = _FLD2VAL(RSTGEN_STAT_WDRSTAT, ui32Status);
    df3e:	7205      	strb	r5, [r0, #8]
    psStatus->bBOUnregStat = _FLD2VAL(RSTGEN_STAT_BOUSTAT, ui32Status);
    df40:	7244      	strb	r4, [r0, #9]
    psStatus->bBOCOREStat  = _FLD2VAL(RSTGEN_STAT_BOCSTAT, ui32Status);
    df42:	7281      	strb	r1, [r0, #10]
    psStatus->bBOMEMStat   = _FLD2VAL(RSTGEN_STAT_BOFSTAT, ui32Status);
    df44:	72c2      	strb	r2, [r0, #11]
    psStatus->bBOBLEStat   = _FLD2VAL(RSTGEN_STAT_BOBSTAT, ui32Status);
    df46:	7303      	strb	r3, [r0, #12]
    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;

} // am_hal_reset_status_get()
    df48:	bcf0      	pop	{r4, r5, r6, r7}
    return AM_HAL_STATUS_SUCCESS;
    df4a:	2000      	movs	r0, #0
} // am_hal_reset_status_get()
    df4c:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    df4e:	2006      	movs	r0, #6
    df50:	4770      	bx	lr
    df52:	bf00      	nop
    df54:	4ffff000 	.word	0x4ffff000

0000df58 <am_hal_rtc_osc_select>:
#if AM_CMSIS_REGS
#if 1//USE_CLKGEN
    if ( ui32OSC == AM_HAL_RTC_OSC_LFRC )
    {
        // Set bit to 1 for LFRC
        CLKGEN->OCTRL |= CLKGEN_OCTRL_OSEL_Msk;
    df58:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    if ( ui32OSC == AM_HAL_RTC_OSC_LFRC )
    df5c:	2801      	cmp	r0, #1
        CLKGEN->OCTRL |= CLKGEN_OCTRL_OSEL_Msk;
    df5e:	68d3      	ldr	r3, [r2, #12]
    df60:	bf0c      	ite	eq
    df62:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
        // Clear bit to 0 for XTAL
        CLKGEN->OCTRL &= ~CLKGEN_OCTRL_OSEL_Msk;
    df66:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
    df6a:	60d3      	str	r3, [r2, #12]
    df6c:	4770      	bx	lr
    df6e:	bf00      	nop

0000df70 <am_hal_rtc_osc_disable>:
    //
#if AM_CMSIS_REGS
#if USE_CLKGEN
    CLKGEN->RTCCTL_b.RSTOP = 1;
#else
    RTC->RTCCTL_b.RSTOP = 1;
    df70:	4a03      	ldr	r2, [pc, #12]	; (df80 <am_hal_rtc_osc_disable+0x10>)
    df72:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
    df76:	f043 0010 	orr.w	r0, r3, #16
    df7a:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    df7e:	4770      	bx	lr
    df80:	40004200 	.word	0x40004200

0000df84 <am_hal_sysctrl_sleep>:
//! @return None.
//
//*****************************************************************************
void
am_hal_sysctrl_sleep(bool bSleepDeep)
{
    df84:	b510      	push	{r4, lr}
    df86:	b082      	sub	sp, #8
    df88:	4604      	mov	r4, r0
    //
    // Disable interrupts and save the previous interrupt state.
    //
    AM_CRITICAL_BEGIN
    df8a:	f7ff fdd5 	bl	db38 <am_hal_interrupt_master_disable>
    df8e:	9001      	str	r0, [sp, #4]
#if AM_CMSIS_REGS
    //
    // If the user selected DEEPSLEEP and the TPIU is off, attempt to enter
    // DEEP SLEEP.
    //
    if ( (bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP)    &&
    df90:	b124      	cbz	r4, df9c <am_hal_sysctrl_sleep+0x18>
         (MCUCTRL->TPIUCTRL_b.ENABLE == MCUCTRL_TPIUCTRL_ENABLE_DIS) )
    df92:	4b0c      	ldr	r3, [pc, #48]	; (dfc4 <am_hal_sysctrl_sleep+0x40>)
    df94:	f8d3 0250 	ldr.w	r0, [r3, #592]	; 0x250
    if ( (bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP)    &&
    df98:	07c3      	lsls	r3, r0, #31
    df9a:	d50a      	bpl.n	dfb2 <am_hal_sysctrl_sleep+0x2e>
    else
    {
        //
        // Prepare the core for normal sleep (write 0 to the DEEPSLEEP bit).
        //
        SCB->SCR &= ~_VAL2FLD(SCB_SCR_SLEEPDEEP, 1);
    df9c:	4a0a      	ldr	r2, [pc, #40]	; (dfc8 <am_hal_sysctrl_sleep+0x44>)
    df9e:	6911      	ldr	r1, [r2, #16]
    dfa0:	f021 0404 	bic.w	r4, r1, #4
    dfa4:	6114      	str	r4, [r2, #16]

        //
        // Go to sleep.
        //
        __WFI();
    dfa6:	bf30      	wfi
#endif // AM_CMSIS_REGS

    //
    // Restore the interrupt state.
    //
    AM_CRITICAL_END
    dfa8:	9801      	ldr	r0, [sp, #4]
    dfaa:	f7ff fdc9 	bl	db40 <am_hal_interrupt_master_set>
}
    dfae:	b002      	add	sp, #8
    dfb0:	bd10      	pop	{r4, pc}
        SCB->SCR = _VAL2FLD(SCB_SCR_SLEEPDEEP, 1);
    dfb2:	4b05      	ldr	r3, [pc, #20]	; (dfc8 <am_hal_sysctrl_sleep+0x44>)
    dfb4:	2004      	movs	r0, #4
    dfb6:	6118      	str	r0, [r3, #16]
        __WFI();
    dfb8:	bf30      	wfi
    AM_CRITICAL_END
    dfba:	9801      	ldr	r0, [sp, #4]
    dfbc:	f7ff fdc0 	bl	db40 <am_hal_interrupt_master_set>
}
    dfc0:	b002      	add	sp, #8
    dfc2:	bd10      	pop	{r4, pc}
    dfc4:	40020000 	.word	0x40020000
    dfc8:	e000ed00 	.word	0xe000ed00

0000dfcc <am_hal_tpiu_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_tpiu_enable(am_hal_tpiu_config_t *psConfig)
{
    dfcc:	b510      	push	{r4, lr}

#if AM_CMSIS_REGS
    //
    // TPIU formatter & flush control register.
    //
    TPI->FFCR = 0;
    dfce:	4a24      	ldr	r2, [pc, #144]	; (e060 <am_hal_tpiu_enable+0x94>)
    ui32ITMbitrate = psConfig->ui32SetItmBaud;
    dfd0:	6803      	ldr	r3, [r0, #0]
    TPI->FFCR = 0;
    dfd2:	2100      	movs	r1, #0
{
    dfd4:	b084      	sub	sp, #16
    TPI->FFCR = 0;
    dfd6:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
    // TPIU formatter & flush control register.
    //
    AM_REG(TPIU, FFCR) = 0;
#endif // AM_CMSIS_REGS

    if ( ui32ITMbitrate )
    dfda:	b33b      	cbz	r3, e02c <am_hal_tpiu_enable+0x60>
    {
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        //
#if AM_CMSIS_REGS
        TPI->CSPSR = TPI_CSPSR_CWIDTH_1BIT;
    dfdc:	2001      	movs	r0, #1
#endif // AM_CMSIS_REGS

        //
        // Use some default assumptions to set the ITM frequency.
        //
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
    dfde:	4921      	ldr	r1, [pc, #132]	; (e064 <am_hal_tpiu_enable+0x98>)
             (ui32ITMbitrate > AM_HAL_TPIU_BAUD_2M ) )
        {
            ui32ITMbitrate = AM_HAL_TPIU_BAUD_DEFAULT;
    dfe0:	4c21      	ldr	r4, [pc, #132]	; (e068 <am_hal_tpiu_enable+0x9c>)
        TPI->CSPSR = TPI_CSPSR_CWIDTH_1BIT;
    dfe2:	6050      	str	r0, [r2, #4]
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
    dfe4:	f5a3 4c61 	sub.w	ip, r3, #57600	; 0xe100
        }

        //
        // Get the current HFRC frequency.
        //
        am_hal_clkgen_status_get(&sClkGenStatus);
    dfe8:	a801      	add	r0, sp, #4
            ui32ITMbitrate = AM_HAL_TPIU_BAUD_DEFAULT;
    dfea:	458c      	cmp	ip, r1
    dfec:	bf98      	it	ls
    dfee:	461c      	movls	r4, r3
        am_hal_clkgen_status_get(&sClkGenStatus);
    dff0:	f7ff fb0e 	bl	d610 <am_hal_clkgen_status_get>
        ui32HFRC = sClkGenStatus.ui32SysclkFreq;
    dff4:	9b01      	ldr	r3, [sp, #4]

        //
        // Compute the SWO scaler value.
        //
        if ( ui32HFRC != 0xFFFFFFFF )
    dff6:	1c5a      	adds	r2, r3, #1
    dff8:	d02f      	beq.n	e05a <am_hal_tpiu_enable+0x8e>
        {
            ui32SWOscaler = ((ui32HFRC / 8) / ui32ITMbitrate) - 1;
    dffa:	08da      	lsrs	r2, r3, #3
    dffc:	fbb2 fef4 	udiv	lr, r2, r4
    e000:	f10e 31ff 	add.w	r1, lr, #4294967295
    e004:	b288      	uxth	r0, r1

#if AM_CMSIS_REGS
        //
        // Set the scaler value.
        //
        TPI->ACPR = _VAL2FLD(TPI_ACPR_SWOSCALER, ui32SWOscaler);
    e006:	4a16      	ldr	r2, [pc, #88]	; (e060 <am_hal_tpiu_enable+0x94>)

        //
        // Enable the TPIU clock source in MCU control.
        // Set TPIU clock for HFRC/8 (6MHz) operation.
        //
        MCUCTRL->TPIUCTRL =
    e008:	4918      	ldr	r1, [pc, #96]	; (e06c <am_hal_tpiu_enable+0xa0>)
        TPI->ACPR = _VAL2FLD(TPI_ACPR_SWOSCALER, ui32SWOscaler);
    e00a:	6110      	str	r0, [r2, #16]
        MCUCTRL->TPIUCTRL =
    e00c:	f240 2301 	movw	r3, #513	; 0x201
        TPI->SPPR = _VAL2FLD( TPI_SPPR_TXMODE, TPI_SPPR_TXMODE_UART);
    e010:	2402      	movs	r4, #2
        TPI->ITCTRL = _VAL2FLD(TPI_ITCTRL_Mode, TPI_ITCTRL_Mode_NORMAL);
    e012:	2000      	movs	r0, #0
        TPI->SPPR = _VAL2FLD( TPI_SPPR_TXMODE, TPI_SPPR_TXMODE_UART);
    e014:	f8c2 40f0 	str.w	r4, [r2, #240]	; 0xf0
        TPI->ITCTRL = _VAL2FLD(TPI_ITCTRL_Mode, TPI_ITCTRL_Mode_NORMAL);
    e018:	f8c2 0f00 	str.w	r0, [r2, #3840]	; 0xf00
        MCUCTRL->TPIUCTRL =
    e01c:	f8c1 3250 	str.w	r3, [r1, #592]	; 0x250
    }

    //
    // Wait for 50us for the data to flush out.
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    e020:	f240 20f7 	movw	r0, #759	; 0x2f7
    e024:	f7ff fb12 	bl	d64c <am_hal_flash_delay>
}
    e028:	b004      	add	sp, #16
    e02a:	bd10      	pop	{r4, pc}
        TPI->ACPR = psConfig->ui32ClockPrescaler;
    e02c:	6904      	ldr	r4, [r0, #16]
    e02e:	6114      	str	r4, [r2, #16]
        TPI->SPPR = psConfig->ui32PinProtocol;
    e030:	6883      	ldr	r3, [r0, #8]
    e032:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        TPI->CSPSR = (1 << (psConfig->ui32ParallelPortSize - 1));
    e036:	68c1      	ldr	r1, [r0, #12]
        MCUCTRL->TPIUCTRL |= psConfig->ui32TraceClkIn;
    e038:	4c0c      	ldr	r4, [pc, #48]	; (e06c <am_hal_tpiu_enable+0xa0>)
        TPI->CSPSR = (1 << (psConfig->ui32ParallelPortSize - 1));
    e03a:	3901      	subs	r1, #1
    e03c:	2301      	movs	r3, #1
    e03e:	408b      	lsls	r3, r1
    e040:	6053      	str	r3, [r2, #4]
        MCUCTRL->TPIUCTRL |= psConfig->ui32TraceClkIn;
    e042:	6840      	ldr	r0, [r0, #4]
    e044:	f8d4 2250 	ldr.w	r2, [r4, #592]	; 0x250
    e048:	4302      	orrs	r2, r0
    e04a:	f8c4 2250 	str.w	r2, [r4, #592]	; 0x250
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    e04e:	f240 20f7 	movw	r0, #759	; 0x2f7
    e052:	f7ff fafb 	bl	d64c <am_hal_flash_delay>
}
    e056:	b004      	add	sp, #16
    e058:	bd10      	pop	{r4, pc}
    e05a:	2005      	movs	r0, #5
    e05c:	e7d3      	b.n	e006 <am_hal_tpiu_enable+0x3a>
    e05e:	bf00      	nop
    e060:	e0040000 	.word	0xe0040000
    e064:	001da380 	.word	0x001da380
    e068:	000f4240 	.word	0x000f4240
    e06c:	40020000 	.word	0x40020000

0000e070 <am_hal_uart_initialize>:
am_hal_uart_initialize(uint32_t ui32Module, void **ppHandle)
{
    //
    // Check that the request module is in range.
    //
    if (ui32Module >= AM_REG_UART_NUM_MODULES )
    e070:	2801      	cmp	r0, #1
    e072:	d901      	bls.n	e078 <am_hal_uart_initialize+0x8>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    e074:	2005      	movs	r0, #5
    e076:	4770      	bx	lr
    }

    //
    // Check for valid arguements.
    //
    if (!ppHandle)
    e078:	b169      	cbz	r1, e096 <am_hal_uart_initialize+0x26>
{
    e07a:	b5f0      	push	{r4, r5, r6, r7, lr}
    }

    //
    // Check if the handle is unallocated.
    //
    if (g_am_hal_uart_states[ui32Module].prefix.s.bInit)
    e07c:	2264      	movs	r2, #100	; 0x64
    e07e:	4e0e      	ldr	r6, [pc, #56]	; (e0b8 <am_hal_uart_initialize+0x48>)
    e080:	fb02 f200 	mul.w	r2, r2, r0
    e084:	18b4      	adds	r4, r6, r2
    e086:	4603      	mov	r3, r0
    e088:	78e0      	ldrb	r0, [r4, #3]
    e08a:	f3c0 0700 	ubfx	r7, r0, #0, #1
    e08e:	b2fd      	uxtb	r5, r7
    e090:	b11d      	cbz	r5, e09a <am_hal_uart_initialize+0x2a>
    {
        return AM_HAL_STATUS_INVALID_OPERATION;
    e092:	2007      	movs	r0, #7

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_initialize()
    e094:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return AM_HAL_STATUS_INVALID_ARG;
    e096:	2006      	movs	r0, #6
    e098:	4770      	bx	lr
    g_am_hal_uart_states[ui32Module].prefix.s.bInit = true;
    e09a:	f040 0001 	orr.w	r0, r0, #1
    e09e:	70e0      	strb	r0, [r4, #3]
    g_am_hal_uart_states[ui32Module].prefix.s.magic = AM_HAL_MAGIC_UART;
    e0a0:	58b0      	ldr	r0, [r6, r2]
    e0a2:	f8df e018 	ldr.w	lr, [pc, #24]	; e0bc <am_hal_uart_initialize+0x4c>
    e0a6:	f36e 0017 	bfi	r0, lr, #0, #24
    e0aa:	50b0      	str	r0, [r6, r2]
    g_am_hal_uart_states[ui32Module].ui32Module = ui32Module;
    e0ac:	6263      	str	r3, [r4, #36]	; 0x24
    g_am_hal_uart_states[ui32Module].sRegState.bValid = false;
    e0ae:	7127      	strb	r7, [r4, #4]
    g_am_hal_uart_states[ui32Module].ui32BaudRate = 0;
    e0b0:	6625      	str	r5, [r4, #96]	; 0x60
    return AM_HAL_STATUS_SUCCESS;
    e0b2:	4628      	mov	r0, r5
    *ppHandle = (void *)&g_am_hal_uart_states[ui32Module];
    e0b4:	600c      	str	r4, [r1, #0]
    return AM_HAL_STATUS_SUCCESS;
    e0b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e0b8:	10001944 	.word	0x10001944
    e0bc:	00ea9e06 	.word	0x00ea9e06

0000e0c0 <am_hal_uart_deinitialize>:
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *)pHandle;

    //
    // Check the handle.
    //
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e0c0:	b128      	cbz	r0, e0ce <am_hal_uart_deinitialize+0xe>
    e0c2:	6803      	ldr	r3, [r0, #0]
    e0c4:	4a07      	ldr	r2, [pc, #28]	; (e0e4 <am_hal_uart_deinitialize+0x24>)
    e0c6:	f023 417e 	bic.w	r1, r3, #4261412864	; 0xfe000000
    e0ca:	4291      	cmp	r1, r2
    e0cc:	d001      	beq.n	e0d2 <am_hal_uart_deinitialize+0x12>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    e0ce:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_deinitialize()
    e0d0:	4770      	bx	lr
    pState->prefix.s.bInit = false;
    e0d2:	78c2      	ldrb	r2, [r0, #3]
    pState->ui32Module = 0;
    e0d4:	2300      	movs	r3, #0
    pState->prefix.s.bInit = false;
    e0d6:	f36f 0200 	bfc	r2, #0, #1
    e0da:	70c2      	strb	r2, [r0, #3]
    pState->ui32Module = 0;
    e0dc:	6243      	str	r3, [r0, #36]	; 0x24
    pState->sRegState.bValid = false;
    e0de:	7103      	strb	r3, [r0, #4]
    return AM_HAL_STATUS_SUCCESS;
    e0e0:	4618      	mov	r0, r3
    e0e2:	4770      	bx	lr
    e0e4:	01ea9e06 	.word	0x01ea9e06

0000e0e8 <am_hal_uart_power_control>:
//*****************************************************************************
uint32_t
am_hal_uart_power_control(void *pHandle,
                          am_hal_sysctrl_power_state_e ePowerState,
                          bool bRetainState)
{
    e0e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
                                                 ui32Module));

    //
    // Check to make sure this is a valid handle.
    //
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e0ec:	6804      	ldr	r4, [r0, #0]
    e0ee:	4b36      	ldr	r3, [pc, #216]	; (e1c8 <am_hal_uart_power_control+0xe0>)
    e0f0:	f024 447e 	bic.w	r4, r4, #4261412864	; 0xfe000000
    e0f4:	429c      	cmp	r4, r3
{
    e0f6:	b084      	sub	sp, #16
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e0f8:	d003      	beq.n	e102 <am_hal_uart_power_control+0x1a>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    e0fa:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_power_control()
    e0fc:	b004      	add	sp, #16
    e0fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    uint32_t ui32Module = pState->ui32Module;
    e102:	6a47      	ldr	r7, [r0, #36]	; 0x24
    e104:	4605      	mov	r5, r0
    am_hal_pwrctrl_periph_e eUARTPowerModule = ((am_hal_pwrctrl_periph_e)
    e106:	f107 0008 	add.w	r0, r7, #8
    e10a:	460e      	mov	r6, r1
    e10c:	fa5f f880 	uxtb.w	r8, r0
    switch (ePowerState)
    e110:	b181      	cbz	r1, e134 <am_hal_uart_power_control+0x4c>
    e112:	2902      	cmp	r1, #2
    e114:	d80c      	bhi.n	e130 <am_hal_uart_power_control+0x48>
            if (bRetainState)
    e116:	b992      	cbnz	r2, e13e <am_hal_uart_power_control+0x56>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

#if AM_CMSIS_REGS
    UARTn(ui32Module)->IEC = ui32IntMask;
    e118:	f507 2480 	add.w	r4, r7, #262144	; 0x40000
    e11c:	341c      	adds	r4, #28
    e11e:	0325      	lsls	r5, r4, #12
    e120:	f04f 31ff 	mov.w	r1, #4294967295
    e124:	6469      	str	r1, [r5, #68]	; 0x44
            am_hal_pwrctrl_periph_disable(eUARTPowerModule);
    e126:	4640      	mov	r0, r8
    e128:	f7ff fe5c 	bl	dde4 <am_hal_pwrctrl_periph_disable>
    return AM_HAL_STATUS_SUCCESS;
    e12c:	2000      	movs	r0, #0
            break;
    e12e:	e7e5      	b.n	e0fc <am_hal_uart_power_control+0x14>
            return AM_HAL_STATUS_INVALID_ARG;
    e130:	2006      	movs	r0, #6
    e132:	e7e3      	b.n	e0fc <am_hal_uart_power_control+0x14>
            if (bRetainState && !pState->sRegState.bValid)
    e134:	b322      	cbz	r2, e180 <am_hal_uart_power_control+0x98>
    e136:	792a      	ldrb	r2, [r5, #4]
    e138:	bb42      	cbnz	r2, e18c <am_hal_uart_power_control+0xa4>
                return AM_HAL_STATUS_INVALID_OPERATION;
    e13a:	2007      	movs	r0, #7
    e13c:	e7de      	b.n	e0fc <am_hal_uart_power_control+0x14>
                AM_CRITICAL_BEGIN
    e13e:	f7ff fcfb 	bl	db38 <am_hal_interrupt_master_disable>
                pState->sRegState.regILPR = UARTn(ui32Module)->ILPR;
    e142:	f507 2180 	add.w	r1, r7, #262144	; 0x40000
    e146:	311c      	adds	r1, #28
    e148:	030f      	lsls	r7, r1, #12
                AM_CRITICAL_BEGIN
    e14a:	9003      	str	r0, [sp, #12]
                pState->sRegState.regILPR = UARTn(ui32Module)->ILPR;
    e14c:	6a3a      	ldr	r2, [r7, #32]
    e14e:	60aa      	str	r2, [r5, #8]
                pState->sRegState.regIBRD = UARTn(ui32Module)->IBRD;
    e150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e152:	60eb      	str	r3, [r5, #12]
                pState->sRegState.regFBRD = UARTn(ui32Module)->FBRD;
    e154:	6abe      	ldr	r6, [r7, #40]	; 0x28
    e156:	612e      	str	r6, [r5, #16]
                pState->sRegState.regLCRH = UARTn(ui32Module)->LCRH;
    e158:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    e15a:	6168      	str	r0, [r5, #20]
                pState->sRegState.regCR   = UARTn(ui32Module)->CR;
    e15c:	6b39      	ldr	r1, [r7, #48]	; 0x30
    e15e:	61a9      	str	r1, [r5, #24]
                pState->sRegState.regIFLS = UARTn(ui32Module)->IFLS;
    e160:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    e162:	61ea      	str	r2, [r5, #28]
                pState->sRegState.regIER  = UARTn(ui32Module)->IER;
    e164:	6bbf      	ldr	r7, [r7, #56]	; 0x38
    e166:	622f      	str	r7, [r5, #32]
                pState->sRegState.bValid = true;
    e168:	2301      	movs	r3, #1
                AM_CRITICAL_END
    e16a:	9803      	ldr	r0, [sp, #12]
                pState->sRegState.bValid = true;
    e16c:	712b      	strb	r3, [r5, #4]
                AM_CRITICAL_END
    e16e:	f7ff fce7 	bl	db40 <am_hal_interrupt_master_set>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e172:	682e      	ldr	r6, [r5, #0]
    e174:	f026 407e 	bic.w	r0, r6, #4261412864	; 0xfe000000
    e178:	42a0      	cmp	r0, r4
    e17a:	d1d4      	bne.n	e126 <am_hal_uart_power_control+0x3e>
    uint32_t ui32Module = pState->ui32Module;
    e17c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    e17e:	e7cb      	b.n	e118 <am_hal_uart_power_control+0x30>
            am_hal_pwrctrl_periph_enable(eUARTPowerModule);
    e180:	4640      	mov	r0, r8
    e182:	9201      	str	r2, [sp, #4]
    e184:	f7ff fe04 	bl	dd90 <am_hal_pwrctrl_periph_enable>
    return AM_HAL_STATUS_SUCCESS;
    e188:	9801      	ldr	r0, [sp, #4]
    e18a:	e7b7      	b.n	e0fc <am_hal_uart_power_control+0x14>
            am_hal_pwrctrl_periph_enable(eUARTPowerModule);
    e18c:	4640      	mov	r0, r8
    e18e:	f7ff fdff 	bl	dd90 <am_hal_pwrctrl_periph_enable>
                AM_CRITICAL_BEGIN
    e192:	f7ff fcd1 	bl	db38 <am_hal_interrupt_master_disable>
                UARTn(ui32Module)->ILPR = pState->sRegState.regILPR;
    e196:	f507 2380 	add.w	r3, r7, #262144	; 0x40000
    e19a:	331c      	adds	r3, #28
    e19c:	031f      	lsls	r7, r3, #12
    e19e:	68ac      	ldr	r4, [r5, #8]
                AM_CRITICAL_BEGIN
    e1a0:	9002      	str	r0, [sp, #8]
                UARTn(ui32Module)->ILPR = pState->sRegState.regILPR;
    e1a2:	623c      	str	r4, [r7, #32]
                UARTn(ui32Module)->IBRD = pState->sRegState.regIBRD;
    e1a4:	68e9      	ldr	r1, [r5, #12]
    e1a6:	6279      	str	r1, [r7, #36]	; 0x24
                UARTn(ui32Module)->FBRD = pState->sRegState.regFBRD;
    e1a8:	6928      	ldr	r0, [r5, #16]
    e1aa:	62b8      	str	r0, [r7, #40]	; 0x28
                UARTn(ui32Module)->LCRH = pState->sRegState.regLCRH;
    e1ac:	696a      	ldr	r2, [r5, #20]
    e1ae:	62fa      	str	r2, [r7, #44]	; 0x2c
                UARTn(ui32Module)->CR   = pState->sRegState.regCR;
    e1b0:	69ab      	ldr	r3, [r5, #24]
    e1b2:	633b      	str	r3, [r7, #48]	; 0x30
                UARTn(ui32Module)->IFLS = pState->sRegState.regIFLS;
    e1b4:	69ec      	ldr	r4, [r5, #28]
    e1b6:	637c      	str	r4, [r7, #52]	; 0x34
                UARTn(ui32Module)->IER  = pState->sRegState.regIER;
    e1b8:	6a29      	ldr	r1, [r5, #32]
    e1ba:	63b9      	str	r1, [r7, #56]	; 0x38
                AM_CRITICAL_END
    e1bc:	9802      	ldr	r0, [sp, #8]
                pState->sRegState.bValid = false;
    e1be:	712e      	strb	r6, [r5, #4]
                AM_CRITICAL_END
    e1c0:	f7ff fcbe 	bl	db40 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    e1c4:	4630      	mov	r0, r6
    e1c6:	e799      	b.n	e0fc <am_hal_uart_power_control+0x14>
    e1c8:	01ea9e06 	.word	0x01ea9e06

0000e1cc <am_hal_uart_configure>:
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e1cc:	6803      	ldr	r3, [r0, #0]
    e1ce:	4a69      	ldr	r2, [pc, #420]	; (e374 <am_hal_uart_configure+0x1a8>)
    e1d0:	f023 4c7e 	bic.w	ip, r3, #4261412864	; 0xfe000000
    e1d4:	4594      	cmp	ip, r2
    e1d6:	d001      	beq.n	e1dc <am_hal_uart_configure+0x10>
        return AM_HAL_STATUS_INVALID_HANDLE;
    e1d8:	2002      	movs	r0, #2
    e1da:	4770      	bx	lr
{
    e1dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint32_t ui32Module = pState->ui32Module;
    e1e0:	6a46      	ldr	r6, [r0, #36]	; 0x24
{
    e1e2:	b084      	sub	sp, #16
    e1e4:	460d      	mov	r5, r1
    e1e6:	4604      	mov	r4, r0
    AM_CRITICAL_BEGIN
    e1e8:	f7ff fca6 	bl	db38 <am_hal_interrupt_master_disable>
    UARTn(ui32Module)->CR |= UART0_CR_CLKEN_Msk;
    e1ec:	f506 2180 	add.w	r1, r6, #262144	; 0x40000
    e1f0:	311c      	adds	r1, #28
    e1f2:	030f      	lsls	r7, r1, #12
    AM_CRITICAL_BEGIN
    e1f4:	9001      	str	r0, [sp, #4]
    UARTn(ui32Module)->CR |= UART0_CR_CLKEN_Msk;
    e1f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
    e1f8:	f040 0208 	orr.w	r2, r0, #8
    e1fc:	633a      	str	r2, [r7, #48]	; 0x30
    UARTn(ui32Module)->CR |= _VAL2FLD(UART0_CR_CLKSEL, UART0_CR_CLKSEL_24MHZ);
    e1fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e200:	f043 0610 	orr.w	r6, r3, #16
    e204:	633e      	str	r6, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e206:	9801      	ldr	r0, [sp, #4]
    e208:	f7ff fc9a 	bl	db40 <am_hal_interrupt_master_set>
    AM_CRITICAL_BEGIN
    e20c:	f7ff fc94 	bl	db38 <am_hal_interrupt_master_disable>
    e210:	9002      	str	r0, [sp, #8]
    UARTn(ui32Module)->CR &=
    e212:	6b39      	ldr	r1, [r7, #48]	; 0x30
    e214:	f421 7040 	bic.w	r0, r1, #768	; 0x300
    e218:	f020 0201 	bic.w	r2, r0, #1
    e21c:	633a      	str	r2, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e21e:	9802      	ldr	r0, [sp, #8]
    e220:	f7ff fc8e 	bl	db40 <am_hal_interrupt_master_set>
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e226:	f3c3 1802 	ubfx	r8, r3, #4, #3
    e22a:	f108 36ff 	add.w	r6, r8, #4294967295
    e22e:	2e03      	cmp	r6, #3
    e230:	d846      	bhi.n	e2c0 <am_hal_uart_configure+0xf4>
    e232:	e8df f006 	tbb	[pc, r6]
    e236:	020e      	.short	0x020e
    e238:	1114      	.short	0x1114
    e23a:	494f      	ldr	r1, [pc, #316]	; (e378 <am_hal_uart_configure+0x1ac>)
            ui32UartClkFreq = 12000000;
    e23c:	484f      	ldr	r0, [pc, #316]	; (e37c <am_hal_uart_configure+0x1b0>)
    ui32BaudClk = BAUDCLK * ui32DesiredBaudrate;
    e23e:	682a      	ldr	r2, [r5, #0]
    e240:	0116      	lsls	r6, r2, #4
    ui32IntegerDivisor = (uint32_t)(ui32UartClkFreq / ui32BaudClk);
    e242:	fbb0 f3f6 	udiv	r3, r0, r6
    if (ui32IntegerDivisor == 0)
    e246:	b96b      	cbnz	r3, e264 <am_hal_uart_configure+0x98>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
    e248:	484d      	ldr	r0, [pc, #308]	; (e380 <am_hal_uart_configure+0x1b4>)
        *pui32ActualBaud = 0;
    e24a:	6623      	str	r3, [r4, #96]	; 0x60
} // am_hal_uart_configure()
    e24c:	b004      	add	sp, #16
    e24e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e252:	494c      	ldr	r1, [pc, #304]	; (e384 <am_hal_uart_configure+0x1b8>)
            ui32UartClkFreq = 24000000;
    e254:	484c      	ldr	r0, [pc, #304]	; (e388 <am_hal_uart_configure+0x1bc>)
    e256:	e7f2      	b.n	e23e <am_hal_uart_configure+0x72>
    e258:	494c      	ldr	r1, [pc, #304]	; (e38c <am_hal_uart_configure+0x1c0>)
            ui32UartClkFreq = 3000000;
    e25a:	484d      	ldr	r0, [pc, #308]	; (e390 <am_hal_uart_configure+0x1c4>)
    e25c:	e7ef      	b.n	e23e <am_hal_uart_configure+0x72>
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e25e:	494d      	ldr	r1, [pc, #308]	; (e394 <am_hal_uart_configure+0x1c8>)
            ui32UartClkFreq = 6000000;
    e260:	484d      	ldr	r0, [pc, #308]	; (e398 <am_hal_uart_configure+0x1cc>)
    e262:	e7ec      	b.n	e23e <am_hal_uart_configure+0x72>
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
    e264:	fbb1 f1f6 	udiv	r1, r1, r6
    e268:	eba1 1283 	sub.w	r2, r1, r3, lsl #6
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    e26c:	627b      	str	r3, [r7, #36]	; 0x24
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e26e:	eb02 1603 	add.w	r6, r2, r3, lsl #4
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    e272:	627b      	str	r3, [r7, #36]	; 0x24
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e274:	fbb0 f0f6 	udiv	r0, r0, r6
    UARTn(ui32Module)->FBRD = ui32FractionDivisor;
    e278:	62ba      	str	r2, [r7, #40]	; 0x28
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e27a:	6620      	str	r0, [r4, #96]	; 0x60
    UARTn(ui32Module)->CR   |= psConfig->ui32FlowControl;
    e27c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e27e:	6929      	ldr	r1, [r5, #16]
    e280:	430b      	orrs	r3, r1
    e282:	633b      	str	r3, [r7, #48]	; 0x30
    UARTn(ui32Module)->IFLS  = psConfig->ui32FifoLevels;
    e284:	696a      	ldr	r2, [r5, #20]
    e286:	637a      	str	r2, [r7, #52]	; 0x34
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e288:	686e      	ldr	r6, [r5, #4]
    e28a:	68a8      	ldr	r0, [r5, #8]
                                psConfig->ui32StopBits   |
    e28c:	68e9      	ldr	r1, [r5, #12]
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e28e:	4306      	orrs	r6, r0
                                psConfig->ui32StopBits   |
    e290:	f046 0310 	orr.w	r3, r6, #16
    e294:	430b      	orrs	r3, r1
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e296:	62fb      	str	r3, [r7, #44]	; 0x2c
    AM_CRITICAL_BEGIN
    e298:	f7ff fc4e 	bl	db38 <am_hal_interrupt_master_disable>
    e29c:	9003      	str	r0, [sp, #12]
    UARTn(ui32Module)->CR   |=
    e29e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    e2a0:	f442 7640 	orr.w	r6, r2, #768	; 0x300
    e2a4:	f046 0001 	orr.w	r0, r6, #1
    e2a8:	6338      	str	r0, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e2aa:	9803      	ldr	r0, [sp, #12]
    e2ac:	f7ff fc48 	bl	db40 <am_hal_interrupt_master_set>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e2b0:	6827      	ldr	r7, [r4, #0]
    e2b2:	4930      	ldr	r1, [pc, #192]	; (e374 <am_hal_uart_configure+0x1a8>)
    e2b4:	f027 467e 	bic.w	r6, r7, #4261412864	; 0xfe000000
    e2b8:	428e      	cmp	r6, r1
    e2ba:	d005      	beq.n	e2c8 <am_hal_uart_configure+0xfc>
    return AM_HAL_STATUS_SUCCESS;
    e2bc:	2000      	movs	r0, #0
    e2be:	e7c5      	b.n	e24c <am_hal_uart_configure+0x80>
            *pui32ActualBaud = 0;
    e2c0:	2600      	movs	r6, #0
    e2c2:	6626      	str	r6, [r4, #96]	; 0x60
            return AM_HAL_UART_STATUS_CLOCK_NOT_CONFIGURED;
    e2c4:	4835      	ldr	r0, [pc, #212]	; (e39c <am_hal_uart_configure+0x1d0>)
    e2c6:	e7c1      	b.n	e24c <am_hal_uart_configure+0x80>
    buffer_configure(pHandle,
    e2c8:	69a9      	ldr	r1, [r5, #24]
    e2ca:	6a2f      	ldr	r7, [r5, #32]
    e2cc:	f8d5 8024 	ldr.w	r8, [r5, #36]	; 0x24
    if (pui8TxBuffer && ui32TxBufferSize)
    e2d0:	b109      	cbz	r1, e2d6 <am_hal_uart_configure+0x10a>
    buffer_configure(pHandle,
    e2d2:	69eb      	ldr	r3, [r5, #28]
    if (pui8TxBuffer && ui32TxBufferSize)
    e2d4:	b9f3      	cbnz	r3, e314 <am_hal_uart_configure+0x148>
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e2d6:	6a65      	ldr	r5, [r4, #36]	; 0x24
    e2d8:	f505 2380 	add.w	r3, r5, #262144	; 0x40000
    e2dc:	331c      	adds	r3, #28
    e2de:	031e      	lsls	r6, r3, #12
        pState->bEnableTxQueue = false;
    e2e0:	f04f 0e00 	mov.w	lr, #0
    e2e4:	f884 e028 	strb.w	lr, [r4, #40]	; 0x28
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e2e8:	6bb2      	ldr	r2, [r6, #56]	; 0x38
    e2ea:	f022 0020 	bic.w	r0, r2, #32
    e2ee:	63b0      	str	r0, [r6, #56]	; 0x38
    if (pui8RxBuffer && ui32RxBufferSize)
    e2f0:	b117      	cbz	r7, e2f8 <am_hal_uart_configure+0x12c>
    e2f2:	f1b8 0f00 	cmp.w	r8, #0
    e2f6:	d123      	bne.n	e340 <am_hal_uart_configure+0x174>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e2f8:	6827      	ldr	r7, [r4, #0]
    e2fa:	491e      	ldr	r1, [pc, #120]	; (e374 <am_hal_uart_configure+0x1a8>)
    e2fc:	f027 457e 	bic.w	r5, r7, #4261412864	; 0xfe000000
        pState->bEnableRxQueue = false;
    e300:	2000      	movs	r0, #0
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e302:	428d      	cmp	r5, r1
        pState->bEnableRxQueue = false;
    e304:	f884 0044 	strb.w	r0, [r4, #68]	; 0x44
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e308:	d1d8      	bne.n	e2bc <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e30a:	6bb4      	ldr	r4, [r6, #56]	; 0x38
    e30c:	f024 0350 	bic.w	r3, r4, #80	; 0x50
    e310:	63b3      	str	r3, [r6, #56]	; 0x38
    e312:	e79b      	b.n	e24c <am_hal_uart_configure+0x80>
        pState->bEnableTxQueue = true;
    e314:	2201      	movs	r2, #1
    e316:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
        am_hal_queue_init(&pState->sTxQueue, pui8TxBuffer, 1, ui32TxBufferSize);
    e31a:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    e31e:	f000 fd49 	bl	edb4 <am_hal_queue_init>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e322:	6821      	ldr	r1, [r4, #0]
    e324:	f021 457e 	bic.w	r5, r1, #4261412864	; 0xfe000000
    e328:	42b5      	cmp	r5, r6
    e32a:	d1c7      	bne.n	e2bc <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER |= ui32IntMask;
    e32c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    e32e:	f503 2680 	add.w	r6, r3, #262144	; 0x40000
    e332:	361c      	adds	r6, #28
    e334:	0336      	lsls	r6, r6, #12
    e336:	6bb2      	ldr	r2, [r6, #56]	; 0x38
    e338:	f042 0020 	orr.w	r0, r2, #32
    e33c:	63b0      	str	r0, [r6, #56]	; 0x38
    e33e:	e7d7      	b.n	e2f0 <am_hal_uart_configure+0x124>
        pState->bEnableRxQueue = true;
    e340:	2201      	movs	r2, #1
    e342:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        am_hal_queue_init(&pState->sRxQueue, pui8RxBuffer, 1, ui32RxBufferSize);
    e346:	f104 0048 	add.w	r0, r4, #72	; 0x48
    e34a:	4643      	mov	r3, r8
    e34c:	4639      	mov	r1, r7
    e34e:	f000 fd31 	bl	edb4 <am_hal_queue_init>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e352:	6826      	ldr	r6, [r4, #0]
    e354:	4a07      	ldr	r2, [pc, #28]	; (e374 <am_hal_uart_configure+0x1a8>)
    e356:	f026 407e 	bic.w	r0, r6, #4261412864	; 0xfe000000
    e35a:	4290      	cmp	r0, r2
    e35c:	d1ae      	bne.n	e2bc <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER |= ui32IntMask;
    e35e:	6a67      	ldr	r7, [r4, #36]	; 0x24
    e360:	f507 2180 	add.w	r1, r7, #262144	; 0x40000
    e364:	311c      	adds	r1, #28
    e366:	030d      	lsls	r5, r1, #12
    return AM_HAL_STATUS_SUCCESS;
    e368:	2000      	movs	r0, #0
    UARTn(ui32Module)->IER |= ui32IntMask;
    e36a:	6bac      	ldr	r4, [r5, #56]	; 0x38
    e36c:	f044 0350 	orr.w	r3, r4, #80	; 0x50
    e370:	63ab      	str	r3, [r5, #56]	; 0x38
    e372:	e76b      	b.n	e24c <am_hal_uart_configure+0x80>
    e374:	01ea9e06 	.word	0x01ea9e06
    e378:	2dc6c000 	.word	0x2dc6c000
    e37c:	00b71b00 	.word	0x00b71b00
    e380:	08000003 	.word	0x08000003
    e384:	5b8d8000 	.word	0x5b8d8000
    e388:	016e3600 	.word	0x016e3600
    e38c:	0b71b000 	.word	0x0b71b000
    e390:	002dc6c0 	.word	0x002dc6c0
    e394:	16e36000 	.word	0x16e36000
    e398:	005b8d80 	.word	0x005b8d80
    e39c:	08000002 	.word	0x08000002

0000e3a0 <am_hal_uart_transfer>:
{
    e3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (pTransfer->ui32Direction == AM_HAL_UART_WRITE)
    e3a4:	680e      	ldr	r6, [r1, #0]
{
    e3a6:	b091      	sub	sp, #68	; 0x44
    e3a8:	4680      	mov	r8, r0
    if (pTransfer->ui32Direction == AM_HAL_UART_WRITE)
    e3aa:	b14e      	cbz	r6, e3c0 <am_hal_uart_transfer+0x20>
    else if (pTransfer->ui32Direction == AM_HAL_UART_READ)
    e3ac:	2e01      	cmp	r6, #1
    return AM_HAL_STATUS_INVALID_OPERATION;
    e3ae:	bf18      	it	ne
    e3b0:	f04f 0b07 	movne.w	fp, #7
    else if (pTransfer->ui32Direction == AM_HAL_UART_READ)
    e3b4:	f000 80f6 	beq.w	e5a4 <am_hal_uart_transfer+0x204>
} // am_hal_uart_transfer()
    e3b8:	4658      	mov	r0, fp
    e3ba:	b011      	add	sp, #68	; 0x44
    e3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return write_timeout(pHandle,
    e3c0:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    e3c4:	684c      	ldr	r4, [r1, #4]
    e3c6:	9401      	str	r4, [sp, #4]
    e3c8:	688d      	ldr	r5, [r1, #8]
    e3ca:	f8d1 a010 	ldr.w	sl, [r1, #16]
    if (ui32TimeoutMs == 0)
    e3ce:	f1bb 0f00 	cmp.w	fp, #0
    e3d2:	f000 8107 	beq.w	e5e4 <am_hal_uart_transfer+0x244>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e3d6:	2d00      	cmp	r5, #0
    e3d8:	f000 8393 	beq.w	eb02 <am_hal_uart_transfer+0x762>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e3dc:	2800      	cmp	r0, #0
    e3de:	f000 80df 	beq.w	e5a0 <am_hal_uart_transfer+0x200>
    e3e2:	6807      	ldr	r7, [r0, #0]
    e3e4:	497e      	ldr	r1, [pc, #504]	; (e5e0 <am_hal_uart_transfer+0x240>)
    e3e6:	f027 497e 	bic.w	r9, r7, #4261412864	; 0xfe000000
    e3ea:	4589      	cmp	r9, r1
    e3ec:	d00a      	beq.n	e404 <am_hal_uart_transfer+0x64>
            if (pui32NumBytesWritten)
    e3ee:	f1ba 0f00 	cmp.w	sl, #0
    e3f2:	d001      	beq.n	e3f8 <am_hal_uart_transfer+0x58>
                *pui32NumBytesWritten = i;
    e3f4:	f8ca 6000 	str.w	r6, [sl]
    e3f8:	f04f 0b02 	mov.w	fp, #2
} // am_hal_uart_transfer()
    e3fc:	4658      	mov	r0, fp
    e3fe:	b011      	add	sp, #68	; 0x44
    e400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    e404:	302c      	adds	r0, #44	; 0x2c
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e406:	4637      	mov	r7, r6
    e408:	4621      	mov	r1, r4
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    e40a:	9002      	str	r0, [sp, #8]
    if (pState->bEnableTxQueue)
    e40c:	f898 2028 	ldrb.w	r2, [r8, #40]	; 0x28
    e410:	2a00      	cmp	r2, #0
    e412:	f040 822c 	bne.w	e86e <am_hal_uart_transfer+0x4ce>
    uint32_t ui32Module = pState->ui32Module;
    e416:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    while (i < ui32NumBytes)
    e41a:	2d00      	cmp	r5, #0
    e41c:	f000 80a1 	beq.w	e562 <am_hal_uart_transfer+0x1c2>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e420:	f503 2480 	add.w	r4, r3, #262144	; 0x40000
    e424:	341c      	adds	r4, #28
    e426:	0322      	lsls	r2, r4, #12
    e428:	6990      	ldr	r0, [r2, #24]
    e42a:	f3c0 1440 	ubfx	r4, r0, #5, #1
    e42e:	2c00      	cmp	r4, #0
    e430:	f040 80a3 	bne.w	e57a <am_hal_uart_transfer+0x1da>
    e434:	1e6b      	subs	r3, r5, #1
    e436:	f013 0e07 	ands.w	lr, r3, #7
    e43a:	f101 3cff 	add.w	ip, r1, #4294967295
    e43e:	d048      	beq.n	e4d2 <am_hal_uart_transfer+0x132>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e440:	780c      	ldrb	r4, [r1, #0]
    e442:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e444:	6993      	ldr	r3, [r2, #24]
    e446:	069b      	lsls	r3, r3, #26
    e448:	468c      	mov	ip, r1
            UARTn(ui32Module)->DR = pui8Data[i++];
    e44a:	f04f 0401 	mov.w	r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e44e:	f100 8085 	bmi.w	e55c <am_hal_uart_transfer+0x1bc>
    e452:	45a6      	cmp	lr, r4
    e454:	d03d      	beq.n	e4d2 <am_hal_uart_transfer+0x132>
    e456:	f1be 0f02 	cmp.w	lr, #2
    e45a:	d032      	beq.n	e4c2 <am_hal_uart_transfer+0x122>
    e45c:	f1be 0f03 	cmp.w	lr, #3
    e460:	d027      	beq.n	e4b2 <am_hal_uart_transfer+0x112>
    e462:	f1be 0f04 	cmp.w	lr, #4
    e466:	d01c      	beq.n	e4a2 <am_hal_uart_transfer+0x102>
    e468:	f1be 0f05 	cmp.w	lr, #5
    e46c:	d011      	beq.n	e492 <am_hal_uart_transfer+0xf2>
    e46e:	f1be 0f06 	cmp.w	lr, #6
    e472:	d006      	beq.n	e482 <am_hal_uart_transfer+0xe2>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e474:	f81c 1f01 	ldrb.w	r1, [ip, #1]!
    e478:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e47a:	6990      	ldr	r0, [r2, #24]
    e47c:	0681      	lsls	r1, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e47e:	4424      	add	r4, r4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e480:	d46c      	bmi.n	e55c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e482:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
    e486:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e488:	6991      	ldr	r1, [r2, #24]
    e48a:	068b      	lsls	r3, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e48c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e490:	d464      	bmi.n	e55c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e492:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
    e496:	6010      	str	r0, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e498:	6993      	ldr	r3, [r2, #24]
    e49a:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e49c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4a0:	d45c      	bmi.n	e55c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4a2:	f81c 1f01 	ldrb.w	r1, [ip, #1]!
    e4a6:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4a8:	6990      	ldr	r0, [r2, #24]
    e4aa:	0683      	lsls	r3, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4ac:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4b0:	d454      	bmi.n	e55c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4b2:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
    e4b6:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4b8:	6991      	ldr	r1, [r2, #24]
    e4ba:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4bc:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4c0:	d44c      	bmi.n	e55c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4c2:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
    e4c6:	6010      	str	r0, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4c8:	6993      	ldr	r3, [r2, #24]
    e4ca:	069b      	lsls	r3, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4cc:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4d0:	d444      	bmi.n	e55c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4d2:	3401      	adds	r4, #1
    e4d4:	f89c 1001 	ldrb.w	r1, [ip, #1]
    e4d8:	6011      	str	r1, [r2, #0]
    while (i < ui32NumBytes)
    e4da:	42a5      	cmp	r5, r4
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4dc:	4620      	mov	r0, r4
    e4de:	f10c 0e01 	add.w	lr, ip, #1
    while (i < ui32NumBytes)
    e4e2:	f000 81c2 	beq.w	e86a <am_hal_uart_transfer+0x4ca>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4e6:	6993      	ldr	r3, [r2, #24]
    e4e8:	0699      	lsls	r1, r3, #26
    e4ea:	d437      	bmi.n	e55c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4ec:	f89e 1001 	ldrb.w	r1, [lr, #1]
    e4f0:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4f2:	6993      	ldr	r3, [r2, #24]
    e4f4:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4f6:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4fa:	d42f      	bmi.n	e55c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4fc:	f89c 4003 	ldrb.w	r4, [ip, #3]
    e500:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e502:	6991      	ldr	r1, [r2, #24]
    e504:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e506:	f100 0402 	add.w	r4, r0, #2
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e50a:	d427      	bmi.n	e55c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e50c:	f89c 3004 	ldrb.w	r3, [ip, #4]
    e510:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e512:	6991      	ldr	r1, [r2, #24]
    e514:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e516:	f100 0403 	add.w	r4, r0, #3
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e51a:	d41f      	bmi.n	e55c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e51c:	f89c 4005 	ldrb.w	r4, [ip, #5]
    e520:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e522:	6993      	ldr	r3, [r2, #24]
    e524:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e526:	f100 0404 	add.w	r4, r0, #4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e52a:	d417      	bmi.n	e55c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e52c:	f89c 1006 	ldrb.w	r1, [ip, #6]
    e530:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e532:	6993      	ldr	r3, [r2, #24]
    e534:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e536:	f100 0405 	add.w	r4, r0, #5
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e53a:	d40f      	bmi.n	e55c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e53c:	f89c 4007 	ldrb.w	r4, [ip, #7]
    e540:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e542:	6991      	ldr	r1, [r2, #24]
    e544:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e546:	f100 0406 	add.w	r4, r0, #6
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e54a:	d407      	bmi.n	e55c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e54c:	f81c 3f08 	ldrb.w	r3, [ip, #8]!
    e550:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e552:	6991      	ldr	r1, [r2, #24]
    e554:	068b      	lsls	r3, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e556:	f100 0407 	add.w	r4, r0, #7
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e55a:	d5ba      	bpl.n	e4d2 <am_hal_uart_transfer+0x132>
        if (ui32RemainingBytes)
    e55c:	1b2d      	subs	r5, r5, r4
        i += ui32BytesWritten;
    e55e:	4426      	add	r6, r4
        if (ui32RemainingBytes)
    e560:	d10b      	bne.n	e57a <am_hal_uart_transfer+0x1da>
    if (pui32NumBytesWritten)
    e562:	f1ba 0f00 	cmp.w	sl, #0
    e566:	f000 817d 	beq.w	e864 <am_hal_uart_transfer+0x4c4>
    return AM_HAL_STATUS_SUCCESS;
    e56a:	f04f 0b00 	mov.w	fp, #0
} // am_hal_uart_transfer()
    e56e:	4658      	mov	r0, fp
        *pui32NumBytesWritten = i;
    e570:	f8ca 6000 	str.w	r6, [sl]
} // am_hal_uart_transfer()
    e574:	b011      	add	sp, #68	; 0x44
    e576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            am_hal_flash_delay(FLASH_CYCLES_US(1));
    e57a:	2001      	movs	r0, #1
    e57c:	f7ff f866 	bl	d64c <am_hal_flash_delay>
            if (ui32TimeoutMs != AM_HAL_UART_WAIT_FOREVER)
    e580:	f1bb 3fff 	cmp.w	fp, #4294967295
                ui32TimeSpent++;
    e584:	bf18      	it	ne
    e586:	3701      	addne	r7, #1
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e588:	45bb      	cmp	fp, r7
    e58a:	d9ea      	bls.n	e562 <am_hal_uart_transfer+0x1c2>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e58c:	f8d8 4000 	ldr.w	r4, [r8]
        ui32Status = write_nonblocking(pHandle, &pui8Data[i],
    e590:	9901      	ldr	r1, [sp, #4]
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e592:	f024 407e 	bic.w	r0, r4, #4261412864	; 0xfe000000
    e596:	4548      	cmp	r0, r9
        ui32Status = write_nonblocking(pHandle, &pui8Data[i],
    e598:	4431      	add	r1, r6
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e59a:	f47f af28 	bne.w	e3ee <am_hal_uart_transfer+0x4e>
    e59e:	e735      	b.n	e40c <am_hal_uart_transfer+0x6c>
    e5a0:	4606      	mov	r6, r0
    e5a2:	e724      	b.n	e3ee <am_hal_uart_transfer+0x4e>
        return read_timeout(pHandle,
    e5a4:	684b      	ldr	r3, [r1, #4]
    e5a6:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    e5aa:	688c      	ldr	r4, [r1, #8]
    e5ac:	690f      	ldr	r7, [r1, #16]
    e5ae:	4699      	mov	r9, r3
    if (ui32TimeoutMs == 0)
    e5b0:	f1bb 0f00 	cmp.w	fp, #0
    e5b4:	f000 80c9 	beq.w	e74a <am_hal_uart_transfer+0x3aa>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e5b8:	2c00      	cmp	r4, #0
    e5ba:	f000 8150 	beq.w	e85e <am_hal_uart_transfer+0x4be>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e5be:	b130      	cbz	r0, e5ce <am_hal_uart_transfer+0x22e>
    e5c0:	6800      	ldr	r0, [r0, #0]
    e5c2:	4a07      	ldr	r2, [pc, #28]	; (e5e0 <am_hal_uart_transfer+0x240>)
    e5c4:	f020 417e 	bic.w	r1, r0, #4261412864	; 0xfe000000
    e5c8:	4291      	cmp	r1, r2
    e5ca:	f000 8186 	beq.w	e8da <am_hal_uart_transfer+0x53a>
    e5ce:	2500      	movs	r5, #0
        return AM_HAL_STATUS_INVALID_HANDLE;
    e5d0:	f04f 0b02 	mov.w	fp, #2
            if (pui32NumBytesRead)
    e5d4:	2f00      	cmp	r7, #0
    e5d6:	f43f aeef 	beq.w	e3b8 <am_hal_uart_transfer+0x18>
                *pui32NumBytesRead = i;
    e5da:	603d      	str	r5, [r7, #0]
    e5dc:	e6ec      	b.n	e3b8 <am_hal_uart_transfer+0x18>
    e5de:	bf00      	nop
    e5e0:	01ea9e06 	.word	0x01ea9e06
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e5e4:	2800      	cmp	r0, #0
    e5e6:	f43f af07 	beq.w	e3f8 <am_hal_uart_transfer+0x58>
    e5ea:	6807      	ldr	r7, [r0, #0]
    e5ec:	4cac      	ldr	r4, [pc, #688]	; (e8a0 <am_hal_uart_transfer+0x500>)
    e5ee:	f027 437e 	bic.w	r3, r7, #4261412864	; 0xfe000000
    e5f2:	42a3      	cmp	r3, r4
    e5f4:	f47f af00 	bne.w	e3f8 <am_hal_uart_transfer+0x58>
    if (pui32NumBytesWritten)
    e5f8:	f1ba 0f00 	cmp.w	sl, #0
    e5fc:	d001      	beq.n	e602 <am_hal_uart_transfer+0x262>
        *pui32NumBytesWritten = 0;
    e5fe:	f8ca b000 	str.w	fp, [sl]
    if (ui32NumBytes == 0)
    e602:	2d00      	cmp	r5, #0
    e604:	f000 812e 	beq.w	e864 <am_hal_uart_transfer+0x4c4>
    if (pState->bEnableTxQueue)
    e608:	f898 4028 	ldrb.w	r4, [r8, #40]	; 0x28
    e60c:	2c00      	cmp	r4, #0
    e60e:	f040 8290 	bne.w	eb32 <am_hal_uart_transfer+0x792>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e612:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
    e616:	f500 2180 	add.w	r1, r0, #262144	; 0x40000
    e61a:	311c      	adds	r1, #28
    e61c:	030a      	lsls	r2, r1, #12
    e61e:	6996      	ldr	r6, [r2, #24]
    e620:	f3c6 1740 	ubfx	r7, r6, #5, #1
    e624:	2f00      	cmp	r7, #0
    e626:	f040 8089 	bne.w	e73c <am_hal_uart_transfer+0x39c>
    e62a:	f105 38ff 	add.w	r8, r5, #4294967295
    e62e:	9b01      	ldr	r3, [sp, #4]
    e630:	f018 0007 	ands.w	r0, r8, #7
    e634:	463c      	mov	r4, r7
    e636:	f103 31ff 	add.w	r1, r3, #4294967295
    e63a:	d042      	beq.n	e6c2 <am_hal_uart_transfer+0x322>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e63c:	781e      	ldrb	r6, [r3, #0]
    e63e:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e640:	6997      	ldr	r7, [r2, #24]
    e642:	4619      	mov	r1, r3
    e644:	06bb      	lsls	r3, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e646:	f04f 0401 	mov.w	r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e64a:	d477      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
    e64c:	42a0      	cmp	r0, r4
    e64e:	d038      	beq.n	e6c2 <am_hal_uart_transfer+0x322>
    e650:	2802      	cmp	r0, #2
    e652:	d02e      	beq.n	e6b2 <am_hal_uart_transfer+0x312>
    e654:	2803      	cmp	r0, #3
    e656:	d024      	beq.n	e6a2 <am_hal_uart_transfer+0x302>
    e658:	2804      	cmp	r0, #4
    e65a:	d01a      	beq.n	e692 <am_hal_uart_transfer+0x2f2>
    e65c:	2805      	cmp	r0, #5
    e65e:	d010      	beq.n	e682 <am_hal_uart_transfer+0x2e2>
    e660:	2806      	cmp	r0, #6
    e662:	d006      	beq.n	e672 <am_hal_uart_transfer+0x2d2>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e664:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    e668:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e66a:	6990      	ldr	r0, [r2, #24]
    e66c:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e66e:	4424      	add	r4, r4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e670:	d464      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e672:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    e676:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e678:	6997      	ldr	r7, [r2, #24]
    e67a:	06be      	lsls	r6, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e67c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e680:	d45c      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e682:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    e686:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e688:	6990      	ldr	r0, [r2, #24]
    e68a:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e68c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e690:	d454      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e692:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    e696:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e698:	6997      	ldr	r7, [r2, #24]
    e69a:	06bb      	lsls	r3, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e69c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6a0:	d44c      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6a2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    e6a6:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6a8:	6990      	ldr	r0, [r2, #24]
    e6aa:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6ac:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6b0:	d444      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6b2:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    e6b6:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6b8:	6997      	ldr	r7, [r2, #24]
    e6ba:	06be      	lsls	r6, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6bc:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6c0:	d43c      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6c2:	3401      	adds	r4, #1
    e6c4:	784b      	ldrb	r3, [r1, #1]
    e6c6:	6013      	str	r3, [r2, #0]
    while (i < ui32NumBytes)
    e6c8:	42a5      	cmp	r5, r4
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6ca:	4623      	mov	r3, r4
    e6cc:	f101 0001 	add.w	r0, r1, #1
    while (i < ui32NumBytes)
    e6d0:	d034      	beq.n	e73c <am_hal_uart_transfer+0x39c>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6d2:	6996      	ldr	r6, [r2, #24]
    e6d4:	06b6      	lsls	r6, r6, #26
    e6d6:	d431      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6d8:	7847      	ldrb	r7, [r0, #1]
    e6da:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6dc:	6990      	ldr	r0, [r2, #24]
    e6de:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6e0:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6e4:	d42a      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6e6:	78cc      	ldrb	r4, [r1, #3]
    e6e8:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6ea:	6996      	ldr	r6, [r2, #24]
    e6ec:	06b7      	lsls	r7, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6ee:	f103 0402 	add.w	r4, r3, #2
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6f2:	d423      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6f4:	790f      	ldrb	r7, [r1, #4]
    e6f6:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6f8:	6990      	ldr	r0, [r2, #24]
    e6fa:	0686      	lsls	r6, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6fc:	f103 0403 	add.w	r4, r3, #3
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e700:	d41c      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e702:	794c      	ldrb	r4, [r1, #5]
    e704:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e706:	6996      	ldr	r6, [r2, #24]
    e708:	06b0      	lsls	r0, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e70a:	f103 0404 	add.w	r4, r3, #4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e70e:	d415      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e710:	798f      	ldrb	r7, [r1, #6]
    e712:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e714:	6990      	ldr	r0, [r2, #24]
    e716:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e718:	f103 0405 	add.w	r4, r3, #5
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e71c:	d40e      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e71e:	79cc      	ldrb	r4, [r1, #7]
    e720:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e722:	6996      	ldr	r6, [r2, #24]
    e724:	06b6      	lsls	r6, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e726:	f103 0406 	add.w	r4, r3, #6
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e72a:	d407      	bmi.n	e73c <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e72c:	f811 7f08 	ldrb.w	r7, [r1, #8]!
    e730:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e732:	6990      	ldr	r0, [r2, #24]
    e734:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e736:	f103 0407 	add.w	r4, r3, #7
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e73a:	d5c2      	bpl.n	e6c2 <am_hal_uart_transfer+0x322>
    if (pui32NumBytesWritten)
    e73c:	f1ba 0f00 	cmp.w	sl, #0
    e740:	f000 8090 	beq.w	e864 <am_hal_uart_transfer+0x4c4>
        *pui32NumBytesWritten = ui32BytesTransferred;
    e744:	f8ca 4000 	str.w	r4, [sl]
    e748:	e636      	b.n	e3b8 <am_hal_uart_transfer+0x18>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e74a:	2800      	cmp	r0, #0
    e74c:	f43f ae54 	beq.w	e3f8 <am_hal_uart_transfer+0x58>
    e750:	6805      	ldr	r5, [r0, #0]
    e752:	4e53      	ldr	r6, [pc, #332]	; (e8a0 <am_hal_uart_transfer+0x500>)
    e754:	f025 4c7e 	bic.w	ip, r5, #4261412864	; 0xfe000000
    e758:	45b4      	cmp	ip, r6
    e75a:	f47f ae4d 	bne.w	e3f8 <am_hal_uart_transfer+0x58>
    if (pui32NumBytesRead)
    e75e:	b10f      	cbz	r7, e764 <am_hal_uart_transfer+0x3c4>
        *pui32NumBytesRead = 0;
    e760:	f8c7 b000 	str.w	fp, [r7]
    if (ui32NumBytes == 0)
    e764:	2c00      	cmp	r4, #0
    e766:	d07d      	beq.n	e864 <am_hal_uart_transfer+0x4c4>
    if (pState->bEnableRxQueue)
    e768:	f898 0044 	ldrb.w	r0, [r8, #68]	; 0x44
    e76c:	2800      	cmp	r0, #0
    e76e:	f040 8213 	bne.w	eb98 <am_hal_uart_transfer+0x7f8>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e772:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    e776:	f503 2180 	add.w	r1, r3, #262144	; 0x40000
    e77a:	311c      	adds	r1, #28
    e77c:	0309      	lsls	r1, r1, #12
    e77e:	698a      	ldr	r2, [r1, #24]
    e780:	f3c2 1500 	ubfx	r5, r2, #4, #1
    e784:	2d00      	cmp	r5, #0
    e786:	f040 8287 	bne.w	ec98 <am_hal_uart_transfer+0x8f8>
            ui32ReadData = UARTn(ui32Module)->DR;
    e78a:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e78c:	f413 6a70 	ands.w	sl, r3, #3840	; 0xf00
    e790:	f040 81cc 	bne.w	eb2c <am_hal_uart_transfer+0x78c>
    e794:	1e66      	subs	r6, r4, #1
    e796:	f016 0203 	ands.w	r2, r6, #3
    e79a:	4655      	mov	r5, sl
    e79c:	f109 30ff 	add.w	r0, r9, #4294967295
    e7a0:	d02b      	beq.n	e7fa <am_hal_uart_transfer+0x45a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7a2:	f889 3000 	strb.w	r3, [r9]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7a6:	698b      	ldr	r3, [r1, #24]
    e7a8:	06de      	lsls	r6, r3, #27
    e7aa:	4648      	mov	r0, r9
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7ac:	f04f 0501 	mov.w	r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7b0:	f53f af10 	bmi.w	e5d4 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e7b4:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e7b6:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    e7ba:	f040 81b7 	bne.w	eb2c <am_hal_uart_transfer+0x78c>
    e7be:	42aa      	cmp	r2, r5
    e7c0:	d01b      	beq.n	e7fa <am_hal_uart_transfer+0x45a>
    e7c2:	2a02      	cmp	r2, #2
    e7c4:	d00c      	beq.n	e7e0 <am_hal_uart_transfer+0x440>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7c6:	f800 3f01 	strb.w	r3, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7ca:	698e      	ldr	r6, [r1, #24]
    e7cc:	06f2      	lsls	r2, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7ce:	f04f 0502 	mov.w	r5, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7d2:	f53f aeff 	bmi.w	e5d4 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e7d6:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e7d8:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    e7dc:	f040 81a6 	bne.w	eb2c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7e0:	f800 3f01 	strb.w	r3, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7e4:	698a      	ldr	r2, [r1, #24]
    e7e6:	06d3      	lsls	r3, r2, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7e8:	f105 0501 	add.w	r5, r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7ec:	f53f aef2 	bmi.w	e5d4 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e7f0:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e7f2:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    e7f6:	f040 8199 	bne.w	eb2c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7fa:	3501      	adds	r5, #1
    while (i < ui32NumBytes)
    e7fc:	42ac      	cmp	r4, r5
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7fe:	7043      	strb	r3, [r0, #1]
    e800:	f100 0601 	add.w	r6, r0, #1
    e804:	462b      	mov	r3, r5
    while (i < ui32NumBytes)
    e806:	f43f aee5 	beq.w	e5d4 <am_hal_uart_transfer+0x234>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e80a:	698a      	ldr	r2, [r1, #24]
    e80c:	06d2      	lsls	r2, r2, #27
    e80e:	f53f aee1 	bmi.w	e5d4 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e812:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e814:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    e818:	f040 8188 	bne.w	eb2c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e81c:	7072      	strb	r2, [r6, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e81e:	698e      	ldr	r6, [r1, #24]
    e820:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e822:	f105 0501 	add.w	r5, r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e826:	f53f aed5 	bmi.w	e5d4 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e82a:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e82c:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    e830:	f040 817c 	bne.w	eb2c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e834:	70c2      	strb	r2, [r0, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e836:	698e      	ldr	r6, [r1, #24]
    e838:	06f2      	lsls	r2, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e83a:	f103 0502 	add.w	r5, r3, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e83e:	f53f aec9 	bmi.w	e5d4 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e842:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e844:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    e848:	f040 8170 	bne.w	eb2c <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e84c:	f800 2f04 	strb.w	r2, [r0, #4]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e850:	698e      	ldr	r6, [r1, #24]
    e852:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e854:	f103 0503 	add.w	r5, r3, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e858:	f53f aebc 	bmi.w	e5d4 <am_hal_uart_transfer+0x234>
    e85c:	e7c8      	b.n	e7f0 <am_hal_uart_transfer+0x450>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e85e:	4625      	mov	r5, r4
    if (pui32NumBytesRead)
    e860:	b107      	cbz	r7, e864 <am_hal_uart_transfer+0x4c4>
        *pui32NumBytesRead = i;
    e862:	603d      	str	r5, [r7, #0]
    return AM_HAL_STATUS_SUCCESS;
    e864:	f04f 0b00 	mov.w	fp, #0
    e868:	e5a6      	b.n	e3b8 <am_hal_uart_transfer+0x18>
        i += ui32BytesWritten;
    e86a:	442e      	add	r6, r5
    e86c:	e679      	b.n	e562 <am_hal_uart_transfer+0x1c2>
        ui32BufferSpace = am_hal_queue_space_left(&pState->sTxQueue);
    e86e:	f8d8 0038 	ldr.w	r0, [r8, #56]	; 0x38
    e872:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
    e876:	1a84      	subs	r4, r0, r2
                                 ui32NumBytes : ui32BufferSpace);
    e878:	42ac      	cmp	r4, r5
    e87a:	bf28      	it	cs
    e87c:	462c      	movcs	r4, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    e87e:	4622      	mov	r2, r4
    e880:	9802      	ldr	r0, [sp, #8]
    e882:	f000 faa3 	bl	edcc <am_hal_queue_item_add>
    uint32_t ui32Module = pState->ui32Module;
    e886:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    e88a:	9303      	str	r3, [sp, #12]
    AM_CRITICAL_BEGIN
    e88c:	f7ff f954 	bl	db38 <am_hal_interrupt_master_disable>
    e890:	9903      	ldr	r1, [sp, #12]
    e892:	9008      	str	r0, [sp, #32]
    e894:	f501 2280 	add.w	r2, r1, #262144	; 0x40000
    e898:	321c      	adds	r2, #28
    e89a:	0313      	lsls	r3, r2, #12
    e89c:	9303      	str	r3, [sp, #12]
    e89e:	e010      	b.n	e8c2 <am_hal_uart_transfer+0x522>
    e8a0:	01ea9e06 	.word	0x01ea9e06
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    e8a4:	f000 fb96 	bl	efd4 <am_hal_queue_item_get>
    e8a8:	b198      	cbz	r0, e8d2 <am_hal_uart_transfer+0x532>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8aa:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    e8ae:	f502 2380 	add.w	r3, r2, #262144	; 0x40000
    e8b2:	331c      	adds	r3, #28
    e8b4:	0318      	lsls	r0, r3, #12
    e8b6:	6981      	ldr	r1, [r0, #24]
    e8b8:	068a      	lsls	r2, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8ba:	bf5c      	itt	pl
    e8bc:	f89d 201c 	ldrbpl.w	r2, [sp, #28]
    e8c0:	6002      	strpl	r2, [r0, #0]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    e8c2:	9b03      	ldr	r3, [sp, #12]
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    e8c4:	9802      	ldr	r0, [sp, #8]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    e8c6:	699b      	ldr	r3, [r3, #24]
    e8c8:	069b      	lsls	r3, r3, #26
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    e8ca:	f04f 0201 	mov.w	r2, #1
    e8ce:	a907      	add	r1, sp, #28
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    e8d0:	d5e8      	bpl.n	e8a4 <am_hal_uart_transfer+0x504>
    AM_CRITICAL_END
    e8d2:	9808      	ldr	r0, [sp, #32]
    e8d4:	f7ff f934 	bl	db40 <am_hal_interrupt_master_set>
    e8d8:	e640      	b.n	e55c <am_hal_uart_transfer+0x1bc>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e8da:	2600      	movs	r6, #0
    e8dc:	469a      	mov	sl, r3
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    e8de:	f108 0348 	add.w	r3, r8, #72	; 0x48
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e8e2:	9101      	str	r1, [sp, #4]
    e8e4:	4635      	mov	r5, r6
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    e8e6:	9302      	str	r3, [sp, #8]
    if (pState->bEnableRxQueue)
    e8e8:	f898 0044 	ldrb.w	r0, [r8, #68]	; 0x44
    e8ec:	2800      	cmp	r0, #0
    e8ee:	f040 8089 	bne.w	ea04 <am_hal_uart_transfer+0x664>
    uint32_t ui32Module = pState->ui32Module;
    e8f2:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    while (i < ui32NumBytes)
    e8f6:	2c00      	cmp	r4, #0
    e8f8:	d0b2      	beq.n	e860 <am_hal_uart_transfer+0x4c0>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e8fa:	f502 2180 	add.w	r1, r2, #262144	; 0x40000
    e8fe:	311c      	adds	r1, #28
    e900:	030a      	lsls	r2, r1, #12
    e902:	6993      	ldr	r3, [r2, #24]
    e904:	06d8      	lsls	r0, r3, #27
    e906:	d466      	bmi.n	e9d6 <am_hal_uart_transfer+0x636>
            ui32ReadData = UARTn(ui32Module)->DR;
    e908:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e90a:	f411 6370 	ands.w	r3, r1, #3840	; 0xf00
    e90e:	f040 810d 	bne.w	eb2c <am_hal_uart_transfer+0x78c>
    e912:	f104 3eff 	add.w	lr, r4, #4294967295
    e916:	f01e 0e03 	ands.w	lr, lr, #3
    e91a:	f109 30ff 	add.w	r0, r9, #4294967295
    e91e:	d029      	beq.n	e974 <am_hal_uart_transfer+0x5d4>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e920:	f889 1000 	strb.w	r1, [r9]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e924:	6991      	ldr	r1, [r2, #24]
    e926:	06c9      	lsls	r1, r1, #27
    e928:	4648      	mov	r0, r9
                pui8Data[i++] = ui32ReadData & 0xFF;
    e92a:	f04f 0301 	mov.w	r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e92e:	d44e      	bmi.n	e9ce <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e930:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e932:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e936:	f040 80e0 	bne.w	eafa <am_hal_uart_transfer+0x75a>
    e93a:	459e      	cmp	lr, r3
    e93c:	d01a      	beq.n	e974 <am_hal_uart_transfer+0x5d4>
    e93e:	f1be 0f02 	cmp.w	lr, #2
    e942:	d00b      	beq.n	e95c <am_hal_uart_transfer+0x5bc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e944:	f800 1f01 	strb.w	r1, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e948:	6991      	ldr	r1, [r2, #24]
    e94a:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e94c:	f04f 0302 	mov.w	r3, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e950:	d43d      	bmi.n	e9ce <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e952:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e954:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e958:	f040 80cf 	bne.w	eafa <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e95c:	f800 1f01 	strb.w	r1, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e960:	6991      	ldr	r1, [r2, #24]
    e962:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e964:	f103 0301 	add.w	r3, r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e968:	d431      	bmi.n	e9ce <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e96a:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e96c:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e970:	f040 80c3 	bne.w	eafa <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e974:	3301      	adds	r3, #1
    while (i < ui32NumBytes)
    e976:	42a3      	cmp	r3, r4
                pui8Data[i++] = ui32ReadData & 0xFF;
    e978:	7041      	strb	r1, [r0, #1]
    e97a:	469e      	mov	lr, r3
    e97c:	f100 0c01 	add.w	ip, r0, #1
    while (i < ui32NumBytes)
    e980:	d025      	beq.n	e9ce <am_hal_uart_transfer+0x62e>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e982:	6991      	ldr	r1, [r2, #24]
    e984:	06c9      	lsls	r1, r1, #27
    e986:	d422      	bmi.n	e9ce <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e988:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e98a:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e98e:	f040 80b4 	bne.w	eafa <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e992:	f88c 1001 	strb.w	r1, [ip, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e996:	6991      	ldr	r1, [r2, #24]
    e998:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e99a:	f103 0301 	add.w	r3, r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e99e:	d416      	bmi.n	e9ce <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e9a0:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e9a2:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e9a6:	f040 80a8 	bne.w	eafa <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e9aa:	70c1      	strb	r1, [r0, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e9ac:	6991      	ldr	r1, [r2, #24]
    e9ae:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e9b0:	f10e 0302 	add.w	r3, lr, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e9b4:	d40b      	bmi.n	e9ce <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e9b6:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e9b8:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e9bc:	f040 809d 	bne.w	eafa <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e9c0:	f800 1f04 	strb.w	r1, [r0, #4]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e9c4:	6991      	ldr	r1, [r2, #24]
    e9c6:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e9c8:	f10e 0303 	add.w	r3, lr, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e9cc:	d5cd      	bpl.n	e96a <am_hal_uart_transfer+0x5ca>
        if (ui32RemainingBytes)
    e9ce:	1ae4      	subs	r4, r4, r3
        i += ui32BytesRead;
    e9d0:	441d      	add	r5, r3
        if (ui32RemainingBytes)
    e9d2:	f43f af45 	beq.w	e860 <am_hal_uart_transfer+0x4c0>
            am_hal_flash_delay(FLASH_CYCLES_US(1));
    e9d6:	2001      	movs	r0, #1
    e9d8:	f7fe fe38 	bl	d64c <am_hal_flash_delay>
            if (ui32TimeoutMs != AM_HAL_UART_WAIT_FOREVER)
    e9dc:	f1bb 3fff 	cmp.w	fp, #4294967295
                ui32TimeSpent++;
    e9e0:	bf18      	it	ne
    e9e2:	3601      	addne	r6, #1
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e9e4:	45b3      	cmp	fp, r6
    e9e6:	f67f af3b 	bls.w	e860 <am_hal_uart_transfer+0x4c0>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e9ea:	f8d8 0000 	ldr.w	r0, [r8]
    e9ee:	9a01      	ldr	r2, [sp, #4]
    e9f0:	f020 417e 	bic.w	r1, r0, #4261412864	; 0xfe000000
    e9f4:	4291      	cmp	r1, r2
        ui32Status = read_nonblocking(pHandle, &pui8Data[i],
    e9f6:	eb0a 0905 	add.w	r9, sl, r5
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e9fa:	f43f af75 	beq.w	e8e8 <am_hal_uart_transfer+0x548>
        return AM_HAL_STATUS_INVALID_HANDLE;
    e9fe:	f04f 0b02 	mov.w	fp, #2
    ea02:	e5e7      	b.n	e5d4 <am_hal_uart_transfer+0x234>
    AM_CRITICAL_BEGIN
    ea04:	f7ff f898 	bl	db38 <am_hal_interrupt_master_disable>
    ea08:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    ea0c:	9007      	str	r0, [sp, #28]
    ea0e:	f502 2080 	add.w	r0, r2, #262144	; 0x40000
    ea12:	301c      	adds	r0, #28
    uint32_t i = 0;
    ea14:	f8cd a00c 	str.w	sl, [sp, #12]
    ea18:	0303      	lsls	r3, r0, #12
    ea1a:	f10d 0c20 	add.w	ip, sp, #32
    ea1e:	2200      	movs	r2, #0
    ea20:	46a2      	mov	sl, r4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea22:	699c      	ldr	r4, [r3, #24]
    ea24:	06e1      	lsls	r1, r4, #27
    ea26:	d45a      	bmi.n	eade <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea28:	6818      	ldr	r0, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea2a:	f410 6f70 	tst.w	r0, #3840	; 0xf00
    ea2e:	d17a      	bne.n	eb26 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea30:	46e6      	mov	lr, ip
    ea32:	3201      	adds	r2, #1
    ea34:	f80e 0b01 	strb.w	r0, [lr], #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea38:	6999      	ldr	r1, [r3, #24]
    ea3a:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea3c:	4610      	mov	r0, r2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea3e:	d44e      	bmi.n	eade <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea40:	681c      	ldr	r4, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea42:	f414 6f70 	tst.w	r4, #3840	; 0xf00
    ea46:	d16e      	bne.n	eb26 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea48:	f88e 4000 	strb.w	r4, [lr]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea4c:	6999      	ldr	r1, [r3, #24]
    ea4e:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea50:	f102 0201 	add.w	r2, r2, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea54:	d443      	bmi.n	eade <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea56:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea58:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ea5c:	d163      	bne.n	eb26 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea5e:	f88e 2001 	strb.w	r2, [lr, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea62:	699c      	ldr	r4, [r3, #24]
    ea64:	06e4      	lsls	r4, r4, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea66:	f100 0202 	add.w	r2, r0, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea6a:	d438      	bmi.n	eade <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea6c:	6819      	ldr	r1, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea6e:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ea72:	d158      	bne.n	eb26 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea74:	f88c 1003 	strb.w	r1, [ip, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea78:	699c      	ldr	r4, [r3, #24]
    ea7a:	06e4      	lsls	r4, r4, #27
    ea7c:	f10c 0c04 	add.w	ip, ip, #4
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea80:	f100 0203 	add.w	r2, r0, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea84:	d42b      	bmi.n	eade <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea86:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea88:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ea8c:	d14b      	bne.n	eb26 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea8e:	f88c 2000 	strb.w	r2, [ip]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea92:	6999      	ldr	r1, [r3, #24]
    ea94:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea96:	f100 0204 	add.w	r2, r0, #4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea9a:	d420      	bmi.n	eade <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea9c:	681c      	ldr	r4, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea9e:	f414 6f70 	tst.w	r4, #3840	; 0xf00
    eaa2:	d140      	bne.n	eb26 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eaa4:	f88e 4004 	strb.w	r4, [lr, #4]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eaa8:	6999      	ldr	r1, [r3, #24]
    eaaa:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    eaac:	f100 0205 	add.w	r2, r0, #5
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eab0:	d415      	bmi.n	eade <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    eab2:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eab4:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    eab8:	d135      	bne.n	eb26 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eaba:	f88e 2005 	strb.w	r2, [lr, #5]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eabe:	699c      	ldr	r4, [r3, #24]
    eac0:	06e4      	lsls	r4, r4, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    eac2:	f100 0206 	add.w	r2, r0, #6
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eac6:	d40a      	bmi.n	eade <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    eac8:	6819      	ldr	r1, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eaca:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    eace:	d12a      	bne.n	eb26 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ead0:	1dc2      	adds	r2, r0, #7
    while (i < ui32NumBytes)
    ead2:	2a20      	cmp	r2, #32
                pui8Data[i++] = ui32ReadData & 0xFF;
    ead4:	f88e 1006 	strb.w	r1, [lr, #6]
    ead8:	f10e 0c07 	add.w	ip, lr, #7
    while (i < ui32NumBytes)
    eadc:	d1a1      	bne.n	ea22 <am_hal_uart_transfer+0x682>
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    eade:	a908      	add	r1, sp, #32
    eae0:	9802      	ldr	r0, [sp, #8]
    eae2:	4654      	mov	r4, sl
    eae4:	f8dd a00c 	ldr.w	sl, [sp, #12]
    eae8:	f000 f970 	bl	edcc <am_hal_queue_item_add>
    eaec:	b958      	cbnz	r0, eb06 <am_hal_uart_transfer+0x766>
            ui32ErrorStatus = AM_HAL_UART_STATUS_RX_QUEUE_FULL;
    eaee:	f8df b1b4 	ldr.w	fp, [pc, #436]	; eca4 <am_hal_uart_transfer+0x904>
    AM_CRITICAL_END
    eaf2:	9807      	ldr	r0, [sp, #28]
    eaf4:	f7ff f824 	bl	db40 <am_hal_interrupt_master_set>
    eaf8:	e56c      	b.n	e5d4 <am_hal_uart_transfer+0x234>
    eafa:	441d      	add	r5, r3
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    eafc:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    eb00:	e568      	b.n	e5d4 <am_hal_uart_transfer+0x234>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    eb02:	462e      	mov	r6, r5
    eb04:	e52d      	b.n	e562 <am_hal_uart_transfer+0x1c2>
    AM_CRITICAL_END
    eb06:	9807      	ldr	r0, [sp, #28]
    eb08:	f7ff f81a 	bl	db40 <am_hal_interrupt_master_set>
                                ui32NumBytes : ui32BufferData);
    eb0c:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    eb10:	9802      	ldr	r0, [sp, #8]
                                ui32NumBytes : ui32BufferData);
    eb12:	42a3      	cmp	r3, r4
    eb14:	bf28      	it	cs
    eb16:	4623      	movcs	r3, r4
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    eb18:	461a      	mov	r2, r3
    eb1a:	4649      	mov	r1, r9
    eb1c:	9303      	str	r3, [sp, #12]
    eb1e:	f000 fa59 	bl	efd4 <am_hal_queue_item_get>
    eb22:	9b03      	ldr	r3, [sp, #12]
    eb24:	e753      	b.n	e9ce <am_hal_uart_transfer+0x62e>
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    eb26:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    eb2a:	e7e2      	b.n	eaf2 <am_hal_uart_transfer+0x752>
    eb2c:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    eb30:	e550      	b.n	e5d4 <am_hal_uart_transfer+0x234>
        ui32BufferSpace = am_hal_queue_space_left(&pState->sTxQueue);
    eb32:	f8d8 1034 	ldr.w	r1, [r8, #52]	; 0x34
    eb36:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
    eb3a:	1a52      	subs	r2, r2, r1
                                 ui32NumBytes : ui32BufferSpace);
    eb3c:	42aa      	cmp	r2, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    eb3e:	f108 092c 	add.w	r9, r8, #44	; 0x2c
                                 ui32NumBytes : ui32BufferSpace);
    eb42:	bf28      	it	cs
    eb44:	462a      	movcs	r2, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    eb46:	9901      	ldr	r1, [sp, #4]
    eb48:	4648      	mov	r0, r9
                                 ui32NumBytes : ui32BufferSpace);
    eb4a:	4614      	mov	r4, r2
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    eb4c:	f000 f93e 	bl	edcc <am_hal_queue_item_add>
    uint32_t ui32Module = pState->ui32Module;
    eb50:	f8d8 6024 	ldr.w	r6, [r8, #36]	; 0x24
    AM_CRITICAL_BEGIN
    eb54:	f7fe fff0 	bl	db38 <am_hal_interrupt_master_disable>
    eb58:	f506 2380 	add.w	r3, r6, #262144	; 0x40000
    eb5c:	331c      	adds	r3, #28
    eb5e:	031d      	lsls	r5, r3, #12
    eb60:	9005      	str	r0, [sp, #20]
    eb62:	e00e      	b.n	eb82 <am_hal_uart_transfer+0x7e2>
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    eb64:	f000 fa36 	bl	efd4 <am_hal_queue_item_get>
    eb68:	b190      	cbz	r0, eb90 <am_hal_uart_transfer+0x7f0>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb6a:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
    eb6e:	f500 2280 	add.w	r2, r0, #262144	; 0x40000
    eb72:	321c      	adds	r2, #28
    eb74:	0311      	lsls	r1, r2, #12
    eb76:	698e      	ldr	r6, [r1, #24]
    eb78:	06b3      	lsls	r3, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb7a:	bf5c      	itt	pl
    eb7c:	f89d 3020 	ldrbpl.w	r3, [sp, #32]
    eb80:	600b      	strpl	r3, [r1, #0]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    eb82:	69af      	ldr	r7, [r5, #24]
    eb84:	06bf      	lsls	r7, r7, #26
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    eb86:	f04f 0201 	mov.w	r2, #1
    eb8a:	a908      	add	r1, sp, #32
    eb8c:	4648      	mov	r0, r9
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    eb8e:	d5e9      	bpl.n	eb64 <am_hal_uart_transfer+0x7c4>
    AM_CRITICAL_END
    eb90:	9805      	ldr	r0, [sp, #20]
    eb92:	f7fe ffd5 	bl	db40 <am_hal_interrupt_master_set>
    eb96:	e5d1      	b.n	e73c <am_hal_uart_transfer+0x39c>
    AM_CRITICAL_BEGIN
    eb98:	f7fe ffce 	bl	db38 <am_hal_interrupt_master_disable>
    eb9c:	f8d8 1024 	ldr.w	r1, [r8, #36]	; 0x24
    eba0:	9006      	str	r0, [sp, #24]
    eba2:	f501 2080 	add.w	r0, r1, #262144	; 0x40000
    eba6:	301c      	adds	r0, #28
    eba8:	0301      	lsls	r1, r0, #12
    ebaa:	ab08      	add	r3, sp, #32
    uint32_t i = 0;
    ebac:	2200      	movs	r2, #0
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebae:	698e      	ldr	r6, [r1, #24]
    ebb0:	06f0      	lsls	r0, r6, #27
    ebb2:	d455      	bmi.n	ec60 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebb4:	680d      	ldr	r5, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebb6:	f415 6f70 	tst.w	r5, #3840	; 0xf00
    ebba:	d16f      	bne.n	ec9c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebbc:	4618      	mov	r0, r3
    ebbe:	3201      	adds	r2, #1
    ebc0:	f800 5b01 	strb.w	r5, [r0], #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebc4:	698e      	ldr	r6, [r1, #24]
    ebc6:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebc8:	4615      	mov	r5, r2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebca:	d449      	bmi.n	ec60 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebcc:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebce:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    ebd2:	d163      	bne.n	ec9c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebd4:	7006      	strb	r6, [r0, #0]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebd6:	698e      	ldr	r6, [r1, #24]
    ebd8:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebda:	f102 0201 	add.w	r2, r2, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebde:	d43f      	bmi.n	ec60 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebe0:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebe2:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ebe6:	d159      	bne.n	ec9c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebe8:	7042      	strb	r2, [r0, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebea:	f8d1 e018 	ldr.w	lr, [r1, #24]
    ebee:	f01e 0f10 	tst.w	lr, #16
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebf2:	f105 0202 	add.w	r2, r5, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebf6:	d133      	bne.n	ec60 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebf8:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebfa:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    ebfe:	d14d      	bne.n	ec9c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec00:	70de      	strb	r6, [r3, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec02:	698e      	ldr	r6, [r1, #24]
    ec04:	06f6      	lsls	r6, r6, #27
    ec06:	f103 0304 	add.w	r3, r3, #4
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec0a:	f105 0203 	add.w	r2, r5, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec0e:	d427      	bmi.n	ec60 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec10:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec12:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ec16:	d141      	bne.n	ec9c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec18:	701a      	strb	r2, [r3, #0]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec1a:	698b      	ldr	r3, [r1, #24]
    ec1c:	06db      	lsls	r3, r3, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec1e:	f105 0204 	add.w	r2, r5, #4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec22:	d41d      	bmi.n	ec60 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec24:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec26:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    ec2a:	d137      	bne.n	ec9c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec2c:	7106      	strb	r6, [r0, #4]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec2e:	698b      	ldr	r3, [r1, #24]
    ec30:	06de      	lsls	r6, r3, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec32:	f105 0205 	add.w	r2, r5, #5
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec36:	d413      	bmi.n	ec60 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec38:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec3a:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ec3e:	d12d      	bne.n	ec9c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec40:	7142      	strb	r2, [r0, #5]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec42:	698e      	ldr	r6, [r1, #24]
    ec44:	06f3      	lsls	r3, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec46:	f105 0206 	add.w	r2, r5, #6
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec4a:	d409      	bmi.n	ec60 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec4c:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec4e:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    ec52:	d123      	bne.n	ec9c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec54:	1dea      	adds	r2, r5, #7
    while (i < ui32NumBytes)
    ec56:	2a20      	cmp	r2, #32
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec58:	7183      	strb	r3, [r0, #6]
    ec5a:	f100 0307 	add.w	r3, r0, #7
    while (i < ui32NumBytes)
    ec5e:	d1a6      	bne.n	ebae <am_hal_uart_transfer+0x80e>
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    ec60:	f108 0a48 	add.w	sl, r8, #72	; 0x48
    ec64:	a908      	add	r1, sp, #32
    ec66:	4650      	mov	r0, sl
    ec68:	f000 f8b0 	bl	edcc <am_hal_queue_item_add>
    ec6c:	b930      	cbnz	r0, ec7c <am_hal_uart_transfer+0x8dc>
            ui32ErrorStatus = AM_HAL_UART_STATUS_RX_QUEUE_FULL;
    ec6e:	f8df b034 	ldr.w	fp, [pc, #52]	; eca4 <am_hal_uart_transfer+0x904>
    AM_CRITICAL_END
    ec72:	9806      	ldr	r0, [sp, #24]
    ec74:	f7fe ff64 	bl	db40 <am_hal_interrupt_master_set>
    ec78:	f7ff bb9e 	b.w	e3b8 <am_hal_uart_transfer+0x18>
    ec7c:	9806      	ldr	r0, [sp, #24]
    ec7e:	f7fe ff5f 	bl	db40 <am_hal_interrupt_master_set>
                                ui32NumBytes : ui32BufferData);
    ec82:	f8d8 5050 	ldr.w	r5, [r8, #80]	; 0x50
    ec86:	42a5      	cmp	r5, r4
    ec88:	bf28      	it	cs
    ec8a:	4625      	movcs	r5, r4
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    ec8c:	4649      	mov	r1, r9
    ec8e:	4650      	mov	r0, sl
    ec90:	462a      	mov	r2, r5
    ec92:	f000 f99f 	bl	efd4 <am_hal_queue_item_get>
    ec96:	e49d      	b.n	e5d4 <am_hal_uart_transfer+0x234>
    uint32_t i = 0;
    ec98:	4605      	mov	r5, r0
    ec9a:	e49b      	b.n	e5d4 <am_hal_uart_transfer+0x234>
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    ec9c:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    eca0:	e7e7      	b.n	ec72 <am_hal_uart_transfer+0x8d2>
    eca2:	bf00      	nop
    eca4:	08000001 	.word	0x08000001

0000eca8 <am_hal_uart_tx_flush>:
    if (pState->bEnableTxQueue)
    eca8:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
{
    ecac:	b570      	push	{r4, r5, r6, lr}
    ecae:	4604      	mov	r4, r0
    uint32_t ui32Module = pState->ui32Module;
    ecb0:	6a45      	ldr	r5, [r0, #36]	; 0x24
    if (pState->bEnableTxQueue)
    ecb2:	b183      	cbz	r3, ecd6 <am_hal_uart_tx_flush+0x2e>
        while (am_hal_queue_data_left(&(pState->sTxQueue)))
    ecb4:	6b40      	ldr	r0, [r0, #52]	; 0x34
    ecb6:	b170      	cbz	r0, ecd6 <am_hal_uart_tx_flush+0x2e>
            ONE_BYTE_DELAY(pState);
    ecb8:	4e13      	ldr	r6, [pc, #76]	; (ed08 <am_hal_uart_tx_flush+0x60>)
    ecba:	6e21      	ldr	r1, [r4, #96]	; 0x60
    ecbc:	fbb6 f2f1 	udiv	r2, r6, r1
    ecc0:	2a02      	cmp	r2, #2
    ecc2:	ea4f 1002 	mov.w	r0, r2, lsl #4
    ecc6:	bf8c      	ite	hi
    ecc8:	3829      	subhi	r0, #41	; 0x29
    ecca:	2001      	movls	r0, #1
    eccc:	f7fe fcbe 	bl	d64c <am_hal_flash_delay>
        while (am_hal_queue_data_left(&(pState->sTxQueue)))
    ecd0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    ecd2:	2b00      	cmp	r3, #0
    ecd4:	d1f1      	bne.n	ecba <am_hal_uart_tx_flush+0x12>
    while ( UARTn(ui32Module)->FR_b.BUSY )
    ecd6:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
    ecda:	351c      	adds	r5, #28
    ecdc:	032d      	lsls	r5, r5, #12
    ecde:	69a8      	ldr	r0, [r5, #24]
    ece0:	0702      	lsls	r2, r0, #28
    ece2:	d50e      	bpl.n	ed02 <am_hal_uart_tx_flush+0x5a>
        ONE_BYTE_DELAY(pState);
    ece4:	4e08      	ldr	r6, [pc, #32]	; (ed08 <am_hal_uart_tx_flush+0x60>)
    ece6:	6e21      	ldr	r1, [r4, #96]	; 0x60
    ece8:	fbb6 f2f1 	udiv	r2, r6, r1
    ecec:	2a02      	cmp	r2, #2
    ecee:	ea4f 1002 	mov.w	r0, r2, lsl #4
    ecf2:	bf8c      	ite	hi
    ecf4:	3829      	subhi	r0, #41	; 0x29
    ecf6:	2001      	movls	r0, #1
    ecf8:	f7fe fca8 	bl	d64c <am_hal_flash_delay>
    while ( UARTn(ui32Module)->FR_b.BUSY )
    ecfc:	69ab      	ldr	r3, [r5, #24]
    ecfe:	071b      	lsls	r3, r3, #28
    ed00:	d4f1      	bmi.n	ece6 <am_hal_uart_tx_flush+0x3e>
} // am_hal_uart_tx_flush()
    ed02:	2000      	movs	r0, #0
    ed04:	bd70      	pop	{r4, r5, r6, pc}
    ed06:	bf00      	nop
    ed08:	00b71b00 	.word	0x00b71b00

0000ed0c <am_hal_wdt_init>:
    //
    // Accept the passed Config value, but clear the Counts that we are about to set.
#if AM_CMSIS_REGS
    ui32ConfigVal = psConfig->ui32Config & ~(WDT_CFG_INTVAL_Msk | WDT_CFG_RESVAL_Msk);
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_INTVAL, ui16IntCount);
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_RESVAL, ui16ResetCount);
    ed0c:	88c2      	ldrh	r2, [r0, #6]
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_INTVAL, ui16IntCount);
    ed0e:	8883      	ldrh	r3, [r0, #4]
    bool bResetEnabled = psConfig->ui32Config & AM_HAL_WDT_ENABLE_RESET;
    ed10:	6801      	ldr	r1, [r0, #0]
{
    ed12:	b410      	push	{r4}
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_INTVAL, ui16IntCount);
    ed14:	0418      	lsls	r0, r3, #16
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_RESVAL, ui16ResetCount);
    ed16:	0214      	lsls	r4, r2, #8
    ed18:	b2a2      	uxth	r2, r4
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_INTVAL, ui16IntCount);
    ed1a:	f400 037f 	and.w	r3, r0, #16711680	; 0xff0000
    ui32ConfigVal = psConfig->ui32Config & ~(WDT_CFG_INTVAL_Msk | WDT_CFG_RESVAL_Msk);
    ed1e:	f421 0c7f 	bic.w	ip, r1, #16711680	; 0xff0000
    if ( bInterruptEnabled )
    {
        //
        // Enable the watchdog interrupt if the configuration calls for them.
        //
        WDT->INTEN |= WDT_INTEN_WDTINT_Msk;
    ed22:	4c16      	ldr	r4, [pc, #88]	; (ed7c <am_hal_wdt_init+0x70>)
    ui32ConfigVal = psConfig->ui32Config & ~(WDT_CFG_INTVAL_Msk | WDT_CFG_RESVAL_Msk);
    ed24:	f42c 407f 	bic.w	r0, ip, #65280	; 0xff00
    ui32ConfigVal |= _VAL2FLD(WDT_CFG_RESVAL, ui16ResetCount);
    ed28:	4313      	orrs	r3, r2
    ed2a:	4303      	orrs	r3, r0
        WDT->INTEN |= WDT_INTEN_WDTINT_Msk;
    ed2c:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
    if ( bInterruptEnabled )
    ed30:	f011 0f02 	tst.w	r1, #2
        WDT->INTEN |= WDT_INTEN_WDTINT_Msk;
    ed34:	bf14      	ite	ne
    ed36:	f040 0001 	orrne.w	r0, r0, #1
    {
        //
        // Disable the watchdog interrupt if the configuration doesn't call for
        // watchdog interrupts.
        //
        WDT->INTEN &= ~WDT_INTEN_WDTINT_Msk;
    ed3a:	f020 0001 	biceq.w	r0, r0, #1
    bool bResetEnabled = psConfig->ui32Config & AM_HAL_WDT_ENABLE_RESET;
    ed3e:	f001 0204 	and.w	r2, r1, #4
        WDT->INTEN &= ~WDT_INTEN_WDTINT_Msk;
    ed42:	f8c4 0200 	str.w	r0, [r4, #512]	; 0x200
    if ( bResetEnabled )
    {
        //
        // Also enable watchdog resets in the reset module.
        //
        RSTGEN->CFG |= RSTGEN_CFG_WDREN_Msk;
    ed46:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
    if ( bResetEnabled )
    ed4a:	b17a      	cbz	r2, ed6c <am_hal_wdt_init+0x60>
        RSTGEN->CFG |= RSTGEN_CFG_WDREN_Msk;
    ed4c:	f8dc 0000 	ldr.w	r0, [ip]
    ed50:	f040 0202 	orr.w	r2, r0, #2
    ed54:	f8cc 2000 	str.w	r2, [ip]

    //
    // Check for a user specified clock select. If none specified then
    // set 128Hz.
    //
    if ( !(psConfig->ui32Config & WDT_CFG_CLKSEL_Msk) )
    ed58:	f011 6fe0 	tst.w	r1, #117440512	; 0x7000000
    }

    //
    // Write the saved value to the watchdog configuration register.
    //
    WDT->CFG = ui32ConfigVal;
    ed5c:	4907      	ldr	r1, [pc, #28]	; (ed7c <am_hal_wdt_init+0x70>)
        ui32ConfigVal |= _VAL2FLD(WDT_CFG_CLKSEL, WDT_CFG_CLKSEL_128HZ);
    ed5e:	bf08      	it	eq
    ed60:	f043 7380 	orreq.w	r3, r3, #16777216	; 0x1000000
    WDT->CFG = ui32ConfigVal;
    ed64:	600b      	str	r3, [r1, #0]
    //
    // Write the saved value to the watchdog configuration register.
    //
    AM_REGn(WDT, 0, CFG) = ui32ConfigVal;
#endif // AM_CMSIS_REGS
} // am_hal_wdt_init()
    ed66:	f85d 4b04 	ldr.w	r4, [sp], #4
    ed6a:	4770      	bx	lr
        RSTGEN->CFG &= ~RSTGEN_CFG_WDREN_Msk;
    ed6c:	f8dc 2000 	ldr.w	r2, [ip]
    ed70:	f022 0402 	bic.w	r4, r2, #2
    ed74:	f8cc 4000 	str.w	r4, [ip]
    ed78:	e7ee      	b.n	ed58 <am_hal_wdt_init+0x4c>
    ed7a:	bf00      	nop
    ed7c:	40024000 	.word	0x40024000

0000ed80 <am_hal_wdt_start>:
    //
    // Make sure the watchdog timer is in the "reset" state, and then set the
    // enable bit to start counting.
    //
#if AM_CMSIS_REGS
    WDT->CFG   |= WDT_CFG_WDTEN_Msk;
    ed80:	4b03      	ldr	r3, [pc, #12]	; (ed90 <am_hal_wdt_start+0x10>)
    ed82:	681a      	ldr	r2, [r3, #0]
    WDT->RSTRT  = WDT_RSTRT_RSTRT_KEYVALUE;
    ed84:	21b2      	movs	r1, #178	; 0xb2
    WDT->CFG   |= WDT_CFG_WDTEN_Msk;
    ed86:	f042 0001 	orr.w	r0, r2, #1
    ed8a:	6018      	str	r0, [r3, #0]
    WDT->RSTRT  = WDT_RSTRT_RSTRT_KEYVALUE;
    ed8c:	6059      	str	r1, [r3, #4]
    ed8e:	4770      	bx	lr
    ed90:	40024000 	.word	0x40024000

0000ed94 <am_hal_wdt_halt>:
{
    //
    // Clear the watchdog enable bit.
    //
#if AM_CMSIS_REGS
    WDT->CFG &= ~WDT_CFG_WDTEN_Msk;
    ed94:	4a02      	ldr	r2, [pc, #8]	; (eda0 <am_hal_wdt_halt+0xc>)
    ed96:	6813      	ldr	r3, [r2, #0]
    ed98:	f023 0001 	bic.w	r0, r3, #1
    ed9c:	6010      	str	r0, [r2, #0]
    ed9e:	4770      	bx	lr
    eda0:	40024000 	.word	0x40024000

0000eda4 <am_hal_wdt_int_clear>:
//*****************************************************************************
void
am_hal_wdt_int_clear(void)
{
#if AM_CMSIS_REGS
    WDT->INTCLR = WDT_INTCLR_WDTINT_Msk;
    eda4:	4b02      	ldr	r3, [pc, #8]	; (edb0 <am_hal_wdt_int_clear+0xc>)
    eda6:	2201      	movs	r2, #1
    eda8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
    edac:	4770      	bx	lr
    edae:	bf00      	nop
    edb0:	40024000 	.word	0x40024000

0000edb4 <am_hal_queue_init>:
//
//*****************************************************************************
void
am_hal_queue_init(am_hal_queue_t *psQueue, void *pvData, uint32_t ui32ItemSize,
                  uint32_t ui32ArraySize)
{
    edb4:	b410      	push	{r4}
    psQueue->ui32WriteIndex = 0;
    edb6:	2400      	movs	r4, #0
    edb8:	6004      	str	r4, [r0, #0]
    psQueue->ui32ReadIndex = 0;
    edba:	6044      	str	r4, [r0, #4]
    psQueue->ui32Length = 0;
    edbc:	6084      	str	r4, [r0, #8]
    psQueue->ui32Capacity = ui32ArraySize;
    edbe:	60c3      	str	r3, [r0, #12]
    psQueue->ui32ItemSize = ui32ItemSize;
    edc0:	6102      	str	r2, [r0, #16]
    psQueue->pui8Data = (uint8_t *) pvData;
    edc2:	6141      	str	r1, [r0, #20]
}
    edc4:	f85d 4b04 	ldr.w	r4, [sp], #4
    edc8:	4770      	bx	lr
    edca:	bf00      	nop

0000edcc <am_hal_queue_item_add>:
//! didn't have enough space.
//
//*****************************************************************************
bool
am_hal_queue_item_add(am_hal_queue_t *psQueue, const void *pvSource, uint32_t ui32NumItems)
{
    edcc:	b5f0      	push	{r4, r5, r6, r7, lr}
    edce:	4604      	mov	r4, r0
    uint8_t *pui8Source;
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    edd0:	6905      	ldr	r5, [r0, #16]
{
    edd2:	b083      	sub	sp, #12
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    edd4:	fb05 f502 	mul.w	r5, r5, r2
{
    edd8:	460f      	mov	r7, r1
    bool bSuccess = false;

    pui8Source = (uint8_t *) pvSource;

    AM_CRITICAL_BEGIN
    edda:	f7fe fead 	bl	db38 <am_hal_interrupt_master_disable>

    //
    // Check to make sure that the buffer isn't already full
    //
    if ( am_hal_queue_space_left(psQueue) >= ui32Bytes )
    edde:	68e3      	ldr	r3, [r4, #12]
    ede0:	68a2      	ldr	r2, [r4, #8]
    AM_CRITICAL_BEGIN
    ede2:	9001      	str	r0, [sp, #4]
    if ( am_hal_queue_space_left(psQueue) >= ui32Bytes )
    ede4:	1a99      	subs	r1, r3, r2
    ede6:	428d      	cmp	r5, r1
    ede8:	f200 8081 	bhi.w	eeee <am_hal_queue_item_add+0x122>
    {
        //
        // Loop over the bytes in the source array.
        //
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    edec:	2d00      	cmp	r5, #0
    edee:	d075      	beq.n	eedc <am_hal_queue_item_add+0x110>
    edf0:	6826      	ldr	r6, [r4, #0]
    edf2:	2f00      	cmp	r7, #0
    edf4:	d07d      	beq.n	eef2 <am_hal_queue_item_add+0x126>
            // Write the value to the buffer, but only if the source pointer is
            // valid.
            //
            if (pvSource)
            {
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    edf6:	4638      	mov	r0, r7
    edf8:	6963      	ldr	r3, [r4, #20]
    edfa:	f810 2b01 	ldrb.w	r2, [r0], #1
    edfe:	559a      	strb	r2, [r3, r6]
            }

            //
            // Advance the write index, making sure to wrap if necessary.
            //
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee00:	6821      	ldr	r1, [r4, #0]
    ee02:	f8d4 e00c 	ldr.w	lr, [r4, #12]
    ee06:	1c4a      	adds	r2, r1, #1
    ee08:	197e      	adds	r6, r7, r5
    ee0a:	43ff      	mvns	r7, r7
    ee0c:	fbb2 fcfe 	udiv	ip, r2, lr
    ee10:	4437      	add	r7, r6
    ee12:	fb0e 231c 	mls	r3, lr, ip, r2
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee16:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee18:	6023      	str	r3, [r4, #0]
    ee1a:	f007 0103 	and.w	r1, r7, #3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee1e:	d05c      	beq.n	eeda <am_hal_queue_item_add+0x10e>
    ee20:	b349      	cbz	r1, ee76 <am_hal_queue_item_add+0xaa>
    ee22:	2901      	cmp	r1, #1
    ee24:	d019      	beq.n	ee5a <am_hal_queue_item_add+0x8e>
    ee26:	2902      	cmp	r1, #2
    ee28:	d00b      	beq.n	ee42 <am_hal_queue_item_add+0x76>
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    ee2a:	6962      	ldr	r2, [r4, #20]
    ee2c:	f810 7b01 	ldrb.w	r7, [r0], #1
    ee30:	54d7      	strb	r7, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee32:	6823      	ldr	r3, [r4, #0]
    ee34:	68e1      	ldr	r1, [r4, #12]
    ee36:	1c5a      	adds	r2, r3, #1
    ee38:	fbb2 f7f1 	udiv	r7, r2, r1
    ee3c:	fb01 2317 	mls	r3, r1, r7, r2
    ee40:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    ee42:	6962      	ldr	r2, [r4, #20]
    ee44:	f810 1b01 	ldrb.w	r1, [r0], #1
    ee48:	54d1      	strb	r1, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee4a:	6823      	ldr	r3, [r4, #0]
    ee4c:	68e7      	ldr	r7, [r4, #12]
    ee4e:	1c5a      	adds	r2, r3, #1
    ee50:	fbb2 f1f7 	udiv	r1, r2, r7
    ee54:	fb07 2311 	mls	r3, r7, r1, r2
    ee58:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    ee5a:	6967      	ldr	r7, [r4, #20]
    ee5c:	f810 2b01 	ldrb.w	r2, [r0], #1
    ee60:	54fa      	strb	r2, [r7, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee62:	6823      	ldr	r3, [r4, #0]
    ee64:	68e1      	ldr	r1, [r4, #12]
    ee66:	1c5f      	adds	r7, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee68:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee6a:	fbb7 f2f1 	udiv	r2, r7, r1
    ee6e:	fb01 7312 	mls	r3, r1, r2, r7
    ee72:	6023      	str	r3, [r4, #0]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee74:	d031      	beq.n	eeda <am_hal_queue_item_add+0x10e>
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    ee76:	4686      	mov	lr, r0
    ee78:	6967      	ldr	r7, [r4, #20]
    ee7a:	f81e 1b01 	ldrb.w	r1, [lr], #1
    ee7e:	54f9      	strb	r1, [r7, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee80:	6823      	ldr	r3, [r4, #0]
    ee82:	68e2      	ldr	r2, [r4, #12]
    ee84:	1c5f      	adds	r7, r3, #1
    ee86:	fbb7 f1f2 	udiv	r1, r7, r2
    ee8a:	fb02 7311 	mls	r3, r2, r1, r7
    ee8e:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    ee90:	6962      	ldr	r2, [r4, #20]
    ee92:	7847      	ldrb	r7, [r0, #1]
    ee94:	54d7      	strb	r7, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee96:	6823      	ldr	r3, [r4, #0]
    ee98:	68e1      	ldr	r1, [r4, #12]
    ee9a:	1c5f      	adds	r7, r3, #1
    ee9c:	fbb7 f2f1 	udiv	r2, r7, r1
    eea0:	fb01 7312 	mls	r3, r1, r2, r7
    eea4:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    eea6:	6961      	ldr	r1, [r4, #20]
    eea8:	f89e 7001 	ldrb.w	r7, [lr, #1]
    eeac:	54cf      	strb	r7, [r1, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    eeae:	6822      	ldr	r2, [r4, #0]
    eeb0:	68e7      	ldr	r7, [r4, #12]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    eeb2:	6961      	ldr	r1, [r4, #20]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    eeb4:	3201      	adds	r2, #1
    eeb6:	fbb2 fcf7 	udiv	ip, r2, r7
    eeba:	fb07 231c 	mls	r3, r7, ip, r2
    eebe:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    eec0:	78c7      	ldrb	r7, [r0, #3]
    eec2:	54cf      	strb	r7, [r1, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    eec4:	6822      	ldr	r2, [r4, #0]
    eec6:	68e1      	ldr	r1, [r4, #12]
    eec8:	1c57      	adds	r7, r2, #1
    eeca:	3004      	adds	r0, #4
    eecc:	fbb7 f2f1 	udiv	r2, r7, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    eed0:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    eed2:	fb01 7312 	mls	r3, r1, r2, r7
    eed6:	6023      	str	r3, [r4, #0]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    eed8:	d1cd      	bne.n	ee76 <am_hal_queue_item_add+0xaa>
    eeda:	68a2      	ldr	r2, [r4, #8]
        }

        //
        // Update the length value appropriately.
        //
        psQueue->ui32Length += ui32Bytes;
    eedc:	442a      	add	r2, r5
    eede:	60a2      	str	r2, [r4, #8]

        //
        // Report a success.
        //
        bSuccess = true;
    eee0:	2401      	movs	r4, #1
        // failure.
        //
        bSuccess = false;
    }

    AM_CRITICAL_END
    eee2:	9801      	ldr	r0, [sp, #4]
    eee4:	f7fe fe2c 	bl	db40 <am_hal_interrupt_master_set>

    return bSuccess;
}
    eee8:	4620      	mov	r0, r4
    eeea:	b003      	add	sp, #12
    eeec:	bdf0      	pop	{r4, r5, r6, r7, pc}
        bSuccess = false;
    eeee:	2400      	movs	r4, #0
    eef0:	e7f7      	b.n	eee2 <am_hal_queue_item_add+0x116>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    eef2:	1c70      	adds	r0, r6, #1
    eef4:	fbb0 fef3 	udiv	lr, r0, r3
    eef8:	fb03 011e 	mls	r1, r3, lr, r0
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    eefc:	2001      	movs	r0, #1
    eefe:	1e6e      	subs	r6, r5, #1
    ef00:	4285      	cmp	r5, r0
    ef02:	f006 0707 	and.w	r7, r6, #7
    ef06:	d063      	beq.n	efd0 <am_hal_queue_item_add+0x204>
    ef08:	b3bf      	cbz	r7, ef7a <am_hal_queue_item_add+0x1ae>
    ef0a:	2f01      	cmp	r7, #1
    ef0c:	d02d      	beq.n	ef6a <am_hal_queue_item_add+0x19e>
    ef0e:	2f02      	cmp	r7, #2
    ef10:	d025      	beq.n	ef5e <am_hal_queue_item_add+0x192>
    ef12:	2f03      	cmp	r7, #3
    ef14:	d01d      	beq.n	ef52 <am_hal_queue_item_add+0x186>
    ef16:	2f04      	cmp	r7, #4
    ef18:	d015      	beq.n	ef46 <am_hal_queue_item_add+0x17a>
    ef1a:	2f05      	cmp	r7, #5
    ef1c:	d00d      	beq.n	ef3a <am_hal_queue_item_add+0x16e>
    ef1e:	2f06      	cmp	r7, #6
    ef20:	d005      	beq.n	ef2e <am_hal_queue_item_add+0x162>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ef22:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef24:	2002      	movs	r0, #2
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ef26:	fbb1 fcf3 	udiv	ip, r1, r3
    ef2a:	fb03 111c 	mls	r1, r3, ip, r1
    ef2e:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef30:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ef32:	fbb1 f6f3 	udiv	r6, r1, r3
    ef36:	fb03 1116 	mls	r1, r3, r6, r1
    ef3a:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef3c:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ef3e:	fbb1 f7f3 	udiv	r7, r1, r3
    ef42:	fb03 1117 	mls	r1, r3, r7, r1
    ef46:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef48:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ef4a:	fbb1 fef3 	udiv	lr, r1, r3
    ef4e:	fb03 111e 	mls	r1, r3, lr, r1
    ef52:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef54:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ef56:	fbb1 fcf3 	udiv	ip, r1, r3
    ef5a:	fb03 111c 	mls	r1, r3, ip, r1
    ef5e:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef60:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ef62:	fbb1 f6f3 	udiv	r6, r1, r3
    ef66:	fb03 1116 	mls	r1, r3, r6, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef6a:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ef6c:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef6e:	4285      	cmp	r5, r0
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ef70:	fbb1 f7f3 	udiv	r7, r1, r3
    ef74:	fb03 1117 	mls	r1, r3, r7, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef78:	d02a      	beq.n	efd0 <am_hal_queue_item_add+0x204>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ef7a:	3101      	adds	r1, #1
    ef7c:	fbb1 fef3 	udiv	lr, r1, r3
    ef80:	fb03 161e 	mls	r6, r3, lr, r1
    ef84:	1c77      	adds	r7, r6, #1
    ef86:	fbb7 fcf3 	udiv	ip, r7, r3
    ef8a:	fb03 711c 	mls	r1, r3, ip, r7
    ef8e:	1c4e      	adds	r6, r1, #1
    ef90:	fbb6 f7f3 	udiv	r7, r6, r3
    ef94:	fb03 6117 	mls	r1, r3, r7, r6
    ef98:	1c4e      	adds	r6, r1, #1
    ef9a:	fbb6 f7f3 	udiv	r7, r6, r3
    ef9e:	fb03 6117 	mls	r1, r3, r7, r6
    efa2:	1c4e      	adds	r6, r1, #1
    efa4:	fbb6 f7f3 	udiv	r7, r6, r3
    efa8:	fb03 6117 	mls	r1, r3, r7, r6
    efac:	1c4e      	adds	r6, r1, #1
    efae:	fbb6 f7f3 	udiv	r7, r6, r3
    efb2:	fb03 6117 	mls	r1, r3, r7, r6
    efb6:	1c4e      	adds	r6, r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    efb8:	3008      	adds	r0, #8
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    efba:	fbb6 f7f3 	udiv	r7, r6, r3
    efbe:	fb03 6117 	mls	r1, r3, r7, r6
    efc2:	1c4e      	adds	r6, r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    efc4:	4285      	cmp	r5, r0
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    efc6:	fbb6 f7f3 	udiv	r7, r6, r3
    efca:	fb03 6117 	mls	r1, r3, r7, r6
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    efce:	d1d4      	bne.n	ef7a <am_hal_queue_item_add+0x1ae>
    efd0:	6021      	str	r1, [r4, #0]
    efd2:	e783      	b.n	eedc <am_hal_queue_item_add+0x110>

0000efd4 <am_hal_queue_item_get>:
//! queue, or false if the queue didn't have that many items to pull.
//
//*****************************************************************************
bool
am_hal_queue_item_get(am_hal_queue_t *psQueue, void *pvDest, uint32_t ui32NumItems)
{
    efd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    efd6:	4604      	mov	r4, r0
    uint8_t *pui8Dest;
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    efd8:	6905      	ldr	r5, [r0, #16]
{
    efda:	b083      	sub	sp, #12
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    efdc:	fb05 f502 	mul.w	r5, r5, r2
{
    efe0:	460e      	mov	r6, r1
    bool bSuccess = false;

    pui8Dest = (uint8_t *) pvDest;

    AM_CRITICAL_BEGIN
    efe2:	f7fe fda9 	bl	db38 <am_hal_interrupt_master_disable>

    //
    // Check to make sure that the buffer isn't empty
    //
    if ( am_hal_queue_data_left(psQueue) >= ui32Bytes )
    efe6:	68a7      	ldr	r7, [r4, #8]
    AM_CRITICAL_BEGIN
    efe8:	9001      	str	r0, [sp, #4]
    if ( am_hal_queue_data_left(psQueue) >= ui32Bytes )
    efea:	42bd      	cmp	r5, r7
    efec:	f200 8083 	bhi.w	f0f6 <am_hal_queue_item_get+0x122>
    {
        //
        // Loop over the bytes in the destination array.
        //
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    eff0:	2d00      	cmp	r5, #0
    eff2:	d077      	beq.n	f0e4 <am_hal_queue_item_get+0x110>
    eff4:	6863      	ldr	r3, [r4, #4]
    eff6:	2e00      	cmp	r6, #0
    eff8:	d07f      	beq.n	f0fa <am_hal_queue_item_get+0x126>
            // Grab the next value from the buffer, but only if the
            // destination pointer is valid.
            //
            if (pvDest)
            {
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    effa:	6962      	ldr	r2, [r4, #20]
    effc:	4630      	mov	r0, r6
    effe:	5cd1      	ldrb	r1, [r2, r3]
    f000:	f800 1b01 	strb.w	r1, [r0], #1
            }

            //
            // Advance the read index, wrapping if needed.
            //
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f004:	6863      	ldr	r3, [r4, #4]
    f006:	68e7      	ldr	r7, [r4, #12]
    f008:	1c5a      	adds	r2, r3, #1
    f00a:	1971      	adds	r1, r6, r5
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f00c:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f00e:	fbb2 f6f7 	udiv	r6, r2, r7
    f012:	fb07 2316 	mls	r3, r7, r6, r2
    f016:	f105 37ff 	add.w	r7, r5, #4294967295
    f01a:	6063      	str	r3, [r4, #4]
    f01c:	f007 0203 	and.w	r2, r7, #3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f020:	d05f      	beq.n	f0e2 <am_hal_queue_item_get+0x10e>
    f022:	b362      	cbz	r2, f07e <am_hal_queue_item_get+0xaa>
    f024:	2a01      	cmp	r2, #1
    f026:	d01b      	beq.n	f060 <am_hal_queue_item_get+0x8c>
    f028:	2a02      	cmp	r2, #2
    f02a:	d00c      	beq.n	f046 <am_hal_queue_item_get+0x72>
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f02c:	6966      	ldr	r6, [r4, #20]
    f02e:	f816 c003 	ldrb.w	ip, [r6, r3]
    f032:	f800 cb01 	strb.w	ip, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f036:	6863      	ldr	r3, [r4, #4]
    f038:	68e7      	ldr	r7, [r4, #12]
    f03a:	1c5a      	adds	r2, r3, #1
    f03c:	fbb2 f6f7 	udiv	r6, r2, r7
    f040:	fb07 2316 	mls	r3, r7, r6, r2
    f044:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f046:	6967      	ldr	r7, [r4, #20]
    f048:	f817 e003 	ldrb.w	lr, [r7, r3]
    f04c:	f800 eb01 	strb.w	lr, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f050:	6863      	ldr	r3, [r4, #4]
    f052:	68e6      	ldr	r6, [r4, #12]
    f054:	1c5a      	adds	r2, r3, #1
    f056:	fbb2 f7f6 	udiv	r7, r2, r6
    f05a:	fb06 2317 	mls	r3, r6, r7, r2
    f05e:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f060:	6966      	ldr	r6, [r4, #20]
    f062:	f816 c003 	ldrb.w	ip, [r6, r3]
    f066:	f800 cb01 	strb.w	ip, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f06a:	6863      	ldr	r3, [r4, #4]
    f06c:	68e7      	ldr	r7, [r4, #12]
    f06e:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f070:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f072:	fbb2 f6f7 	udiv	r6, r2, r7
    f076:	fb07 2316 	mls	r3, r7, r6, r2
    f07a:	6063      	str	r3, [r4, #4]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f07c:	d031      	beq.n	f0e2 <am_hal_queue_item_get+0x10e>
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f07e:	6962      	ldr	r2, [r4, #20]
    f080:	4686      	mov	lr, r0
    f082:	5cd6      	ldrb	r6, [r2, r3]
    f084:	f80e 6b01 	strb.w	r6, [lr], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f088:	6863      	ldr	r3, [r4, #4]
    f08a:	68e7      	ldr	r7, [r4, #12]
    f08c:	1c5a      	adds	r2, r3, #1
    f08e:	fbb2 f6f7 	udiv	r6, r2, r7
    f092:	fb07 2316 	mls	r3, r7, r6, r2
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f096:	6967      	ldr	r7, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f098:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f09a:	5cfa      	ldrb	r2, [r7, r3]
    f09c:	7042      	strb	r2, [r0, #1]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f09e:	6863      	ldr	r3, [r4, #4]
    f0a0:	68e6      	ldr	r6, [r4, #12]
    f0a2:	1c5f      	adds	r7, r3, #1
    f0a4:	fbb7 f2f6 	udiv	r2, r7, r6
    f0a8:	fb06 7312 	mls	r3, r6, r2, r7
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f0ac:	6966      	ldr	r6, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f0ae:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f0b0:	5cf7      	ldrb	r7, [r6, r3]
    f0b2:	f88e 7001 	strb.w	r7, [lr, #1]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f0b6:	6862      	ldr	r2, [r4, #4]
    f0b8:	68e7      	ldr	r7, [r4, #12]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f0ba:	6966      	ldr	r6, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f0bc:	3201      	adds	r2, #1
    f0be:	fbb2 fcf7 	udiv	ip, r2, r7
    f0c2:	fb07 231c 	mls	r3, r7, ip, r2
    f0c6:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f0c8:	5cf7      	ldrb	r7, [r6, r3]
    f0ca:	70c7      	strb	r7, [r0, #3]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f0cc:	6866      	ldr	r6, [r4, #4]
    f0ce:	68e7      	ldr	r7, [r4, #12]
    f0d0:	1c72      	adds	r2, r6, #1
    f0d2:	3004      	adds	r0, #4
    f0d4:	fbb2 f6f7 	udiv	r6, r2, r7
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0d8:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f0da:	fb07 2316 	mls	r3, r7, r6, r2
    f0de:	6063      	str	r3, [r4, #4]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0e0:	d1cd      	bne.n	f07e <am_hal_queue_item_get+0xaa>
    f0e2:	68a7      	ldr	r7, [r4, #8]
        }

        //
        // Adjust the length value to reflect the change.
        //
        psQueue->ui32Length -= ui32Bytes;
    f0e4:	1b7f      	subs	r7, r7, r5
    f0e6:	60a7      	str	r7, [r4, #8]

        //
        // Report a success.
        //
        bSuccess = true;
    f0e8:	2401      	movs	r4, #1
        // If the buffer didn't have enough data, just return false.
        //
        bSuccess = false;
    }

    AM_CRITICAL_END
    f0ea:	9801      	ldr	r0, [sp, #4]
    f0ec:	f7fe fd28 	bl	db40 <am_hal_interrupt_master_set>

    return bSuccess;
}
    f0f0:	4620      	mov	r0, r4
    f0f2:	b003      	add	sp, #12
    f0f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        bSuccess = false;
    f0f6:	2400      	movs	r4, #0
    f0f8:	e7f7      	b.n	f0ea <am_hal_queue_item_get+0x116>
    f0fa:	68e1      	ldr	r1, [r4, #12]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f0fc:	1c58      	adds	r0, r3, #1
    f0fe:	fbb0 fef1 	udiv	lr, r0, r1
    f102:	fb01 031e 	mls	r3, r1, lr, r0
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f106:	2001      	movs	r0, #1
    f108:	1e6a      	subs	r2, r5, #1
    f10a:	4285      	cmp	r5, r0
    f10c:	f002 0607 	and.w	r6, r2, #7
    f110:	d063      	beq.n	f1da <am_hal_queue_item_get+0x206>
    f112:	b3be      	cbz	r6, f184 <am_hal_queue_item_get+0x1b0>
    f114:	2e01      	cmp	r6, #1
    f116:	d02d      	beq.n	f174 <am_hal_queue_item_get+0x1a0>
    f118:	2e02      	cmp	r6, #2
    f11a:	d025      	beq.n	f168 <am_hal_queue_item_get+0x194>
    f11c:	2e03      	cmp	r6, #3
    f11e:	d01d      	beq.n	f15c <am_hal_queue_item_get+0x188>
    f120:	2e04      	cmp	r6, #4
    f122:	d015      	beq.n	f150 <am_hal_queue_item_get+0x17c>
    f124:	2e05      	cmp	r6, #5
    f126:	d00d      	beq.n	f144 <am_hal_queue_item_get+0x170>
    f128:	2e06      	cmp	r6, #6
    f12a:	d005      	beq.n	f138 <am_hal_queue_item_get+0x164>
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f12c:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f12e:	2002      	movs	r0, #2
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f130:	fbb3 f2f1 	udiv	r2, r3, r1
    f134:	fb01 3312 	mls	r3, r1, r2, r3
    f138:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f13a:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f13c:	fbb3 fcf1 	udiv	ip, r3, r1
    f140:	fb01 331c 	mls	r3, r1, ip, r3
    f144:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f146:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f148:	fbb3 fef1 	udiv	lr, r3, r1
    f14c:	fb01 331e 	mls	r3, r1, lr, r3
    f150:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f152:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f154:	fbb3 f6f1 	udiv	r6, r3, r1
    f158:	fb01 3316 	mls	r3, r1, r6, r3
    f15c:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f15e:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f160:	fbb3 f2f1 	udiv	r2, r3, r1
    f164:	fb01 3312 	mls	r3, r1, r2, r3
    f168:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f16a:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f16c:	fbb3 fcf1 	udiv	ip, r3, r1
    f170:	fb01 331c 	mls	r3, r1, ip, r3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f174:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f176:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f178:	4285      	cmp	r5, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f17a:	fbb3 fef1 	udiv	lr, r3, r1
    f17e:	fb01 331e 	mls	r3, r1, lr, r3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f182:	d02a      	beq.n	f1da <am_hal_queue_item_get+0x206>
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f184:	3301      	adds	r3, #1
    f186:	fbb3 f6f1 	udiv	r6, r3, r1
    f18a:	fb01 3216 	mls	r2, r1, r6, r3
    f18e:	1c56      	adds	r6, r2, #1
    f190:	fbb6 fcf1 	udiv	ip, r6, r1
    f194:	fb01 631c 	mls	r3, r1, ip, r6
    f198:	1c5a      	adds	r2, r3, #1
    f19a:	fbb2 f6f1 	udiv	r6, r2, r1
    f19e:	fb01 2316 	mls	r3, r1, r6, r2
    f1a2:	1c5a      	adds	r2, r3, #1
    f1a4:	fbb2 f6f1 	udiv	r6, r2, r1
    f1a8:	fb01 2316 	mls	r3, r1, r6, r2
    f1ac:	1c5a      	adds	r2, r3, #1
    f1ae:	fbb2 f6f1 	udiv	r6, r2, r1
    f1b2:	fb01 2316 	mls	r3, r1, r6, r2
    f1b6:	1c5a      	adds	r2, r3, #1
    f1b8:	fbb2 f6f1 	udiv	r6, r2, r1
    f1bc:	fb01 2316 	mls	r3, r1, r6, r2
    f1c0:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1c2:	3008      	adds	r0, #8
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f1c4:	fbb2 f6f1 	udiv	r6, r2, r1
    f1c8:	fb01 2316 	mls	r3, r1, r6, r2
    f1cc:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1ce:	4285      	cmp	r5, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f1d0:	fbb2 f6f1 	udiv	r6, r2, r1
    f1d4:	fb01 2316 	mls	r3, r1, r6, r2
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1d8:	d1d4      	bne.n	f184 <am_hal_queue_item_get+0x1b0>
    f1da:	6063      	str	r3, [r4, #4]
    f1dc:	e782      	b.n	f0e4 <am_hal_queue_item_get+0x110>
    f1de:	bf00      	nop
    f1e0:	65746e49 	.word	0x65746e49
    f1e4:	70757272 	.word	0x70757272
    f1e8:	0a212174 	.word	0x0a212174
    f1ec:	00000000 	.word	0x00000000
    f1f0:	65736552 	.word	0x65736552
    f1f4:	74532074 	.word	0x74532074
    f1f8:	73757461 	.word	0x73757461
    f1fc:	67655220 	.word	0x67655220
    f200:	65747369 	.word	0x65747369
    f204:	203d2072 	.word	0x203d2072
    f208:	30257830 	.word	0x30257830
    f20c:	000a7832 	.word	0x000a7832
    f210:	65776f50 	.word	0x65776f50
    f214:	79432072 	.word	0x79432072
    f218:	64656c63 	.word	0x64656c63
    f21c:	0000000a 	.word	0x0000000a
    f220:	63746157 	.word	0x63746157
    f224:	676f6468 	.word	0x676f6468
    f228:	73655220 	.word	0x73655220
    f22c:	000a7465 	.word	0x000a7465
    f230:	75626544 	.word	0x75626544
    f234:	72656767 	.word	0x72656767
    f238:	696e4920 	.word	0x696e4920
    f23c:	74616974 	.word	0x74616974
    f240:	52206465 	.word	0x52206465
    f244:	74657365 	.word	0x74657365
    f248:	0000000a 	.word	0x0000000a
    f24c:	74666f53 	.word	0x74666f53
    f250:	65726177 	.word	0x65726177
    f254:	494f5020 	.word	0x494f5020
    f258:	6f702820 	.word	0x6f702820
    f25c:	20726577 	.word	0x20726577
    f260:	72206e6f 	.word	0x72206e6f
    f264:	74657365 	.word	0x74657365
    f268:	746e6920 	.word	0x746e6920
    f26c:	616e7265 	.word	0x616e7265
    f270:	7473206c 	.word	0x7473206c
    f274:	29657461 	.word	0x29657461
    f278:	0000000a 	.word	0x0000000a
    f27c:	74666f53 	.word	0x74666f53
    f280:	65726177 	.word	0x65726177
    f284:	524f5020 	.word	0x524f5020
    f288:	696e4920 	.word	0x696e4920
    f28c:	74616974 	.word	0x74616974
    f290:	52206465 	.word	0x52206465
    f294:	74657365 	.word	0x74657365
    f298:	0000000a 	.word	0x0000000a
    f29c:	776f7242 	.word	0x776f7242
    f2a0:	74756f6e 	.word	0x74756f6e
    f2a4:	74654420 	.word	0x74654420
    f2a8:	6f746365 	.word	0x6f746365
    f2ac:	6e492072 	.word	0x6e492072
    f2b0:	61697469 	.word	0x61697469
    f2b4:	20646574 	.word	0x20646574
    f2b8:	65736552 	.word	0x65736552
    f2bc:	00000a74 	.word	0x00000a74
    f2c0:	65747845 	.word	0x65747845
    f2c4:	6c616e72 	.word	0x6c616e72
    f2c8:	73655220 	.word	0x73655220
    f2cc:	50207465 	.word	0x50207465
    f2d0:	49206e69 	.word	0x49206e69
    f2d4:	6974696e 	.word	0x6974696e
    f2d8:	64657461 	.word	0x64657461
    f2dc:	69685420 	.word	0x69685420
    f2e0:	65522073 	.word	0x65522073
    f2e4:	0a746573 	.word	0x0a746573
    f2e8:	00000000 	.word	0x00000000
    f2ec:	654e2020 	.word	0x654e2020
    f2f0:	69207478 	.word	0x69207478
    f2f4:	7265746e 	.word	0x7265746e
    f2f8:	74707572 	.word	0x74707572
    f2fc:	20736920 	.word	0x20736920
    f300:	2c544457 	.word	0x2c544457
    f304:	206f7320 	.word	0x206f7320
    f308:	6e692035 	.word	0x6e692035
    f30c:	72726574 	.word	0x72726574
    f310:	73747075 	.word	0x73747075
    f314:	6f687320 	.word	0x6f687320
    f318:	20646c75 	.word	0x20646c75
    f31c:	7563636f 	.word	0x7563636f
    f320:	000a2e72 	.word	0x000a2e72
    f324:	654e2020 	.word	0x654e2020
    f328:	69207478 	.word	0x69207478
    f32c:	7265746e 	.word	0x7265746e
    f330:	74707572 	.word	0x74707572
    f334:	20736920 	.word	0x20736920
    f338:	20746f6e 	.word	0x20746f6e
    f33c:	2c544457 	.word	0x2c544457
    f340:	206f7320 	.word	0x206f7320
    f344:	796c6e6f 	.word	0x796c6e6f
    f348:	69203320 	.word	0x69203320
    f34c:	7265746e 	.word	0x7265746e
    f350:	74707572 	.word	0x74707572
    f354:	68732073 	.word	0x68732073
    f358:	646c756f 	.word	0x646c756f
    f35c:	63636f20 	.word	0x63636f20
    f360:	0a2e7275 	.word	0x0a2e7275
    f364:	00000000 	.word	0x00000000
    f368:	65736552 	.word	0x65736552
    f36c:	74532074 	.word	0x74532074
    f370:	20657461 	.word	0x20657461
    f374:	63617254 	.word	0x63617254
    f378:	676e696b 	.word	0x676e696b
    f37c:	61784520 	.word	0x61784520
    f380:	656c706d 	.word	0x656c706d
    f384:	00000a2e 	.word	0x00000a2e
    f388:	0a0a0a0a 	.word	0x0a0a0a0a
    f38c:	0a0a0a0a 	.word	0x0a0a0a0a
    f390:	0a0a0a0a 	.word	0x0a0a0a0a
    f394:	0a0a0a0a 	.word	0x0a0a0a0a
    f398:	00000a0a 	.word	0x00000a0a

0000f39c <g_sBspUartConfig>:
    f39c:	0001c200 00000060 00000000 00000000     ....`...........
    f3ac:	00000000 00000012 00000000 00000000     ................
	...

0000f3c4 <g_AM_BSP_GPIO_COM_UART_RX>:
    f3c4:	00000000                                ....

0000f3c8 <g_AM_BSP_GPIO_COM_UART_TX>:
    f3c8:	00000000                                ....

0000f3cc <g_AM_BSP_GPIO_ITM_SWO>:
    f3cc:	00000002                                ....

0000f3d0 <am_hal_cachectrl_defaults>:
    f3d0:	00000308                                ....

0000f3d4 <g_AM_HAL_GPIO_DISABLE>:
    f3d4:	00000003                                ....

0000f3d8 <g_ui8Bit76Capabilities>:
    f3d8:	02800101 80010180 80800101 80808080     ................
    f3e8:	80808080 80808008 01800180 80808080     ................
    f3f8:	80808080 01800402 01010401 80808080     ................
    f408:	00000101                                ....

0000f40c <g_ui8Inpen>:
    f40c:	e2242323 100723a1 e1004303 3561a151     ##$..#...C..Q.a5
    f41c:	4181c525 d160b001 31a13130 1100f101     %..A..`.01.1....
    f42c:	01d121b1 300511e5 31301037 40006100     .!.....07.01.a.@
    f43c:	00003130                                01..

0000f440 <g_ui8NCEtable>:
    f440:	13524232 60221202 21534333 20504030     2BR..."`3CS!0@P 
    f450:	11514131 ffffffff ffffffff 60514131     1AQ.........1AQ`
    f460:	00504030 23534333 60524232 30201000     0@P.3CS#2BR`.. 0
    f470:	61504030 01514131 42221202 60231303     0@Pa1AQ..."B..#`
    f480:	50201000 41211101 32221202 60331303     .. P..!A.."2..3`
    f490:	21514131 22524232 03534333 40201000     1AQ!2BR"3CS... @
    f4a0:	51211101 02524232 13534333 10504030     ..!Q2BR.3CS.0@P.
    f4b0:	60514131 12524232 03534333 40201000     1AQ`2BR.3CS... @
    f4c0:	61211101 52221202 33231303 30201000     ..!a.."R..#3.. 0
    f4d0:	61514131 02524232 53331303 ffffffff     1AQa2BR...3S....
    f4e0:	ffffffff 61211101 50201000 61211101     ......!a.. P..!a
    f4f0:	52221202 13534333 61504030 31211101     .."R3CS.0@Pa..!1
    f500:	32221202 43231303                       .."2..#C

0000f508 <g_ui8nCEpins>:
    f508:	02070707 00080802 01020202 01010101     ................
    f518:	01010101 01010101 01010101 01010101     ................
    f528:	01010101 08010101 01010008 01010101     ................
    f538:	00000101                                ....

0000f53c <g_am_hal_mcuctrl_flash_size>:
    f53c:	00004000 00008000 00010000 00020000     .@..............
    f54c:	00040000 00080000 00100000 00200000     .............. .
	...

0000f57c <g_am_hal_mcuctrl_sram_size>:
    f57c:	00004000 00008000 00010000 00020000     .@..............
    f58c:	00040000 00080000 00100000 00060000     ................
	...

0000f5bc <am_hal_pwrctrl_peripheral_control>:
	...
    f5c8:	00000001 00000004 00000004 00000002     ................
    f5d8:	00000008 00000008 00000004 00000008     ................
    f5e8:	00000008 00000008 00000008 00000008     ................
    f5f8:	00000010 00000010 00000010 00000020     ............ ...
    f608:	00000010 00000010 00000040 00000010     ........@.......
    f618:	00000010 00000080 00000004 00000004     ................
    f628:	00000100 00000004 00000004 00000200     ................
    f638:	00000020 00000020 00000400 00000004      ... ...........
    f648:	00000004 00000800 00000040 00000040     ........@...@...
    f658:	00001000 00000080 00000080 00002000     ............. ..
    f668:	00000100 00000100                       ........
