Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Aug  8 10:57:55 2024
| Host         : iitg-Precision-3660 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : fpga_top
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.025        0.000                      0               133051        0.033        0.000                      0               133051        1.100        0.000                       0                 48232  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.025        0.000                      0               132992        0.033        0.000                      0               132992        5.482        0.000                       0                 48228  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        9.194        0.000                      0                   59        1.145        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 1.298ns (10.919%)  route 10.589ns (89.081%))
  Logic Levels:           25  (LUT3=2 LUT4=4 LUT5=7 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.218ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.419    -2.218    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X103Y67        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.223    -1.995 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.748    -1.247    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/ADDRA1
    SLICE_X100Y66        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.204 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/RAMA/O
                         net (fo=1, routed)           0.473    -0.731    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[12]
    SLICE_X104Y70        LUT3 (Prop_lut3_I0_O)        0.043    -0.688 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[12]_i_1/O
                         net (fo=2, routed)           0.578    -0.110    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[12]
    SLICE_X104Y67        LUT5 (Prop_lut5_I2_O)        0.043    -0.067 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.536     0.469    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I2_O)        0.043     0.512 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.273     0.784    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[5]
    SLICE_X105Y66        LUT6 (Prop_lut6_I5_O)        0.043     0.827 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.526     1.354    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_acc_reg_reg[1][0]
    SLICE_X90Y67         LUT5 (Prop_lut5_I1_O)        0.043     1.397 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.250     1.646    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.043     1.689 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.408     2.097    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
    SLICE_X75Y66         LUT4 (Prop_lut4_I0_O)        0.043     2.140 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.581     2.721    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.043     2.764 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, routed)         0.512     3.276    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.319 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_21/O
                         net (fo=5, routed)           0.289     3.608    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[70]
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.651 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, routed)           0.188     3.839    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.882 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.107     3.988    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     4.031 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.393     4.424    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X55Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.467 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_19/O
                         net (fo=1, routed)           0.230     4.696    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_1
    SLICE_X55Y77         LUT5 (Prop_lut5_I3_O)        0.043     4.739 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.255     4.994    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.043     5.037 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.106     5.143    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.043     5.186 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.388     5.574    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.043     5.617 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.434     6.052    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.043     6.095 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__56/O
                         net (fo=23, routed)          0.444     6.539    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.043     6.582 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_3__140/O
                         net (fo=2, routed)           0.385     6.967    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_7__3_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.043     7.010 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, routed)           0.572     7.581    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
    SLICE_X29Y87         LUT6 (Prop_lut6_I1_O)        0.043     7.624 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=58, routed)          0.225     7.850    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X29Y86         LUT6 (Prop_lut6_I2_O)        0.043     7.893 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/use_bypass_reg_i_3/O
                         net (fo=4, routed)           0.104     7.997    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_95
    SLICE_X29Y86         LUT4 (Prop_lut4_I0_O)        0.043     8.040 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/use_bypass_reg_i_1__4/O
                         net (fo=32, routed)          1.323     9.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.sample_ack
    SLICE_X25Y146        LUT6 (Prop_lut6_I1_O)        0.043     9.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__20_comp/O
                         net (fo=1, routed)           0.263     9.669    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_7
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 1.298ns (10.919%)  route 10.589ns (89.081%))
  Logic Levels:           25  (LUT3=2 LUT4=4 LUT5=7 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.218ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.419    -2.218    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X103Y67        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.223    -1.995 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.748    -1.247    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/ADDRA1
    SLICE_X100Y66        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.204 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/RAMA/O
                         net (fo=1, routed)           0.473    -0.731    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[12]
    SLICE_X104Y70        LUT3 (Prop_lut3_I0_O)        0.043    -0.688 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[12]_i_1/O
                         net (fo=2, routed)           0.578    -0.110    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[12]
    SLICE_X104Y67        LUT5 (Prop_lut5_I2_O)        0.043    -0.067 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.536     0.469    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I2_O)        0.043     0.512 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.273     0.784    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[5]
    SLICE_X105Y66        LUT6 (Prop_lut6_I5_O)        0.043     0.827 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.526     1.354    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_acc_reg_reg[1][0]
    SLICE_X90Y67         LUT5 (Prop_lut5_I1_O)        0.043     1.397 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.250     1.646    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.043     1.689 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.408     2.097    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
    SLICE_X75Y66         LUT4 (Prop_lut4_I0_O)        0.043     2.140 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.581     2.721    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.043     2.764 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, routed)         0.512     3.276    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.319 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_21/O
                         net (fo=5, routed)           0.289     3.608    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[70]
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.651 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, routed)           0.188     3.839    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.882 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.107     3.988    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     4.031 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.393     4.424    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X55Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.467 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_19/O
                         net (fo=1, routed)           0.230     4.696    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_1
    SLICE_X55Y77         LUT5 (Prop_lut5_I3_O)        0.043     4.739 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.255     4.994    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.043     5.037 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.106     5.143    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.043     5.186 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.388     5.574    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.043     5.617 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.434     6.052    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.043     6.095 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__56/O
                         net (fo=23, routed)          0.444     6.539    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.043     6.582 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_3__140/O
                         net (fo=2, routed)           0.385     6.967    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_7__3_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.043     7.010 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, routed)           0.572     7.581    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
    SLICE_X29Y87         LUT6 (Prop_lut6_I1_O)        0.043     7.624 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=58, routed)          0.225     7.850    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X29Y86         LUT6 (Prop_lut6_I2_O)        0.043     7.893 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/use_bypass_reg_i_3/O
                         net (fo=4, routed)           0.104     7.997    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_95
    SLICE_X29Y86         LUT4 (Prop_lut4_I0_O)        0.043     8.040 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/use_bypass_reg_i_1__4/O
                         net (fo=32, routed)          1.323     9.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.sample_ack
    SLICE_X25Y146        LUT6 (Prop_lut6_I1_O)        0.043     9.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__20_comp/O
                         net (fo=1, routed)           0.263     9.669    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_7
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 1.298ns (10.919%)  route 10.589ns (89.081%))
  Logic Levels:           25  (LUT3=2 LUT4=4 LUT5=7 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.218ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.419    -2.218    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X103Y67        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.223    -1.995 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.748    -1.247    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/ADDRA1
    SLICE_X100Y66        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.204 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/RAMA/O
                         net (fo=1, routed)           0.473    -0.731    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[12]
    SLICE_X104Y70        LUT3 (Prop_lut3_I0_O)        0.043    -0.688 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[12]_i_1/O
                         net (fo=2, routed)           0.578    -0.110    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[12]
    SLICE_X104Y67        LUT5 (Prop_lut5_I2_O)        0.043    -0.067 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.536     0.469    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I2_O)        0.043     0.512 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.273     0.784    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[5]
    SLICE_X105Y66        LUT6 (Prop_lut6_I5_O)        0.043     0.827 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.526     1.354    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_acc_reg_reg[1][0]
    SLICE_X90Y67         LUT5 (Prop_lut5_I1_O)        0.043     1.397 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.250     1.646    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.043     1.689 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.408     2.097    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
    SLICE_X75Y66         LUT4 (Prop_lut4_I0_O)        0.043     2.140 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.581     2.721    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.043     2.764 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, routed)         0.512     3.276    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.319 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_21/O
                         net (fo=5, routed)           0.289     3.608    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[70]
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.651 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, routed)           0.188     3.839    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.882 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.107     3.988    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     4.031 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.393     4.424    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X55Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.467 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_19/O
                         net (fo=1, routed)           0.230     4.696    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_1
    SLICE_X55Y77         LUT5 (Prop_lut5_I3_O)        0.043     4.739 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.255     4.994    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.043     5.037 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.106     5.143    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.043     5.186 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.388     5.574    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.043     5.617 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.434     6.052    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.043     6.095 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__56/O
                         net (fo=23, routed)          0.444     6.539    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.043     6.582 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_3__140/O
                         net (fo=2, routed)           0.385     6.967    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_7__3_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.043     7.010 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, routed)           0.572     7.581    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
    SLICE_X29Y87         LUT6 (Prop_lut6_I1_O)        0.043     7.624 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=58, routed)          0.225     7.850    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X29Y86         LUT6 (Prop_lut6_I2_O)        0.043     7.893 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/use_bypass_reg_i_3/O
                         net (fo=4, routed)           0.104     7.997    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_95
    SLICE_X29Y86         LUT4 (Prop_lut4_I0_O)        0.043     8.040 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/use_bypass_reg_i_1__4/O
                         net (fo=32, routed)          1.323     9.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.sample_ack
    SLICE_X25Y146        LUT6 (Prop_lut6_I1_O)        0.043     9.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__20_comp/O
                         net (fo=1, routed)           0.263     9.669    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_7
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 1.298ns (10.919%)  route 10.589ns (89.081%))
  Logic Levels:           25  (LUT3=2 LUT4=4 LUT5=7 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.218ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.419    -2.218    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X103Y67        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.223    -1.995 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.748    -1.247    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/ADDRA1
    SLICE_X100Y66        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.204 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/RAMA/O
                         net (fo=1, routed)           0.473    -0.731    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[12]
    SLICE_X104Y70        LUT3 (Prop_lut3_I0_O)        0.043    -0.688 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[12]_i_1/O
                         net (fo=2, routed)           0.578    -0.110    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[12]
    SLICE_X104Y67        LUT5 (Prop_lut5_I2_O)        0.043    -0.067 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.536     0.469    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I2_O)        0.043     0.512 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.273     0.784    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[5]
    SLICE_X105Y66        LUT6 (Prop_lut6_I5_O)        0.043     0.827 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.526     1.354    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_acc_reg_reg[1][0]
    SLICE_X90Y67         LUT5 (Prop_lut5_I1_O)        0.043     1.397 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.250     1.646    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.043     1.689 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.408     2.097    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
    SLICE_X75Y66         LUT4 (Prop_lut4_I0_O)        0.043     2.140 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.581     2.721    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.043     2.764 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, routed)         0.512     3.276    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.319 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_21/O
                         net (fo=5, routed)           0.289     3.608    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[70]
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.651 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, routed)           0.188     3.839    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.882 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.107     3.988    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     4.031 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.393     4.424    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X55Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.467 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_19/O
                         net (fo=1, routed)           0.230     4.696    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_1
    SLICE_X55Y77         LUT5 (Prop_lut5_I3_O)        0.043     4.739 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.255     4.994    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.043     5.037 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.106     5.143    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.043     5.186 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.388     5.574    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.043     5.617 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.434     6.052    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.043     6.095 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__56/O
                         net (fo=23, routed)          0.444     6.539    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.043     6.582 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_3__140/O
                         net (fo=2, routed)           0.385     6.967    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_7__3_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.043     7.010 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, routed)           0.572     7.581    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
    SLICE_X29Y87         LUT6 (Prop_lut6_I1_O)        0.043     7.624 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=58, routed)          0.225     7.850    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X29Y86         LUT6 (Prop_lut6_I2_O)        0.043     7.893 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/use_bypass_reg_i_3/O
                         net (fo=4, routed)           0.104     7.997    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_95
    SLICE_X29Y86         LUT4 (Prop_lut4_I0_O)        0.043     8.040 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/use_bypass_reg_i_1__4/O
                         net (fo=32, routed)          1.323     9.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.sample_ack
    SLICE_X25Y146        LUT6 (Prop_lut6_I1_O)        0.043     9.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__20_comp/O
                         net (fo=1, routed)           0.263     9.669    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_7
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 1.298ns (10.919%)  route 10.589ns (89.081%))
  Logic Levels:           25  (LUT3=2 LUT4=4 LUT5=7 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.218ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.419    -2.218    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X103Y67        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.223    -1.995 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.748    -1.247    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/ADDRA1
    SLICE_X100Y66        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.204 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/RAMA/O
                         net (fo=1, routed)           0.473    -0.731    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[12]
    SLICE_X104Y70        LUT3 (Prop_lut3_I0_O)        0.043    -0.688 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[12]_i_1/O
                         net (fo=2, routed)           0.578    -0.110    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[12]
    SLICE_X104Y67        LUT5 (Prop_lut5_I2_O)        0.043    -0.067 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.536     0.469    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I2_O)        0.043     0.512 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.273     0.784    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[5]
    SLICE_X105Y66        LUT6 (Prop_lut6_I5_O)        0.043     0.827 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.526     1.354    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_acc_reg_reg[1][0]
    SLICE_X90Y67         LUT5 (Prop_lut5_I1_O)        0.043     1.397 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.250     1.646    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.043     1.689 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.408     2.097    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
    SLICE_X75Y66         LUT4 (Prop_lut4_I0_O)        0.043     2.140 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.581     2.721    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.043     2.764 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, routed)         0.512     3.276    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.319 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_21/O
                         net (fo=5, routed)           0.289     3.608    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[70]
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.651 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, routed)           0.188     3.839    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.882 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.107     3.988    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     4.031 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.393     4.424    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X55Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.467 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_19/O
                         net (fo=1, routed)           0.230     4.696    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_1
    SLICE_X55Y77         LUT5 (Prop_lut5_I3_O)        0.043     4.739 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.255     4.994    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.043     5.037 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.106     5.143    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.043     5.186 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.388     5.574    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.043     5.617 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.434     6.052    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.043     6.095 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__56/O
                         net (fo=23, routed)          0.444     6.539    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.043     6.582 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_3__140/O
                         net (fo=2, routed)           0.385     6.967    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_7__3_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.043     7.010 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, routed)           0.572     7.581    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
    SLICE_X29Y87         LUT6 (Prop_lut6_I1_O)        0.043     7.624 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=58, routed)          0.225     7.850    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X29Y86         LUT6 (Prop_lut6_I2_O)        0.043     7.893 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/use_bypass_reg_i_3/O
                         net (fo=4, routed)           0.104     7.997    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_95
    SLICE_X29Y86         LUT4 (Prop_lut4_I0_O)        0.043     8.040 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/use_bypass_reg_i_1__4/O
                         net (fo=32, routed)          1.323     9.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.sample_ack
    SLICE_X25Y146        LUT6 (Prop_lut6_I1_O)        0.043     9.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__20_comp/O
                         net (fo=1, routed)           0.263     9.669    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_7
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 1.298ns (10.919%)  route 10.589ns (89.081%))
  Logic Levels:           25  (LUT3=2 LUT4=4 LUT5=7 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.218ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.419    -2.218    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X103Y67        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.223    -1.995 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.748    -1.247    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/ADDRA1
    SLICE_X100Y66        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.204 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/RAMA/O
                         net (fo=1, routed)           0.473    -0.731    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[12]
    SLICE_X104Y70        LUT3 (Prop_lut3_I0_O)        0.043    -0.688 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[12]_i_1/O
                         net (fo=2, routed)           0.578    -0.110    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[12]
    SLICE_X104Y67        LUT5 (Prop_lut5_I2_O)        0.043    -0.067 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.536     0.469    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I2_O)        0.043     0.512 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.273     0.784    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[5]
    SLICE_X105Y66        LUT6 (Prop_lut6_I5_O)        0.043     0.827 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.526     1.354    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_acc_reg_reg[1][0]
    SLICE_X90Y67         LUT5 (Prop_lut5_I1_O)        0.043     1.397 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.250     1.646    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.043     1.689 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.408     2.097    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
    SLICE_X75Y66         LUT4 (Prop_lut4_I0_O)        0.043     2.140 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.581     2.721    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.043     2.764 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, routed)         0.512     3.276    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.319 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_21/O
                         net (fo=5, routed)           0.289     3.608    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[70]
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.651 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, routed)           0.188     3.839    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.882 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.107     3.988    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     4.031 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.393     4.424    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X55Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.467 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_19/O
                         net (fo=1, routed)           0.230     4.696    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_1
    SLICE_X55Y77         LUT5 (Prop_lut5_I3_O)        0.043     4.739 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.255     4.994    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.043     5.037 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.106     5.143    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.043     5.186 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.388     5.574    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.043     5.617 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.434     6.052    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.043     6.095 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__56/O
                         net (fo=23, routed)          0.444     6.539    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.043     6.582 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_3__140/O
                         net (fo=2, routed)           0.385     6.967    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_7__3_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.043     7.010 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, routed)           0.572     7.581    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
    SLICE_X29Y87         LUT6 (Prop_lut6_I1_O)        0.043     7.624 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=58, routed)          0.225     7.850    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X29Y86         LUT6 (Prop_lut6_I2_O)        0.043     7.893 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/use_bypass_reg_i_3/O
                         net (fo=4, routed)           0.104     7.997    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_95
    SLICE_X29Y86         LUT4 (Prop_lut4_I0_O)        0.043     8.040 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/use_bypass_reg_i_1__4/O
                         net (fo=32, routed)          1.323     9.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.sample_ack
    SLICE_X25Y146        LUT6 (Prop_lut6_I1_O)        0.043     9.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__20_comp/O
                         net (fo=1, routed)           0.263     9.669    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_7
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 1.298ns (10.919%)  route 10.589ns (89.081%))
  Logic Levels:           25  (LUT3=2 LUT4=4 LUT5=7 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.218ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.419    -2.218    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X103Y67        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.223    -1.995 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.748    -1.247    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/ADDRA1
    SLICE_X100Y66        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.204 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/RAMA/O
                         net (fo=1, routed)           0.473    -0.731    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[12]
    SLICE_X104Y70        LUT3 (Prop_lut3_I0_O)        0.043    -0.688 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[12]_i_1/O
                         net (fo=2, routed)           0.578    -0.110    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[12]
    SLICE_X104Y67        LUT5 (Prop_lut5_I2_O)        0.043    -0.067 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.536     0.469    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I2_O)        0.043     0.512 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.273     0.784    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[5]
    SLICE_X105Y66        LUT6 (Prop_lut6_I5_O)        0.043     0.827 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.526     1.354    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_acc_reg_reg[1][0]
    SLICE_X90Y67         LUT5 (Prop_lut5_I1_O)        0.043     1.397 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.250     1.646    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.043     1.689 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.408     2.097    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
    SLICE_X75Y66         LUT4 (Prop_lut4_I0_O)        0.043     2.140 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.581     2.721    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.043     2.764 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, routed)         0.512     3.276    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.319 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_21/O
                         net (fo=5, routed)           0.289     3.608    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[70]
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.651 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, routed)           0.188     3.839    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.882 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.107     3.988    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     4.031 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.393     4.424    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X55Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.467 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_19/O
                         net (fo=1, routed)           0.230     4.696    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_1
    SLICE_X55Y77         LUT5 (Prop_lut5_I3_O)        0.043     4.739 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.255     4.994    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.043     5.037 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.106     5.143    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.043     5.186 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.388     5.574    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.043     5.617 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.434     6.052    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.043     6.095 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__56/O
                         net (fo=23, routed)          0.444     6.539    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.043     6.582 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_3__140/O
                         net (fo=2, routed)           0.385     6.967    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_7__3_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.043     7.010 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, routed)           0.572     7.581    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
    SLICE_X29Y87         LUT6 (Prop_lut6_I1_O)        0.043     7.624 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=58, routed)          0.225     7.850    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X29Y86         LUT6 (Prop_lut6_I2_O)        0.043     7.893 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/use_bypass_reg_i_3/O
                         net (fo=4, routed)           0.104     7.997    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_95
    SLICE_X29Y86         LUT4 (Prop_lut4_I0_O)        0.043     8.040 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/use_bypass_reg_i_1__4/O
                         net (fo=32, routed)          1.323     9.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.sample_ack
    SLICE_X25Y146        LUT6 (Prop_lut6_I1_O)        0.043     9.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__20_comp/O
                         net (fo=1, routed)           0.263     9.669    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_7
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 1.298ns (10.919%)  route 10.589ns (89.081%))
  Logic Levels:           25  (LUT3=2 LUT4=4 LUT5=7 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.218ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.419    -2.218    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X103Y67        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.223    -1.995 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.748    -1.247    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/ADDRA1
    SLICE_X100Y66        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.204 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/RAMA/O
                         net (fo=1, routed)           0.473    -0.731    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[12]
    SLICE_X104Y70        LUT3 (Prop_lut3_I0_O)        0.043    -0.688 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[12]_i_1/O
                         net (fo=2, routed)           0.578    -0.110    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[12]
    SLICE_X104Y67        LUT5 (Prop_lut5_I2_O)        0.043    -0.067 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.536     0.469    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I2_O)        0.043     0.512 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.273     0.784    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[5]
    SLICE_X105Y66        LUT6 (Prop_lut6_I5_O)        0.043     0.827 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.526     1.354    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_acc_reg_reg[1][0]
    SLICE_X90Y67         LUT5 (Prop_lut5_I1_O)        0.043     1.397 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.250     1.646    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.043     1.689 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.408     2.097    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
    SLICE_X75Y66         LUT4 (Prop_lut4_I0_O)        0.043     2.140 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.581     2.721    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.043     2.764 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, routed)         0.512     3.276    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.319 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_21/O
                         net (fo=5, routed)           0.289     3.608    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[70]
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.651 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, routed)           0.188     3.839    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.882 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.107     3.988    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     4.031 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.393     4.424    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X55Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.467 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_19/O
                         net (fo=1, routed)           0.230     4.696    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_1
    SLICE_X55Y77         LUT5 (Prop_lut5_I3_O)        0.043     4.739 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.255     4.994    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.043     5.037 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.106     5.143    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.043     5.186 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.388     5.574    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.043     5.617 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.434     6.052    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.043     6.095 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__56/O
                         net (fo=23, routed)          0.444     6.539    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.043     6.582 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_3__140/O
                         net (fo=2, routed)           0.385     6.967    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_7__3_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.043     7.010 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, routed)           0.572     7.581    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
    SLICE_X29Y87         LUT6 (Prop_lut6_I1_O)        0.043     7.624 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=58, routed)          0.225     7.850    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X29Y86         LUT6 (Prop_lut6_I2_O)        0.043     7.893 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/use_bypass_reg_i_3/O
                         net (fo=4, routed)           0.104     7.997    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_95
    SLICE_X29Y86         LUT4 (Prop_lut4_I0_O)        0.043     8.040 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/use_bypass_reg_i_1__4/O
                         net (fo=32, routed)          1.323     9.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.sample_ack
    SLICE_X25Y146        LUT6 (Prop_lut6_I1_O)        0.043     9.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__20_comp/O
                         net (fo=1, routed)           0.263     9.669    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_7
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 1.298ns (10.919%)  route 10.589ns (89.081%))
  Logic Levels:           25  (LUT3=2 LUT4=4 LUT5=7 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.218ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.419    -2.218    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X103Y67        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.223    -1.995 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.748    -1.247    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/ADDRA1
    SLICE_X100Y66        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.204 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/RAMA/O
                         net (fo=1, routed)           0.473    -0.731    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[12]
    SLICE_X104Y70        LUT3 (Prop_lut3_I0_O)        0.043    -0.688 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[12]_i_1/O
                         net (fo=2, routed)           0.578    -0.110    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[12]
    SLICE_X104Y67        LUT5 (Prop_lut5_I2_O)        0.043    -0.067 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.536     0.469    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I2_O)        0.043     0.512 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.273     0.784    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[5]
    SLICE_X105Y66        LUT6 (Prop_lut6_I5_O)        0.043     0.827 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.526     1.354    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_acc_reg_reg[1][0]
    SLICE_X90Y67         LUT5 (Prop_lut5_I1_O)        0.043     1.397 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.250     1.646    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.043     1.689 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.408     2.097    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
    SLICE_X75Y66         LUT4 (Prop_lut4_I0_O)        0.043     2.140 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.581     2.721    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.043     2.764 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, routed)         0.512     3.276    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.319 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_21/O
                         net (fo=5, routed)           0.289     3.608    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[70]
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.651 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, routed)           0.188     3.839    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.882 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.107     3.988    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     4.031 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.393     4.424    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X55Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.467 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_19/O
                         net (fo=1, routed)           0.230     4.696    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_1
    SLICE_X55Y77         LUT5 (Prop_lut5_I3_O)        0.043     4.739 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.255     4.994    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.043     5.037 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.106     5.143    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.043     5.186 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.388     5.574    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.043     5.617 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.434     6.052    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.043     6.095 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__56/O
                         net (fo=23, routed)          0.444     6.539    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.043     6.582 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_3__140/O
                         net (fo=2, routed)           0.385     6.967    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_7__3_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.043     7.010 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, routed)           0.572     7.581    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
    SLICE_X29Y87         LUT6 (Prop_lut6_I1_O)        0.043     7.624 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=58, routed)          0.225     7.850    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X29Y86         LUT6 (Prop_lut6_I2_O)        0.043     7.893 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/use_bypass_reg_i_3/O
                         net (fo=4, routed)           0.104     7.997    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_95
    SLICE_X29Y86         LUT4 (Prop_lut4_I0_O)        0.043     8.040 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/use_bypass_reg_i_1__4/O
                         net (fo=32, routed)          1.323     9.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.sample_ack
    SLICE_X25Y146        LUT6 (Prop_lut6_I1_O)        0.043     9.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__20_comp/O
                         net (fo=1, routed)           0.263     9.669    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_7
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 1.298ns (10.919%)  route 10.589ns (89.081%))
  Logic Levels:           25  (LUT3=2 LUT4=4 LUT5=7 LUT6=11 RAMD64E=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.218ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.419    -2.218    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X103Y67        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.223    -1.995 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.748    -1.247    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/ADDRA1
    SLICE_X100Y66        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.204 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_12_14/RAMA/O
                         net (fo=1, routed)           0.473    -0.731    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[12]
    SLICE_X104Y70        LUT3 (Prop_lut3_I0_O)        0.043    -0.688 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[12]_i_1/O
                         net (fo=2, routed)           0.578    -0.110    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[12]
    SLICE_X104Y67        LUT5 (Prop_lut5_I2_O)        0.043    -0.067 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.536     0.469    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I2_O)        0.043     0.512 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.273     0.784    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tagMemCtrl.active_set_id_reg_reg[5]
    SLICE_X105Y66        LUT6 (Prop_lut6_I5_O)        0.043     0.827 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][1]_i_1/O
                         net (fo=4, routed)           0.526     1.354    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_acc_reg_reg[1][0]
    SLICE_X90Y67         LUT5 (Prop_lut5_I1_O)        0.043     1.397 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.250     1.646    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.043     1.689 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.408     2.097    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_0
    SLICE_X75Y66         LUT4 (Prop_lut4_I0_O)        0.043     2.140 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.581     2.721    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.043     2.764 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[92]_i_1/O
                         net (fo=184, routed)         0.512     3.276    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.319 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_21/O
                         net (fo=5, routed)           0.289     3.608    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[70]
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.651 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12/O
                         net (fo=6, routed)           0.188     3.839    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/noBypass.read_data[111]_i_12_n_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.882 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.107     3.988    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X57Y76         LUT5 (Prop_lut5_I4_O)        0.043     4.031 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.393     4.424    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X55Y77         LUT6 (Prop_lut6_I2_O)        0.043     4.467 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_19/O
                         net (fo=1, routed)           0.230     4.696    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_1
    SLICE_X55Y77         LUT5 (Prop_lut5_I3_O)        0.043     4.739 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.255     4.994    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.043     5.037 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.106     5.143    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.043     5.186 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.388     5.574    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.043     5.617 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.434     6.052    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I3_O)        0.043     6.095 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_1__56/O
                         net (fo=23, routed)          0.444     6.539    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.043     6.582 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_82.gj_iu_registers_daemon_cp_element_group_82/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_3__140/O
                         net (fo=2, routed)           0.385     6.967    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_7__3_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.043     7.010 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_7__29/O
                         net (fo=3, routed)           0.572     7.581    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_reg_14
    SLICE_X29Y87         LUT6 (Prop_lut6_I1_O)        0.043     7.624 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.iu_registers_daemon_cp_element_group_19.gj_iu_registers_daemon_cp_element_group_19/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__137/O
                         net (fo=58, routed)          0.225     7.850    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X29Y86         LUT6 (Prop_lut6_I2_O)        0.043     7.893 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/iu_registers_daemon_CP_1778.phi_stmt_9520_phi_seq_2043_block.phi_stmt_9520_phi_seq_2043/trigForkUpdate/TrigPlaces[0].placeBlock.pI/use_bypass_reg_i_3/O
                         net (fo=4, routed)           0.104     7.997    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/iu_registers_daemon_CP_1778.iu_registers_daemon_CP_1778_elements_95
    SLICE_X29Y86         LUT4 (Prop_lut4_I0_O)        0.043     8.040 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/trig_join/baseJoin/placegen[0].placeBlock.bypassgen.pI/use_bypass_reg_i_1__4/O
                         net (fo=32, routed)          1.323     9.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.sample_ack
    SLICE_X25Y146        LUT6 (Prop_lut6_I1_O)        0.043     9.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__20_comp/O
                         net (fo=1, routed)           0.263     9.669    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_7
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y59         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/read_rd_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  0.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_1_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.sendToMonitorX1_call_group_0.CallReq/RxGen[0].rxBuf/fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.482%)  route 0.153ns (54.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.564    -0.697    processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_1_read_0/ProTx[0].ulreg/clk_out1
    SLICE_X108Y149       FDRE                                         r  processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_1_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.100    -0.597 r  processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_1_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/Q
                         net (fo=6, routed)           0.153    -0.444    processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_1_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]_0
    SLICE_X109Y150       LUT6 (Prop_lut6_I0_O)        0.028    -0.416 r  processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_1_read_0/ProTx[0].ulreg/fsm_state_i_1__184/O
                         net (fo=1, routed)           0.000    -0.416    processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.sendToMonitorX1_call_group_0.CallReq/RxGen[0].rxBuf/fsm_state_reg_0
    SLICE_X109Y150       FDRE                                         r  processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.sendToMonitorX1_call_group_0.CallReq/RxGen[0].rxBuf/fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.752    -0.767    processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.sendToMonitorX1_call_group_0.CallReq/RxGen[0].rxBuf/clk_out1
    SLICE_X109Y150       FDRE                                         r  processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.sendToMonitorX1_call_group_0.CallReq/RxGen[0].rxBuf/fsm_state_reg/C
                         clock pessimism              0.258    -0.509    
    SLICE_X109Y150       FDRE (Hold_fdre_C_D)         0.060    -0.449    processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.sendToMonitorX1_call_group_0.CallReq/RxGen[0].rxBuf/fsm_state_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_1_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.sendToMonitorX1_call_group_0.CallReq/RxGen[0].rxBuf/fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.482%)  route 0.153ns (54.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.564    -0.697    processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_1_read_0/ProTx[0].ulreg/clk_out1
    SLICE_X108Y149       FDRE                                         r  processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_1_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.100    -0.597 f  processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_1_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/Q
                         net (fo=6, routed)           0.153    -0.444    processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_1_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]_0
    SLICE_X109Y150       LUT6 (Prop_lut6_I0_O)        0.028    -0.416 f  processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.InportGroup_0.AJIT_to_ENV_debug_response_0_1_read_0/ProTx[0].ulreg/fsm_state_i_1__184/O
                         net (fo=1, routed)           0.000    -0.416    processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.sendToMonitorX1_call_group_0.CallReq/RxGen[0].rxBuf/fsm_state_reg_0
    SLICE_X109Y150       FDRE                                         f  processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.sendToMonitorX1_call_group_0.CallReq/RxGen[0].rxBuf/fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.752    -0.767    processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.sendToMonitorX1_call_group_0.CallReq/RxGen[0].rxBuf/clk_out1
    SLICE_X109Y150       FDRE                                         r  processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.sendToMonitorX1_call_group_0.CallReq/RxGen[0].rxBuf/fsm_state_reg/C
                         clock pessimism              0.258    -0.509    
    SLICE_X109Y150       FDRE (Hold_fdre_C_D)         0.060    -0.449    processor_inst/mcore_inst/debug_aggr_inst/debugToMonitorMuxDaemonX1_0_1_instance/data_path.sendToMonitorX1_call_group_0.CallReq/RxGen[0].rxBuf/fsm_state_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.783%)  route 0.171ns (57.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.541    -0.720    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X89Y112        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.620 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[70]/Q
                         net (fo=2, routed)           0.171    -0.449    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/Q[12]
    SLICE_X93Y113        LUT6 (Prop_lut6_I0_O)        0.028    -0.421 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/yesBypassNonBlocking.bypassBlock.write_data_reg[70]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.421    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[147]_0[12]
    SLICE_X93Y113        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.741    -0.778    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X93Y113        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[70]/C
                         clock pessimism              0.250    -0.528    
    SLICE_X93Y113        FDRE (Hold_fdre_C_D)         0.060    -0.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[70]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.783%)  route 0.171ns (57.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.541    -0.720    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X89Y112        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.620 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.data_reg_reg[70]/Q
                         net (fo=2, routed)           0.171    -0.449    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/Q[12]
    SLICE_X93Y113        LUT6 (Prop_lut6_I0_O)        0.028    -0.421 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/yesBypassNonBlocking.bypassBlock.write_data_reg[70]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.421    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[147]_0[12]
    SLICE_X93Y113        FDRE                                         f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.741    -0.778    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X93Y113        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[70]/C
                         clock pessimism              0.250    -0.528    
    SLICE_X93Y113        FDRE (Hold_fdre_C_D)         0.060    -0.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[70]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.246ns (74.949%)  route 0.082ns (25.051%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.600    -0.661    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X31Y149        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.561 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/Q
                         net (fo=1, routed)           0.082    -0.479    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.n_eic_605_506_buffered[43]
    SLICE_X30Y149        LUT4 (Prop_lut4_I3_O)        0.028    -0.451 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[43]_i_2__8/O
                         net (fo=1, routed)           0.000    -0.451    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.eic_504[43]
    SLICE_X30Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.374 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.374    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__0_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.333 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[47]_i_1__0/O[0]
                         net (fo=2, routed)           0.000    -0.333    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/executed_instruction_count_pipe_write_data[44]
    SLICE_X30Y150        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.789    -0.730    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/clk_out1
    SLICE_X30Y150        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/C
                         clock pessimism              0.258    -0.472    
    SLICE_X30Y150        FDRE (Hold_fdre_C_D)         0.090    -0.382    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.246ns (74.949%)  route 0.082ns (25.051%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.600    -0.661    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X31Y149        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.561 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/Q
                         net (fo=1, routed)           0.082    -0.479    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.n_eic_605_506_buffered[43]
    SLICE_X30Y149        LUT4 (Prop_lut4_I3_O)        0.028    -0.451 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[43]_i_2__8/O
                         net (fo=1, routed)           0.000    -0.451    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.eic_504[43]
    SLICE_X30Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.374 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.374    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__0_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.333 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[47]_i_1__0/O[0]
                         net (fo=2, routed)           0.000    -0.333    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/executed_instruction_count_pipe_write_data[44]
    SLICE_X30Y150        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.789    -0.730    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/clk_out1
    SLICE_X30Y150        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/C
                         clock pessimism              0.258    -0.472    
    SLICE_X30Y150        FDRE (Hold_fdre_C_D)         0.090    -0.382    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.246ns (74.949%)  route 0.082ns (25.051%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.600    -0.661    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X31Y149        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.561 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/Q
                         net (fo=1, routed)           0.082    -0.479    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.n_eic_605_506_buffered[43]
    SLICE_X30Y149        LUT4 (Prop_lut4_I3_O)        0.028    -0.451 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[43]_i_2__8/O
                         net (fo=1, routed)           0.000    -0.451    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.eic_504[43]
    SLICE_X30Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.374 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.374    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__0_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.333 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[47]_i_1__0/O[0]
                         net (fo=2, routed)           0.000    -0.333    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/executed_instruction_count_pipe_write_data[44]
    SLICE_X30Y150        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.789    -0.730    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/clk_out1
    SLICE_X30Y150        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/C
                         clock pessimism              0.258    -0.472    
    SLICE_X30Y150        FDRE (Hold_fdre_C_D)         0.090    -0.382    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.246ns (74.949%)  route 0.082ns (25.051%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.600    -0.661    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X31Y149        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.561 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/Q
                         net (fo=1, routed)           0.082    -0.479    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.n_eic_605_506_buffered[43]
    SLICE_X30Y149        LUT4 (Prop_lut4_I3_O)        0.028    -0.451 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[43]_i_2__8/O
                         net (fo=1, routed)           0.000    -0.451    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.eic_504[43]
    SLICE_X30Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.374 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.374    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__0_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.333 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[47]_i_1__0/O[0]
                         net (fo=2, routed)           0.000    -0.333    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/executed_instruction_count_pipe_write_data[44]
    SLICE_X30Y150        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.789    -0.730    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/clk_out1
    SLICE_X30Y150        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/C
                         clock pessimism              0.258    -0.472    
    SLICE_X30Y150        FDRE (Hold_fdre_C_D)         0.090    -0.382    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.246ns (74.949%)  route 0.082ns (25.051%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.600    -0.661    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X31Y149        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.561 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/Q
                         net (fo=1, routed)           0.082    -0.479    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.n_eic_605_506_buffered[43]
    SLICE_X30Y149        LUT4 (Prop_lut4_I3_O)        0.028    -0.451 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[43]_i_2__8/O
                         net (fo=1, routed)           0.000    -0.451    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.eic_504[43]
    SLICE_X30Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.374 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.374    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__0_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.333 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[47]_i_1__0/O[0]
                         net (fo=2, routed)           0.000    -0.333    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/executed_instruction_count_pipe_write_data[44]
    SLICE_X30Y150        FDRE                                         f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.789    -0.730    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/clk_out1
    SLICE_X30Y150        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/C
                         clock pessimism              0.258    -0.472    
    SLICE_X30Y150        FDRE (Hold_fdre_C_D)         0.090    -0.382    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.246ns (74.949%)  route 0.082ns (25.051%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.600    -0.661    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X31Y149        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.561 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]/Q
                         net (fo=1, routed)           0.082    -0.479    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.n_eic_605_506_buffered[43]
    SLICE_X30Y149        LUT4 (Prop_lut4_I3_O)        0.028    -0.451 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[43]_i_2__8/O
                         net (fo=1, routed)           0.000    -0.451    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.eic_504[43]
    SLICE_X30Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.374 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.374    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[43]_i_1__0_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.333 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_eic_605_506_buf_block.n_eic_605_506_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[47]_i_1__0/O[0]
                         net (fo=2, routed)           0.000    -0.333    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/executed_instruction_count_pipe_write_data[44]
    SLICE_X30Y150        FDRE                                         f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.789    -0.730    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/clk_out1
    SLICE_X30Y150        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]/C
                         clock pessimism              0.258    -0.472    
    SLICE_X30Y150        FDRE (Hold_fdre_C_D)         0.090    -0.382    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/executed_instruction_count_Signal/nonVolatileGen.read_data_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         12.500      10.405     RAMB36_X5Y24     processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.operator_bpbV3_dual_port_mem_2922_block.call_bpbV3_dual_port_mem_expr_1837_inst/dpram/ifVivado.vivadobb/mem_array_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X42Y25     accelerator_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X42Y25     accelerator_inst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y17   clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.194ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/stretch_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.316ns (9.726%)  route 2.933ns (90.274%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 11.060 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.230    -2.407    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.223    -2.184 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.218    -0.966    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.873 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       1.715     0.842    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/sda_int_reg_0
    SLICE_X80Y35         FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.441    11.060    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X80Y35         FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/stretch_reg/C
                         clock pessimism             -0.743    10.317    
                         clock uncertainty           -0.069    10.248    
    SLICE_X80Y35         FDCE (Recov_fdce_C_CLR)     -0.212    10.036    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/stretch_reg
  -------------------------------------------------------------------
                         required time                         10.036    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  9.194    

Slack (MET) :             9.203ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.316ns (9.749%)  route 2.925ns (90.251%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 11.061 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.230    -2.407    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.223    -2.184 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.218    -0.966    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.873 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       1.708     0.834    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/sda_int_reg_0
    SLICE_X76Y33         FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.442    11.061    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X76Y33         FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[3]/C
                         clock pessimism             -0.743    10.318    
                         clock uncertainty           -0.069    10.249    
    SLICE_X76Y33         FDCE (Recov_fdce_C_CLR)     -0.212    10.037    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.037    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  9.203    

Slack (MET) :             9.205ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/address_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.316ns (9.752%)  route 2.924ns (90.248%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 11.062 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.230    -2.407    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.223    -2.184 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.218    -0.966    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.873 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       1.707     0.833    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X95Y28         FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/address_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.443    11.062    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X95Y28         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/address_i_reg[3]/C
                         clock pessimism             -0.743    10.319    
                         clock uncertainty           -0.069    10.250    
    SLICE_X95Y28         FDCE (Recov_fdce_C_CLR)     -0.212    10.038    i2c_slave_mem_inst/I_I2CITF/address_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  9.205    

Slack (MET) :             9.205ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/address_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.316ns (9.752%)  route 2.924ns (90.248%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 11.062 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.230    -2.407    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.223    -2.184 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.218    -0.966    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.873 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       1.707     0.833    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X95Y28         FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/address_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.443    11.062    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X95Y28         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/address_i_reg[4]/C
                         clock pessimism             -0.743    10.319    
                         clock uncertainty           -0.069    10.250    
    SLICE_X95Y28         FDCE (Recov_fdce_C_CLR)     -0.212    10.038    i2c_slave_mem_inst/I_I2CITF/address_i_reg[4]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  9.205    

Slack (MET) :             9.205ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/address_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.316ns (9.752%)  route 2.924ns (90.248%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 11.062 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.230    -2.407    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.223    -2.184 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.218    -0.966    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.873 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       1.707     0.833    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X95Y28         FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/address_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.443    11.062    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X95Y28         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/address_i_reg[5]/C
                         clock pessimism             -0.743    10.319    
                         clock uncertainty           -0.069    10.250    
    SLICE_X95Y28         FDCE (Recov_fdce_C_CLR)     -0.212    10.038    i2c_slave_mem_inst/I_I2CITF/address_i_reg[5]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  9.205    

Slack (MET) :             9.205ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.316ns (9.755%)  route 2.923ns (90.245%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 11.061 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.230    -2.407    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.223    -2.184 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.218    -0.966    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.873 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       1.706     0.832    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X95Y27         FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.442    11.061    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X95Y27         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[2]/C
                         clock pessimism             -0.743    10.318    
                         clock uncertainty           -0.069    10.249    
    SLICE_X95Y27         FDCE (Recov_fdce_C_CLR)     -0.212    10.037    i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.037    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  9.205    

Slack (MET) :             9.205ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.316ns (9.755%)  route 2.923ns (90.245%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 11.061 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.230    -2.407    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.223    -2.184 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.218    -0.966    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.873 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       1.706     0.832    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X95Y27         FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.442    11.061    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X95Y27         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[3]/C
                         clock pessimism             -0.743    10.318    
                         clock uncertainty           -0.069    10.249    
    SLICE_X95Y27         FDCE (Recov_fdce_C_CLR)     -0.212    10.037    i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.037    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  9.205    

Slack (MET) :             9.205ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.316ns (9.755%)  route 2.923ns (90.245%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 11.061 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.230    -2.407    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.223    -2.184 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.218    -0.966    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.873 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       1.706     0.832    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X95Y27         FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.442    11.061    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X95Y27         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[4]/C
                         clock pessimism             -0.743    10.318    
                         clock uncertainty           -0.069    10.249    
    SLICE_X95Y27         FDCE (Recov_fdce_C_CLR)     -0.212    10.037    i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.037    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  9.205    

Slack (MET) :             9.205ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.316ns (9.755%)  route 2.923ns (90.245%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 11.061 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.230    -2.407    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.223    -2.184 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.218    -0.966    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.873 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       1.706     0.832    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X95Y27         FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.442    11.061    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X95Y27         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[6]/C
                         clock pessimism             -0.743    10.318    
                         clock uncertainty           -0.069    10.249    
    SLICE_X95Y27         FDCE (Recov_fdce_C_CLR)     -0.212    10.037    i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.037    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  9.205    

Slack (MET) :             9.205ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.316ns (9.746%)  route 2.926ns (90.254%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 11.064 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.230    -2.407    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.223    -2.184 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.218    -0.966    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.873 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       1.709     0.835    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X97Y27         FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       1.445    11.064    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X97Y27         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]/C
                         clock pessimism             -0.743    10.321    
                         clock uncertainty           -0.069    10.252    
    SLICE_X97Y27         FDCE (Recov_fdce_C_CLR)     -0.212    10.040    i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  9.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/address_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.126ns (8.768%)  route 1.311ns (91.232%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.540    -0.721    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.621 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.615    -0.006    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.020 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       0.696     0.716    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X96Y29         FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/address_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.890    -0.629    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X96Y29         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/address_i_reg[1]/C
                         clock pessimism              0.250    -0.379    
    SLICE_X96Y29         FDCE (Remov_fdce_C_CLR)     -0.050    -0.429    i2c_slave_mem_inst/I_I2CITF/address_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/address_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.126ns (8.768%)  route 1.311ns (91.232%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.540    -0.721    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.621 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.615    -0.006    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.020 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       0.696     0.716    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X96Y29         FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/address_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.890    -0.629    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X96Y29         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/address_i_reg[2]/C
                         clock pessimism              0.250    -0.379    
    SLICE_X96Y29         FDCE (Remov_fdce_C_CLR)     -0.050    -0.429    i2c_slave_mem_inst/I_I2CITF/address_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/WR_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.126ns (8.762%)  route 1.312ns (91.238%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.540    -0.721    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.621 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.615    -0.006    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.020 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       0.697     0.717    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X98Y27         FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/WR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.891    -0.628    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X98Y27         FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/WR_reg/C
                         clock pessimism              0.250    -0.378    
    SLICE_X98Y27         FDCE (Remov_fdce_C_CLR)     -0.050    -0.428    i2c_slave_mem_inst/I_I2CITF/WR_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/scl_qq_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.126ns (8.774%)  route 1.310ns (91.226%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.540    -0.721    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.621 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.615    -0.006    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.020 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       0.695     0.715    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X100Y25        FDPE                                         f  i2c_slave_mem_inst/I_I2CITF/scl_qq_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.888    -0.631    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X100Y25        FDPE                                         r  i2c_slave_mem_inst/I_I2CITF/scl_qq_reg/C
                         clock pessimism              0.250    -0.381    
    SLICE_X100Y25        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.433    i2c_slave_mem_inst/I_I2CITF/scl_qq_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/sda_q_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.126ns (8.774%)  route 1.310ns (91.226%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.540    -0.721    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.621 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.615    -0.006    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.020 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       0.695     0.715    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X100Y25        FDPE                                         f  i2c_slave_mem_inst/I_I2CITF/sda_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.888    -0.631    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X100Y25        FDPE                                         r  i2c_slave_mem_inst/I_I2CITF/sda_q_reg/C
                         clock pessimism              0.250    -0.381    
    SLICE_X100Y25        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.433    i2c_slave_mem_inst/I_I2CITF/sda_q_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/sda_qq_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.126ns (8.774%)  route 1.310ns (91.226%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.540    -0.721    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.621 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.615    -0.006    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.020 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       0.695     0.715    i2c_slave_mem_inst/I_I2CITF/RD_reg_0
    SLICE_X100Y25        FDPE                                         f  i2c_slave_mem_inst/I_I2CITF/sda_qq_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.888    -0.631    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X100Y25        FDPE                                         r  i2c_slave_mem_inst/I_I2CITF/sda_qq_reg/C
                         clock pessimism              0.250    -0.381    
    SLICE_X100Y25        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.433    i2c_slave_mem_inst/I_I2CITF/sda_qq_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.126ns (8.705%)  route 1.321ns (91.295%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.540    -0.721    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.621 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.615    -0.006    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.020 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       0.707     0.726    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/sda_int_reg_0
    SLICE_X70Y33         FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.893    -0.626    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X70Y33         FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[5]/C
                         clock pessimism              0.250    -0.376    
    SLICE_X70Y33         FDCE (Remov_fdce_C_CLR)     -0.050    -0.426    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.126ns (8.705%)  route 1.321ns (91.295%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.540    -0.721    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.621 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.615    -0.006    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.020 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       0.707     0.726    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/sda_int_reg_0
    SLICE_X70Y33         FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.893    -0.626    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X70Y33         FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[6]/C
                         clock pessimism              0.250    -0.376    
    SLICE_X70Y33         FDCE (Remov_fdce_C_CLR)     -0.050    -0.426    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.126ns (8.705%)  route 1.321ns (91.295%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.540    -0.721    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.621 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.615    -0.006    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.020 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       0.707     0.726    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/sda_int_reg_0
    SLICE_X70Y33         FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.893    -0.626    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X70Y33         FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[7]/C
                         clock pessimism              0.250    -0.376    
    SLICE_X70Y33         FDCE (Remov_fdce_C_CLR)     -0.050    -0.426    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.126ns (8.705%)  route 1.321ns (91.295%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.540    -0.721    CLK
    SLICE_X91Y116        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.621 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.615    -0.006    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.020 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=37733, routed)       0.707     0.726    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/sda_int_reg_0
    SLICE_X70Y33         FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=48226, routed)       0.893    -0.626    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X70Y33         FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[8]/C
                         clock pessimism              0.250    -0.376    
    SLICE_X70Y33         FDCE (Remov_fdce_C_CLR)     -0.050    -0.426    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  1.152    





