$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 7 # op [6:0] $end
  $var wire 3 $ func3 [2:0] $end
  $var wire 7 % func7 [6:0] $end
  $var wire 1 & alu_zero $end
  $var wire 3 ' alu_control [2:0] $end
  $var wire 2 ( imm_source [1:0] $end
  $var wire 1 ) mem_write $end
  $var wire 1 * reg_write $end
  $var wire 1 + alu_source $end
  $var wire 2 , write_back_source [1:0] $end
  $var wire 1 - pc_source $end
 $upscope $end
 $scope module control $end
  $var wire 7 . op [6:0] $end
  $var wire 3 / func3 [2:0] $end
  $var wire 7 0 func7 [6:0] $end
  $var wire 1 1 alu_zero $end
  $var wire 3 2 alu_control [2:0] $end
  $var wire 2 3 imm_source [1:0] $end
  $var wire 1 4 mem_write $end
  $var wire 1 5 reg_write $end
  $var wire 1 6 alu_source $end
  $var wire 2 7 write_back_source [1:0] $end
  $var wire 1 8 pc_source $end
  $var wire 2 9 alu_op [1:0] $end
  $var wire 1 : branch $end
  $var wire 1 ; jump $end
 $upscope $end
$enddefinitions $end


#0
b0000000 #
b000 $
b0000000 %
0&
b000 '
b00 (
0)
0*
0+
b00 ,
0-
b0000000 .
b000 /
b0000000 0
01
b000 2
b00 3
04
05
06
b00 7
08
b00 9
0:
0;
#1000
b0000011 #
1*
1+
b01 ,
b0000011 .
15
16
b01 7
#12001
b0100011 #
b01 (
1)
0*
b00 ,
b0100011 .
b01 3
14
05
b00 7
#23002
b0110011 #
b00 (
0)
1*
0+
b0110011 .
b00 3
04
15
06
b10 9
#25003
b0000000 #
0*
b0000000 .
05
b00 9
#36003
b0110011 #
b111 $
b010 '
1*
b0110011 .
b111 /
b010 2
15
b10 9
#38004
b0000000 #
b000 $
b000 '
0*
b0000000 .
b000 /
b000 2
05
b00 9
#49004
b0110011 #
b110 $
b011 '
1*
b0110011 .
b110 /
b011 2
15
b10 9
#51005
b0000000 #
b000 $
b000 '
0*
b0000000 .
b000 /
b000 2
05
b00 9
#62005
b1100011 #
b001 '
b10 (
b1100011 .
b001 2
b10 3
b01 9
1:
#66005
1&
1-
11
18
#68006
b0000000 #
b000 '
b00 (
0-
b0000000 .
b000 2
b00 3
08
b00 9
0:
#79006
b1101111 #
b11 (
1*
b10 ,
1-
b1101111 .
b11 3
15
b10 7
18
1;
#81007
b0000000 #
b00 (
0*
b00 ,
0-
b0000000 .
b00 3
05
b00 7
08
0;
#92007
b0010011 #
1*
1+
b0010011 .
15
16
b10 9
