Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: SAD_Unit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SAD_Unit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SAD_Unit"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg484

---- Source Options
Top Module Name                    : SAD_Unit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\pe.vhd" into library work
Parsing entity <pe>.
Parsing architecture <behavioral> of entity <pe>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\generic_9bit_adder.vhd" into library work
Parsing entity <generic_9bit_adder>.
Parsing architecture <Behavioral> of entity <generic_9bit_adder>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\generic_11bit_adder.vhd" into library work
Parsing entity <generic_11bit_adder>.
Parsing architecture <Behavioral> of entity <generic_11bit_adder>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\compressor_4-2.vhd" into library work
Parsing entity <compressor_4_2>.
Parsing architecture <Behavioral> of entity <compressor_4_2>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\pe_8x1.vhd" into library work
Parsing entity <pe_8x1>.
Parsing architecture <Behavioral> of entity <pe_8x1>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\generic_15bit_adder.vhd" into library work
Parsing entity <generic_15bit_adder>.
Parsing architecture <Behavioral> of entity <generic_15bit_adder>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\generic_13bit_adder.vhd" into library work
Parsing entity <generic_13bit_adder>.
Parsing architecture <Behavioral> of entity <generic_13bit_adder>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\four_byte_adder.vhd" into library work
Parsing entity <four_byte_adder>.
Parsing architecture <Behavioral> of entity <four_byte_adder>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\four_10bit_word_adder.vhd" into library work
Parsing entity <four_10bit_word_adder>.
Parsing architecture <Behavioral> of entity <four_10bit_word_adder>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\x16_byte_adder.vhd" into library work
Parsing entity <x16_byte_adder>.
Parsing architecture <Behavioral> of entity <x16_byte_adder>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\pe_16x1.vhd" into library work
Parsing entity <pe_16x1>.
Parsing architecture <Behavioral> of entity <pe_16x1>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\four_14bit_word_adder.vhd" into library work
Parsing entity <four_14bit_word_adder>.
Parsing architecture <Behavioral> of entity <four_14bit_word_adder>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\four_12bit_word_adder.vhd" into library work
Parsing entity <four_12bit_word_adder>.
Parsing architecture <Behavioral> of entity <four_12bit_word_adder>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\TreeAdder.vhd" into library work
Parsing entity <TreeAdder>.
Parsing architecture <Behavioral> of entity <treeadder>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\PE_ARRAY_16X16.vhd" into library work
Parsing entity <PE_ARRAY_16X16>.
Parsing architecture <Behavioral> of entity <pe_array_16x16>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\SAD_Unit.vhd" into library work
Parsing entity <SAD_Unit>.
Parsing architecture <Behavioral> of entity <sad_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SAD_Unit> (architecture <Behavioral>) from library <work>.

Elaborating entity <PE_ARRAY_16X16> (architecture <Behavioral>) from library <work>.

Elaborating entity <pe_16x1> (architecture <Behavioral>) from library <work>.

Elaborating entity <pe_8x1> (architecture <Behavioral>) from library <work>.

Elaborating entity <pe> (architecture <behavioral>) from library <work>.

Elaborating entity <TreeAdder> (architecture <Behavioral>) from library <work>.

Elaborating entity <x16_byte_adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <four_byte_adder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <compressor_4_2> (architecture <Behavioral>) from library <work>.

Elaborating entity <generic_9bit_adder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <four_10bit_word_adder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_11bit_adder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <four_12bit_word_adder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_13bit_adder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <four_14bit_word_adder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_15bit_adder> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SAD_Unit>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\SAD_Unit.vhd".
    Summary:
	no macro.
Unit <SAD_Unit> synthesized.

Synthesizing Unit <PE_ARRAY_16X16>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\PE_ARRAY_16X16.vhd".
    Summary:
	no macro.
Unit <PE_ARRAY_16X16> synthesized.

Synthesizing Unit <pe_16x1>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\pe_16x1.vhd".
INFO:Xst:3210 - "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\pe_16x1.vhd" line 110: Output port <SHIFT_CB_o> of the instance <RP1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\pe_16x1.vhd" line 110: Output port <SHIFT_RB_o> of the instance <RP1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pe_16x1> synthesized.

Synthesizing Unit <pe_8x1>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\pe_8x1.vhd".
    Summary:
	no macro.
Unit <pe_8x1> synthesized.

Synthesizing Unit <pe>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\pe.vhd".
    Found 8-bit register for signal <RBR>.
    Found 8-bit register for signal <CBR>.
    Found 9-bit subtractor for signal <GND_8_o_GND_8_o_sub_6_OUT> created at line 51.
    Found 9-bit adder for signal <n0029> created at line 51.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pe> synthesized.

Synthesizing Unit <TreeAdder>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\TreeAdder.vhd".
    Summary:
	no macro.
Unit <TreeAdder> synthesized.

Synthesizing Unit <x16_byte_adder>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\x16_byte_adder.vhd".
    Summary:
	no macro.
Unit <x16_byte_adder> synthesized.

Synthesizing Unit <four_byte_adder>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\four_byte_adder.vhd".
        bits = 8
WARNING:Xst:647 - Input <cin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <four_byte_adder> synthesized.

Synthesizing Unit <compressor_4_2>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\compressor_4-2.vhd".
    Summary:
Unit <compressor_4_2> synthesized.

Synthesizing Unit <generic_9bit_adder>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\generic_9bit_adder.vhd".
        bits = 9
    Found 10-bit adder for signal <sum<9:0>> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <generic_9bit_adder> synthesized.

Synthesizing Unit <four_10bit_word_adder>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\four_10bit_word_adder.vhd".
        bits = 10
WARNING:Xst:647 - Input <cin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <four_10bit_word_adder> synthesized.

Synthesizing Unit <generic_11bit_adder>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\generic_11bit_adder.vhd".
        bits = 11
    Found 12-bit adder for signal <sum<11:0>> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <generic_11bit_adder> synthesized.

Synthesizing Unit <four_12bit_word_adder>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\four_12bit_word_adder.vhd".
        bits = 12
WARNING:Xst:647 - Input <cin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <four_12bit_word_adder> synthesized.

Synthesizing Unit <generic_13bit_adder>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\generic_13bit_adder.vhd".
        bits = 13
    Found 14-bit adder for signal <sum<13:0>> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <generic_13bit_adder> synthesized.

Synthesizing Unit <four_14bit_word_adder>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\four_14bit_word_adder.vhd".
        bits = 14
WARNING:Xst:647 - Input <cin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <four_14bit_word_adder> synthesized.

Synthesizing Unit <generic_15bit_adder>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\generic_15bit_adder.vhd".
        bits = 15
    Found 16-bit adder for signal <sum<15:0>> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <generic_15bit_adder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 597
 10-bit adder                                          : 64
 12-bit adder                                          : 16
 14-bit adder                                          : 4
 16-bit adder                                          : 1
 9-bit adder                                           : 256
 9-bit subtractor                                      : 256
# Registers                                            : 512
 8-bit register                                        : 512
# Multiplexers                                         : 256
 8-bit 2-to-1 multiplexer                              : 256
# Xors                                                 : 4984
 1-bit xor2                                            : 4984

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 597
 10-bit adder                                          : 64
 12-bit adder                                          : 16
 14-bit adder                                          : 4
 16-bit adder                                          : 1
 8-bit adder                                           : 256
 9-bit subtractor                                      : 256
# Registers                                            : 4096
 Flip-Flops                                            : 4096
# Multiplexers                                         : 256
 8-bit 2-to-1 multiplexer                              : 256
# Xors                                                 : 4984
 1-bit xor2                                            : 4984

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SAD_Unit> ...

Optimizing unit <PE_ARRAY_16X16> ...

Optimizing unit <pe_8x1> ...

Optimizing unit <TreeAdder> ...

Optimizing unit <pe> ...

Optimizing unit <four_byte_adder> ...

Optimizing unit <four_10bit_word_adder> ...

Optimizing unit <four_12bit_word_adder> ...

Optimizing unit <four_14bit_word_adder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SAD_Unit, actual ratio is 20.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4096
 Flip-Flops                                            : 4096

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SAD_Unit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12889
#      GND                         : 1
#      LUT2                        : 2305
#      LUT3                        : 857
#      LUT4                        : 597
#      LUT5                        : 1247
#      LUT6                        : 2061
#      MUXCY                       : 2782
#      VCC                         : 1
#      XORCY                       : 3038
# FlipFlops/Latches                : 4096
#      FDCE                        : 4096
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 275
#      IBUF                        : 259
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4096  out of  106400     3%  
 Number of Slice LUTs:                 7067  out of  53200    13%  
    Number used as Logic:              7067  out of  53200    13%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9115
   Number with an unused Flip Flop:    5019  out of   9115    55%  
   Number with an unused LUT:          2048  out of   9115    22%  
   Number of fully used LUT-FF pairs:  2048  out of   9115    22%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         277
 Number of bonded IOBs:                 277  out of    200   138% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of    104     1%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 4096  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 0.515ns (Maximum Frequency: 1939.864MHz)
   Minimum input arrival time before clock: 1.271ns
   Maximum output required time after clock: 9.826ns
   Maximum combinational path delay: 8.708ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 0.515ns (frequency: 1939.864MHz)
  Total number of paths / destination ports: 3840 / 3840
-------------------------------------------------------------------------
Delay:               0.515ns (Levels of Logic = 0)
  Source:            PE/R15/RP1/P6/RBR_7 (FF)
  Destination:       PE/R15/RP1/P7/RBR_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: PE/R15/RP1/P6/RBR_7 to PE/R15/RP1/P7/RBR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.232   0.283  PE/R15/RP1/P6/RBR_7 (PE/R15/RP1/P6/RBR_7)
     FDCE:D                   -0.001          PE/R15/RP1/P7/RBR_7
    ----------------------------------------
    Total                      0.515ns (0.232ns logic, 0.283ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 10496 / 8448
-------------------------------------------------------------------------
Offset:              1.271ns (Levels of Logic = 2)
  Source:            CB_INPUT_EN_i (PAD)
  Destination:       PE/R15/RP1/P7/RBR_7 (FF)
  Destination Clock: CLK rising

  Data Path: CB_INPUT_EN_i to PE/R15/RP1/P7/RBR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2049   0.000   0.569  CB_INPUT_EN_i_IBUF (CB_INPUT_EN_i_IBUF)
     LUT2:I0->O         2048   0.043   0.505  PE/R15/RP1/P7/_n0041_inv1 (PE/R15/RP1/P7/_n0041_inv)
     FDCE:CE                   0.153          PE/R15/RP1/P7/RBR_0
    ----------------------------------------
    Total                      1.271ns (0.196ns logic, 1.075ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 21741677742 / 16
-------------------------------------------------------------------------
Offset:              9.826ns (Levels of Logic = 28)
  Source:            PE/R5/RP0/P5/CBR_0 (FF)
  Destination:       SUM<14> (PAD)
  Source Clock:      CLK rising

  Data Path: PE/R5/RP0/P5/CBR_0 to SUM<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.232   0.347  PE/R5/RP0/P5/CBR_0 (PE/R5/RP0/P5/CBR_0)
     LUT2:I0->O            1   0.043   0.000  PE/R5/RP0/P5/Msub_GND_8_o_GND_8_o_sub_6_OUT_lut<0> (PE/R5/RP0/P5/Msub_GND_8_o_GND_8_o_sub_6_OUT_lut<0>)
     MUXCY:S->O            1   0.230   0.000  PE/R5/RP0/P5/Msub_GND_8_o_GND_8_o_sub_6_OUT_cy<0> (PE/R5/RP0/P5/Msub_GND_8_o_GND_8_o_sub_6_OUT_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  PE/R5/RP0/P5/Msub_GND_8_o_GND_8_o_sub_6_OUT_cy<1> (PE/R5/RP0/P5/Msub_GND_8_o_GND_8_o_sub_6_OUT_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  PE/R5/RP0/P5/Msub_GND_8_o_GND_8_o_sub_6_OUT_cy<2> (PE/R5/RP0/P5/Msub_GND_8_o_GND_8_o_sub_6_OUT_cy<2>)
     XORCY:CI->O           5   0.251   0.475  PE/R5/RP0/P5/Msub_GND_8_o_GND_8_o_sub_6_OUT_xor<3> (PE/R5/RP0/P5/GND_8_o_GND_8_o_sub_6_OUT<3>)
     LUT4:I0->O            1   0.043   0.289  PE/R5/RP0/P5/DIFF_O<6>_SW0 (N1366)
     LUT6:I5->O            3   0.043   0.438  PE/R5/RP0/P5/DIFF_O<6> (intdata<686>)
     LUT3:I0->O            2   0.043   0.293  TREE/x16inst[6].X16/A3/instances[6].A/cout1 (TREE/x16inst[6].X16/A3/int<6>)
     LUT5:I4->O            1   0.043   0.550  TREE/x16inst[6].X16/A3/instances[7].A/Mxor_sum_xo<0>1 (TREE/x16inst[6].X16/A3/byte_out<7>)
     LUT6:I0->O            1   0.043   0.000  TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_lut<7> (TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_lut<7>)
     MUXCY:S->O            1   0.230   0.000  TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_cy<7> (TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_cy<7>)
     XORCY:CI->O           3   0.251   0.438  TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_xor<8> (TREE/x16inst[6].X16/int<18>)
     LUT3:I0->O            2   0.043   0.293  TREE/x16inst[6].X16/FA/instances[8].A/cout1 (TREE/x16inst[6].X16/FA/int<8>)
     LUT5:I4->O            1   0.043   0.550  TREE/x16inst[6].X16/FA/instances[9].A/Mxor_sum_xo<0>1 (TREE/x16inst[6].X16/FA/byte_out<9>)
     LUT6:I0->O            1   0.043   0.000  TREE/x16inst[6].X16/FA/G11/Madd_sum<11:0>_lut<9> (TREE/x16inst[6].X16/FA/G11/Madd_sum<11:0>_lut<9>)
     MUXCY:S->O            1   0.230   0.000  TREE/x16inst[6].X16/FA/G11/Madd_sum<11:0>_cy<9> (TREE/x16inst[6].X16/FA/G11/Madd_sum<11:0>_cy<9>)
     XORCY:CI->O           3   0.251   0.438  TREE/x16inst[6].X16/FA/G11/Madd_sum<11:0>_xor<10> (TREE/bus192<70>)
     LUT3:I0->O            2   0.043   0.293  TREE/f12inst[2].F12/instances[10].A/cout1 (TREE/f12inst[2].F12/int<10>)
     LUT5:I4->O            1   0.043   0.550  TREE/f12inst[2].F12/instances[11].A/Mxor_sum_xo<0>1 (TREE/f12inst[2].F12/byte_out<11>)
     LUT6:I0->O            1   0.043   0.000  TREE/f12inst[2].F12/G13/Madd_sum<13:0>_lut<11> (TREE/f12inst[2].F12/G13/Madd_sum<13:0>_lut<11>)
     MUXCY:S->O            1   0.230   0.000  TREE/f12inst[2].F12/G13/Madd_sum<13:0>_cy<11> (TREE/f12inst[2].F12/G13/Madd_sum<13:0>_cy<11>)
     XORCY:CI->O           3   0.251   0.438  TREE/f12inst[2].F12/G13/Madd_sum<13:0>_xor<12> (TREE/bus56<26>)
     LUT3:I0->O            2   0.043   0.293  TREE/F14/instances[12].A/cout1 (TREE/F14/int<12>)
     LUT5:I4->O            1   0.043   0.550  TREE/F14/instances[13].A/Mxor_sum_xo<0>1 (TREE/F14/byte_out<13>)
     LUT6:I0->O            1   0.043   0.000  TREE/F14/G15/Madd_sum<15:0>_lut<13> (TREE/F14/G15/Madd_sum<15:0>_lut<13>)
     MUXCY:S->O            1   0.230   0.000  TREE/F14/G15/Madd_sum<15:0>_cy<13> (TREE/F14/G15/Madd_sum<15:0>_cy<13>)
     XORCY:CI->O           1   0.251   0.279  TREE/F14/G15/Madd_sum<15:0>_xor<14> (SUM_14_OBUF)
     OBUF:I->O                 0.000          SUM_14_OBUF (SUM<14>)
    ----------------------------------------
    Total                      9.826ns (3.307ns logic, 6.519ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 497845011 / 16
-------------------------------------------------------------------------
Delay:               8.708ns (Levels of Logic = 27)
  Source:            DIFF_EN_i (PAD)
  Destination:       SUM<14> (PAD)

  Data Path: DIFF_EN_i to SUM<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2048   0.000   0.768  DIFF_EN_i_IBUF (DIFF_EN_i_IBUF)
     LUT5:I0->O            3   0.043   0.438  PE/R5/RP0/P5/DIFF_O<2>1 (intdata<682>)
     LUT3:I0->O            2   0.043   0.293  TREE/x16inst[6].X16/A3/instances[2].A/cout1 (TREE/x16inst[6].X16/A3/int<2>)
     LUT5:I4->O            1   0.043   0.550  TREE/x16inst[6].X16/A3/instances[3].A/Mxor_sum_xo<0>1 (TREE/x16inst[6].X16/A3/byte_out<3>)
     LUT6:I0->O            1   0.043   0.000  TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_lut<3> (TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_lut<3>)
     MUXCY:S->O            1   0.230   0.000  TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_cy<3> (TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_cy<4> (TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_cy<5> (TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_cy<6> (TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_cy<7> (TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_cy<7>)
     XORCY:CI->O           3   0.251   0.438  TREE/x16inst[6].X16/A3/G9/Madd_sum<9:0>_xor<8> (TREE/x16inst[6].X16/int<18>)
     LUT3:I0->O            2   0.043   0.293  TREE/x16inst[6].X16/FA/instances[8].A/cout1 (TREE/x16inst[6].X16/FA/int<8>)
     LUT5:I4->O            1   0.043   0.550  TREE/x16inst[6].X16/FA/instances[9].A/Mxor_sum_xo<0>1 (TREE/x16inst[6].X16/FA/byte_out<9>)
     LUT6:I0->O            1   0.043   0.000  TREE/x16inst[6].X16/FA/G11/Madd_sum<11:0>_lut<9> (TREE/x16inst[6].X16/FA/G11/Madd_sum<11:0>_lut<9>)
     MUXCY:S->O            1   0.230   0.000  TREE/x16inst[6].X16/FA/G11/Madd_sum<11:0>_cy<9> (TREE/x16inst[6].X16/FA/G11/Madd_sum<11:0>_cy<9>)
     XORCY:CI->O           3   0.251   0.438  TREE/x16inst[6].X16/FA/G11/Madd_sum<11:0>_xor<10> (TREE/bus192<70>)
     LUT3:I0->O            2   0.043   0.293  TREE/f12inst[2].F12/instances[10].A/cout1 (TREE/f12inst[2].F12/int<10>)
     LUT5:I4->O            1   0.043   0.550  TREE/f12inst[2].F12/instances[11].A/Mxor_sum_xo<0>1 (TREE/f12inst[2].F12/byte_out<11>)
     LUT6:I0->O            1   0.043   0.000  TREE/f12inst[2].F12/G13/Madd_sum<13:0>_lut<11> (TREE/f12inst[2].F12/G13/Madd_sum<13:0>_lut<11>)
     MUXCY:S->O            1   0.230   0.000  TREE/f12inst[2].F12/G13/Madd_sum<13:0>_cy<11> (TREE/f12inst[2].F12/G13/Madd_sum<13:0>_cy<11>)
     XORCY:CI->O           3   0.251   0.438  TREE/f12inst[2].F12/G13/Madd_sum<13:0>_xor<12> (TREE/bus56<26>)
     LUT3:I0->O            2   0.043   0.293  TREE/F14/instances[12].A/cout1 (TREE/F14/int<12>)
     LUT5:I4->O            1   0.043   0.550  TREE/F14/instances[13].A/Mxor_sum_xo<0>1 (TREE/F14/byte_out<13>)
     LUT6:I0->O            1   0.043   0.000  TREE/F14/G15/Madd_sum<15:0>_lut<13> (TREE/F14/G15/Madd_sum<15:0>_lut<13>)
     MUXCY:S->O            1   0.230   0.000  TREE/F14/G15/Madd_sum<15:0>_cy<13> (TREE/F14/G15/Madd_sum<15:0>_cy<13>)
     XORCY:CI->O           1   0.251   0.279  TREE/F14/G15/Madd_sum<15:0>_xor<14> (SUM_14_OBUF)
     OBUF:I->O                 0.000          SUM_14_OBUF (SUM<14>)
    ----------------------------------------
    Total                      8.708ns (2.533ns logic, 6.175ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    0.515|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.02 secs
 
--> 

Total memory usage is 458128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

