Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 9618bf9cdd394f549b98b59d54a93de2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Pseudo_testbench_func_synth xil_defaultlib.Pseudo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <Pseudo_random_generator> not found while processing module instance <dut> [D:/Users/TEMP.PCLABS.000/Desktop/project_1/project_1.srcs/sim_1/new/Pseudo_testbench.sv:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
