0.6
2019.2
Nov  6 2019
21:42:20
/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sim_1/imports/post_synthesis_SOFA_counter/counter_tb.v,1671282812,verilog,,,,upcounter_testbench,,,,,,,,
/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v,1671282713,verilog,,/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/up_counter_post_synthesis.v,,DFF;LUT_K;adder;dual_port_ram;fpga_interconnect;multiply;mux;single_port_ram,,,,,,,,
/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/up_counter_post_synthesis.v,1671282629,verilog,,/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sim_1/imports/post_synthesis_SOFA_counter/counter_tb.v,,up_counter,,,,,,,,
