

================================================================
== Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData'
================================================================
* Date:           Tue Oct  8 21:19:29 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.562 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- consumeLeftOverData  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.56>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%done_19_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %done_19"   --->   Operation 7 'read' 'done_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%br_ln0 = br void %while.cond428"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%done_12 = phi i1 %done, void %while.body431, i1 %done_19_read, void %newFuncRoot"   --->   Operation 9 'phi' 'done_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln1204 = br i1 %done_12, void %while.body431, void %if.end435.loopexit.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1204]   --->   Operation 10 'br' 'br_ln1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.10ns)   --->   "%done = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1206]   --->   Operation 11 'read' 'done' <Predicate = (!done_12)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 16 'ret' 'ret_ln0' <Predicate = (done_12)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln1205 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1205]   --->   Operation 12 'specpipeline' 'specpipeline_ln1205' <Predicate = (!done_12)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln1204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1204]   --->   Operation 13 'specloopname' 'specloopname_ln1204' <Predicate = (!done_12)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.10ns)   --->   "%p_0 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1205]   --->   Operation 14 'read' 'p_0' <Predicate = (!done_12)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1204 = br void %while.cond428" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1204]   --->   Operation 15 'br' 'br_ln1204' <Predicate = (!done_12)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.562ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('done') with incoming values : ('done_19_read') ('done', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1206) [9]  (0.460 ns)
	'phi' operation 1 bit ('done') with incoming values : ('done_19_read') ('done', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1206) [9]  (0.000 ns)
	fifo read operation ('done', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1206) on port 'huffman_eos_stream' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1206) [15]  (2.102 ns)

 <State 2>: 2.102ns
The critical path consists of the following:
	fifo read operation ('p_0', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1205) on port 'huffman_input_stream' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1205) [14]  (2.102 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
