/* Generated by Yosys 0.10+12 (git sha1 UNKNOWN, gcc 10.1.0 -fPIC -Os) */

(* top =  1  *)
(* src = "./verilog/b02_C.v:1.1-27.10" *)
module b02_C(LINEA, STATO_REG_2__SCAN_IN, STATO_REG_1__SCAN_IN, STATO_REG_0__SCAN_IN, U31, U32, U33, U38);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  (* src = "./verilog/b02_C.v:2.7-2.12" *)
  wire _16_;
  (* src = "./verilog/b02_C.v:2.58-2.78" *)
  wire _17_;
  (* src = "./verilog/b02_C.v:2.36-2.56" *)
  wire _18_;
  (* src = "./verilog/b02_C.v:2.14-2.34" *)
  wire _19_;
  (* src = "./verilog/b02_C.v:3.8-3.11" *)
  wire _20_;
  (* src = "./verilog/b02_C.v:3.13-3.16" *)
  wire _21_;
  (* src = "./verilog/b02_C.v:3.18-3.21" *)
  wire _22_;
  (* src = "./verilog/b02_C.v:3.23-3.26" *)
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  (* src = "./verilog/b02_C.v:2.7-2.12" *)
  input LINEA;
  (* src = "./verilog/b02_C.v:2.58-2.78" *)
  input STATO_REG_0__SCAN_IN;
  (* src = "./verilog/b02_C.v:2.36-2.56" *)
  input STATO_REG_1__SCAN_IN;
  (* src = "./verilog/b02_C.v:2.14-2.34" *)
  input STATO_REG_2__SCAN_IN;
  (* src = "./verilog/b02_C.v:3.8-3.11" *)
  output U31;
  (* src = "./verilog/b02_C.v:3.13-3.16" *)
  output U32;
  (* src = "./verilog/b02_C.v:3.18-3.21" *)
  output U33;
  (* src = "./verilog/b02_C.v:3.23-3.26" *)
  output U38;
  NOT _37_ (
    .A(_19_),
    .Y(_36_)
  );
  OR _38_ (
    .A(_19_),
    .B(_16_),
    .Y(_24_)
  );
  OR _39_ (
    .A(_18_),
    .B(_24_),
    .Y(_25_)
  );
  NAND _40_ (
    .A(_17_),
    .B(_25_),
    .Y(_26_)
  );
  NAND _41_ (
    .A(_19_),
    .B(_16_),
    .Y(_27_)
  );
  AND _42_ (
    .A(_18_),
    .B(_24_),
    .Y(_28_)
  );
  NAND _43_ (
    .A(_27_),
    .B(_28_),
    .Y(_29_)
  );
  NAND _44_ (
    .A(_26_),
    .B(_29_),
    .Y(_22_)
  );
  NAND _45_ (
    .A(_36_),
    .B(_16_),
    .Y(_30_)
  );
  AND _46_ (
    .A(_17_),
    .B(_30_),
    .Y(_31_)
  );
  NOR _47_ (
    .A(_28_),
    .B(_31_),
    .Y(_21_)
  );
  NAND _48_ (
    .A(_36_),
    .B(_18_),
    .Y(_32_)
  );
  OR _49_ (
    .A(_17_),
    .B(_32_),
    .Y(_33_)
  );
  NAND _50_ (
    .A(_31_),
    .B(_32_),
    .Y(_34_)
  );
  NAND _51_ (
    .A(_33_),
    .B(_34_),
    .Y(_23_)
  );
  OR _52_ (
    .A(_17_),
    .B(_36_),
    .Y(_35_)
  );
  NOR _53_ (
    .A(_18_),
    .B(_35_),
    .Y(_20_)
  );
  assign _17_ = STATO_REG_0__SCAN_IN;
  assign _19_ = STATO_REG_2__SCAN_IN;
  assign _16_ = LINEA;
  assign _18_ = STATO_REG_1__SCAN_IN;
  assign U33 = _22_;
  assign U32 = _21_;
  assign U38 = _23_;
  assign U31 = _20_;
endmodule
