**cheatsheet for the PCIe Data Link Layer** (DLL) â€“ PCIe 3.0 to 6.0 era (valid ~2025â€“2026 perspective).  
â­ Focuses on the most important mechanisms, packet types, sequencing, retry, flow control, and key behaviors seen by driver developers and hardware engineers.

ğŸ“Œ 1. Data Link Layer â€“ Core Responsibilities

- Reliable delivery of **TLPs** (Transaction Layer Packets) over the link
- Adds **Sequence Number** + **LCRC** (Link CRC)
- Implements **ACK/NAK** protocol + replay buffer
- Manages **Flow Control** (credit-based)
- Handles **DLLPs** (Data Link Layer Packets) for link management
- Link error detection & recovery (together with Physical layer)

ğŸ“¨ 2. DLLP Types (Data Link Layer Packets)

| DLLP Type              | Purpose / When sent                                      | Typical Payload | Direction     | Reliability |
|------------------------|------------------------------------------------------------------|-----------------|---------------|-------------|
| Ack                    | Acknowledge received TLPs up to sequence number N-1              | Sequence #      | Both          | Unreliable  |
| Nak                    | Negative acknowledge â€“ replay from Nak sequence number           | Sequence #      | Both          | Unreliable  |
| InitFC1 / InitFC2      | Initial Flow Control credits (sent during link training)         | VC credits      | Both          | Once per VC |
| UpdateFC               | Periodic / on-demand credit update                               | VC credits      | Both          | Unreliable  |
| PM_Enter_L1 / PM_ReqAck| Power management state transitions                                | â€”               | Both          | â€”           |
| Vendor-Specific        | Vendor-defined (rare)                                            | Variable        | Both          | â€”           |

ğŸ“Œ 3. TLP Sequence Number & Replay Window

- **Sequence Number** (12 bits): 0â€“4095, rolls over
- Added by transmitter DLL before LCRC
- **Replay Window**: typically 2â€“4 KB (implementation dependent)
  - Contains unacknowledged TLPs (posted, non-posted, completions)
- **Ack** advances the lower boundary of the replay buffer
- **Nak** triggers replay from the Nak'd sequence number
- **Replay Timeout** (if no Ack/NAK): usually ~3Ã— max round-trip time â†’ link retraining or error reporting

ğŸ“Œ 4. Flow Control â€“ Credit Types & Rules

PCIe uses **credit-based flow control** â€“ no back-pressure via stalls.

| Credit Type          | What it credits                          | Separate per VC? | Units                  |
|----------------------|------------------------------------------|------------------|------------------------|
| Posted Headers       | Memory Write / Message requests          | Yes              | Headers (1 credit = 1 header) |
| Posted Data          | Payload of posted requests               | Yes              | 4-byte DWs             |
| Non-Posted Headers   | Memory/I/O/Config Read/Write, I/O        | Yes              | Headers                |
| Non-Posted Data      | Payload of non-posted writes             | Yes              | DWs                    |
| Completion Headers   | All Completion TLPs                      | Yes              | Headers                |
| Completion Data      | Payload of Completion with Data          | Yes              | DWs                    |

â­ **Key FC Rules**:
- Sender only transmits if enough credits available
- Credits are **cumulative** (advertised delta)
- **InitFC1/2** sent during link up â€“ establishes baseline
- **UpdateFC** sent periodically or when credits consumed â‰¥ threshold (usually 1/2 buffer)
- Completions **never blocked** by FC (requester must pre-allocate space)

ğŸ”´ 5. LCRC & Error Handling

- **LCRC** (32-bit Link CRC) â€” protects entire TLP (header + payload + sequence number)
- **ECRC** (optional End-to-End CRC) â€” protected by LCRC but not generated/checked by DLL
- **ğŸ”´ ğŸ”´ Bad LCRC** â†’ receiver sends **NAK**, requests replay
- **ğŸ”´ ğŸ”´ Bad Sequence Number** â†’ NAK + replay
- **Replay Buffer Overflow / Timeout** â†’ usually AER (Advanced Error Reporting) logged, link may go to Recovery or retrain

ğŸ“¨ 6. ACK/NAK Protocol â€“ Simplified State Machine

| Event / Condition                  | Transmitter Action                          | Receiver Action                     |
|------------------------------------|---------------------------------------------|-------------------------------------|
| TLP transmitted                    | Add to replay buffer, start timer           | â€”                                   |
| ğŸŸ¢ ğŸŸ¢ Good TLP received                  | Send Ack DLLP (cumulative up to N-1)        | â€”                                   |
| ğŸ”´ ğŸ”´ Bad LCRC / sequence / framing      | â€”                                           | Send Nak DLLP + discard TLP         |
| Ack received                       | Free replay buffer up to Ackâ€™d sequence     | â€”                                   |
| Nak received                       | Replay from Nak sequence number             | â€”                                   |
| No Ack for timeout                 | Replay entire window                        | â€”                                   |
| Periodic UpdateFC received         | Update available credits                    | â€”                                   |

â­ ğŸ› 7. Important Behavioral Notes for Drivers / Debug

- **Posted writes** â€” fire-and-forget at Transaction Layer â†’ no success confirmation (use MSI/MSI-X)
- **Non-posted reads** â€” can take very long if link is congested or replaying
- **MSI/MSI-X** messages are **posted** â†’ no ordering guarantee relative to memory writes
- **Relaxed Ordering (RO bit)** â€” mostly affects memory ordering, not DLL
- **ECN (Error Containment & Notification)** â€” modern PCIe uses AER + DPC (Downstream Port Containment)
- **Link retraining** (LTSSM â†’ Recovery) â€” triggered by too many errors, FC timeout, etc.
â­ - **Replay buffer size** â€” larger = better tolerance to long round-trip times (important for extended reach / switches)

ğŸ› 8. Quick Debug Commands / Locations (Linux 6.x)

.. code-block:: bash

================================================================================
AER stats (if enabled)
================================================================================

.. contents:: ğŸ“‘ Quick Navigation
   :depth: 2
   :local:



dmesg | grep -i aer
cat /sys/bus/pci/devices/.../aer_stats  # if driver exposes

================================================================================
Link status / width / speed
================================================================================

lspci -vvv -s 01:00.0 | grep LnkSta

================================================================================
ğŸ”´ PCIe error counters (some drivers)
================================================================================

cat /sys/kernel/debug/pci/.../stats

================================================================================
ğŸ› â­ ğŸ› Trace TLPs / DLLPs (hardware analyzer needed â€“ LeCroy, Teledyne, Keysight)
================================================================================

**ğŸŸ¢ ğŸŸ¢ Best deep references**:
- PCIe Base Specification (PCI-SIG) â€“ Chapter 3 (Data Link Layer)
- MindShare PCIe books (very practical)
- Linux kernel: ``drivers/pci/pcie/aer.c``, ``Documentation/PCI/pcieaer-howto.rst``

Use this cheatsheet when debugging link-level issues, replay storms, flow control starvation, or writing low-level PCIe verification code.

================================================================================

**Last updated:** January 2026

================================================================================

**Last updated:** January 2026

================================================================================

**Last updated:** January 2026
