// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Fri Apr 17 11:14:29 2026
// Host        : Sevro running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_trialrun_0_1_sim_netlist.v
// Design      : system_trialrun_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_trialrun_0_1,trialrun,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "trialrun,Vivado 2023.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    dout_data);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_util_ad9361_divclk_0_clk_out, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "analog.com:interface:fifo_wr:1.0 dout_0 DATA [0:0] [0:0], analog.com:interface:fifo_wr:1.0 dout_1 DATA [0:0] [1:1], analog.com:interface:fifo_wr:1.0 dout_10 DATA [0:0] [10:10], analog.com:interface:fifo_wr:1.0 dout_11 DATA [0:0] [11:11], analog.com:interface:fifo_wr:1.0 dout_12 DATA [0:0] [12:12], analog.com:interface:fifo_wr:1.0 dout_13 DATA [0:0] [13:13], analog.com:interface:fifo_wr:1.0 dout_14 DATA [0:0] [14:14], analog.com:interface:fifo_wr:1.0 dout_15 DATA [0:0] [15:15], analog.com:interface:fifo_wr:1.0 dout_2 DATA [0:0] [2:2], analog.com:interface:fifo_wr:1.0 dout_3 DATA [0:0] [3:3], analog.com:interface:fifo_wr:1.0 dout_4 DATA [0:0] [4:4], analog.com:interface:fifo_wr:1.0 dout_5 DATA [0:0] [5:5], analog.com:interface:fifo_wr:1.0 dout_6 DATA [0:0] [6:6], analog.com:interface:fifo_wr:1.0 dout_7 DATA [0:0] [7:7], analog.com:interface:fifo_wr:1.0 dout_8 DATA [0:0] [8:8], analog.com:interface:fifo_wr:1.0 dout_9 DATA [0:0] [9:9]" *) output [15:0]dout_data;

  wire \<const0> ;
  wire \<const1> ;

  assign dout_data[15] = \<const0> ;
  assign dout_data[14] = \<const0> ;
  assign dout_data[13] = \<const0> ;
  assign dout_data[12] = \<const0> ;
  assign dout_data[11] = \<const0> ;
  assign dout_data[10] = \<const0> ;
  assign dout_data[9] = \<const0> ;
  assign dout_data[8] = \<const0> ;
  assign dout_data[7] = \<const0> ;
  assign dout_data[6] = \<const0> ;
  assign dout_data[5] = \<const0> ;
  assign dout_data[4] = \<const0> ;
  assign dout_data[3] = \<const0> ;
  assign dout_data[2] = \<const0> ;
  assign dout_data[1] = \<const0> ;
  assign dout_data[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
