// Seed: 1462398890
module module_0 (
    output wand id_0,
    output supply0 id_1
);
  assign id_0 = 1;
  wire id_3;
  tri0 id_4, id_5, id_6, id_7, id_8 = 1'b0;
  assign module_1.type_2 = 0;
  always @(posedge 1) #1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    output wire id_3,
    output tri id_4,
    output wire id_5,
    output tri id_6
);
  module_0 modCall_1 (
      id_3,
      id_5
  );
  reg id_8;
  always @(*) begin : LABEL_0
    id_8 <= 1;
  end
endmodule
