$comment
	File created using the following command:
		vcd file serial_to_parallel.msim.vcd -direction
$end
$date
	Sat Apr 28 14:28:41 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module serial_to_parallel_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # serial_in $end
$var wire 1 $ parallel_out [11] $end
$var wire 1 % parallel_out [10] $end
$var wire 1 & parallel_out [9] $end
$var wire 1 ' parallel_out [8] $end
$var wire 1 ( parallel_out [7] $end
$var wire 1 ) parallel_out [6] $end
$var wire 1 * parallel_out [5] $end
$var wire 1 + parallel_out [4] $end
$var wire 1 , parallel_out [3] $end
$var wire 1 - parallel_out [2] $end
$var wire 1 . parallel_out [1] $end
$var wire 1 / parallel_out [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 parallel_out[0]~output_o $end
$var wire 1 8 parallel_out[1]~output_o $end
$var wire 1 9 parallel_out[2]~output_o $end
$var wire 1 : parallel_out[3]~output_o $end
$var wire 1 ; parallel_out[4]~output_o $end
$var wire 1 < parallel_out[5]~output_o $end
$var wire 1 = parallel_out[6]~output_o $end
$var wire 1 > parallel_out[7]~output_o $end
$var wire 1 ? parallel_out[8]~output_o $end
$var wire 1 @ parallel_out[9]~output_o $end
$var wire 1 A parallel_out[10]~output_o $end
$var wire 1 B parallel_out[11]~output_o $end
$var wire 1 C clk~input_o $end
$var wire 1 D serial_in~input_o $end
$var wire 1 E reset~input_o $end
$var wire 1 F parallel_out[0]~reg0_q $end
$var wire 1 G parallel_out[1]~reg0_q $end
$var wire 1 H parallel_out[2]~reg0_q $end
$var wire 1 I parallel_out[3]~reg0_q $end
$var wire 1 J parallel_out[4]~reg0_q $end
$var wire 1 K parallel_out[5]~reg0_q $end
$var wire 1 L parallel_out[6]~reg0_q $end
$var wire 1 M parallel_out[7]~reg0_q $end
$var wire 1 N parallel_out[8]~reg0_q $end
$var wire 1 O parallel_out[9]~reg0_q $end
$var wire 1 P parallel_out[10]~reg0_q $end
$var wire 1 Q parallel_out[11]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
x0
01
12
x3
14
15
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
$end
#5000
1!
1C
00
#10000
0!
0C
10
#15000
1!
1C
00
#20000
0!
0C
10
#25000
1!
1C
00
#30000
0!
0C
10
#35000
1!
1C
00
#40000
1#
0!
1D
0C
10
#45000
1!
1C
00
1F
17
1/
#50000
0!
0C
10
#55000
1!
1C
00
1G
18
1.
#60000
0!
0C
10
#65000
1!
1C
00
1H
19
1-
#70000
0!
0C
10
#75000
1!
1C
00
1I
1:
1,
#80000
0#
0!
0D
0C
10
#85000
1!
1C
00
1J
0F
1;
07
1+
0/
#90000
0!
0C
10
#95000
1!
1C
00
1K
0G
1<
08
1*
0.
#100000
0!
0C
10
#105000
1!
1C
00
1L
0H
1=
09
1)
0-
#110000
0!
0C
10
#115000
1!
1C
00
1M
0I
1>
0:
1(
0,
#120000
