
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_funcargs_da8c29b1_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	bf004770 	svclt	0x00004770
   4:	bf004770 	svclt	0x00004770
   8:	bf004770 	svclt	0x00004770
   c:	bf004770 	svclt	0x00004770
  10:	bf004770 	svclt	0x00004770
  14:	bf004770 	svclt	0x00004770
  18:	bf004770 	svclt	0x00004770
  1c:	bf004770 	svclt	0x00004770
  20:	bf004770 	svclt	0x00004770
  24:	bf004770 	svclt	0x00004770
  28:	bf004770 	svclt	0x00004770
  2c:	bf004770 	svclt	0x00004770
  30:	bf004770 	svclt	0x00004770
  34:	bf004770 	svclt	0x00004770
  38:	bf004770 	svclt	0x00004770
  3c:	bf004770 	svclt	0x00004770
  40:	bf004770 	svclt	0x00004770
  44:	bf004770 	svclt	0x00004770
  48:	bf004770 	svclt	0x00004770
  4c:	bf004770 	svclt	0x00004770
  50:	bf004770 	svclt	0x00004770
  54:	bf004770 	svclt	0x00004770
  58:	bf004770 	svclt	0x00004770
  5c:	bf004770 	svclt	0x00004770
  60:	ab02b082 	blge	0xac270
  64:	0003e903 	andeq	lr, r3, r3, lsl #18
  68:	4770b002 	ldrbmi	fp, [r0, -r2]!
  6c:	bf004770 	svclt	0x00004770
  70:	bf004770 	svclt	0x00004770
  74:	bf004770 	svclt	0x00004770
  78:	bf004770 	svclt	0x00004770
  7c:	bf004770 	svclt	0x00004770
  80:	bf004770 	svclt	0x00004770
  84:	bf004770 	svclt	0x00004770
  88:	bf004770 	svclt	0x00004770
  8c:	bf004770 	svclt	0x00004770
  90:	bf004770 	svclt	0x00004770
  94:	bf004770 	svclt	0x00004770
  98:	bf004770 	svclt	0x00004770
  9c:	bf004770 	svclt	0x00004770
  a0:	bf004770 	svclt	0x00004770
  a4:	bf004770 	svclt	0x00004770
  a8:	bf004770 	svclt	0x00004770
  ac:	bf004770 	svclt	0x00004770
  b0:	bf004770 	svclt	0x00004770
  b4:	bf004770 	svclt	0x00004770
  b8:	bf004770 	svclt	0x00004770
  bc:	bf004770 	svclt	0x00004770
  c0:	bf004770 	svclt	0x00004770
  c4:	bf004770 	svclt	0x00004770
  c8:	bf004770 	svclt	0x00004770
  cc:	ab01b088 	blge	0x6c2f4
  d0:	0007e883 	andeq	lr, r7, r3, lsl #17
  d4:	0007e893 	muleq	r7, r3, r8
  d8:	e903ab08 	stmdb	r3, {r3, r8, r9, fp, sp, pc}
  dc:	b0080007 	andlt	r0, r8, r7
  e0:	bf004770 	svclt	0x00004770
  e4:	4ff0e92d 	svcmi	0x00f0e92d
  e8:	b0911e5f 	addslt	r1, r1, pc, asr lr
  ec:	f887fa0f 			; <UNDEFINED> instruction: 0xf887fa0f
  f0:	ac04ad01 	stcge	13, cr10, [r4], {1}
  f4:	e885ae07 	stm	r5, {r0, r1, r2, r9, sl, fp, sp, pc}
  f8:	b9670007 	stmdblt	r7!, {r0, r1, r2}^
  fc:	8004f8ad 	andhi	pc, r4, sp, lsr #17
 100:	7702e9cd 	strvc	lr, [r2, -sp, asr #19]
 104:	0007e895 	muleq	r7, r5, r8
 108:	0007e884 	andeq	lr, r7, r4, lsl #17
 10c:	0007e886 	andeq	lr, r7, r6, lsl #17
 110:	e8bdb011 	pop	{r0, r4, ip, sp, pc}
 114:	f8ad8ff0 			; <UNDEFINED> instruction: 0xf8ad8ff0
 118:	f1a38004 			; <UNDEFINED> instruction: 0xf1a38004
 11c:	e9cd0902 	stmib	sp, {r1, r8, fp}^
 120:	fa0f7702 	blx	0x3ddd30
 124:	e895fa89 	ldm	r5, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
 128:	e8840007 	stm	r4, {r0, r1, r2}
 12c:	f1b90007 			; <UNDEFINED> instruction: 0xf1b90007
 130:	d10c0f00 	tstle	ip, r0, lsl #30
 134:	ab0aae07 	blge	0x2ab958
 138:	a010f8ad 	andsge	pc, r0, sp, lsr #17
 13c:	9905e9cd 	stmdbls	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
 140:	0007e894 	muleq	r7, r4, r8
 144:	0007e886 	andeq	lr, r7, r6, lsl #17
 148:	0007e883 	andeq	lr, r7, r3, lsl #17
 14c:	ae07e7d6 	mcrge	7, 0, lr, cr7, cr6, {6}
 150:	a010f8ad 	andsge	pc, r0, sp, lsr #17
 154:	9905e9cd 	stmdbls	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
 158:	e8943b03 	ldm	r4, {r0, r1, r8, r9, fp, ip, sp}
 15c:	fa0f0007 	blx	0x3c0180
 160:	e886fb83 	stm	r6, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
 164:	b96b0007 	stmdblt	fp!, {r0, r1, r2}^
 168:	0c40f10d 	stfeqp	f7, [r0], {13}
 16c:	3308e9cd 	movwcc	lr, #35277	; 0x89cd
 170:	f8adab0a 			; <UNDEFINED> instruction: 0xf8adab0a
 174:	e896b01c 	ldm	r6, {r2, r3, r4, ip, sp, pc}
 178:	e8830007 	stm	r3, {r0, r1, r2}
 17c:	e90c0007 	stmdb	ip, {r0, r1, r2}
 180:	e7d90007 	ldrb	r0, [r9, r7]
 184:	3308e9cd 	movwcc	lr, #35277	; 0x89cd
 188:	b01cf8ad 	andslt	pc, ip, sp, lsr #17
 18c:	e8969300 	ldm	r6, {r8, r9, ip, pc}
 190:	f7ff0007 			; <UNDEFINED> instruction: 0xf7ff0007
 194:	9b00fffe 	blls	0x40194
 198:	bf00e7e6 	svclt	0x0000e7e6
 19c:	2501b530 	strcs	fp, [r1, #-1328]	; 0xfffffad0
 1a0:	b091462b 	addslt	r4, r1, fp, lsr #12
 1a4:	f8adac07 			; <UNDEFINED> instruction: 0xf8adac07
 1a8:	e9cd501c 	stmib	sp, {r2, r3, r4, ip, lr}^
 1ac:	e8945508 	ldm	r4, {r3, r8, sl, ip, lr}
 1b0:	f7ff0007 			; <UNDEFINED> instruction: 0xf7ff0007
 1b4:	2302fffe 	movwcs	pc, #12286	; 0x2ffe	; <UNPREDICTABLE>
 1b8:	301cf8ad 	andscc	pc, ip, sp, lsr #17
 1bc:	3308e9cd 	movwcc	lr, #35277	; 0x89cd
 1c0:	f8adab0a 			; <UNDEFINED> instruction: 0xf8adab0a
 1c4:	e9cd5028 	stmib	sp, {r3, r5, ip, lr}^
 1c8:	ad10550b 	cfldr32ge	mvfx5, [r0, #-44]	; 0xffffffd4
 1cc:	0007e893 	muleq	r7, r3, r8
 1d0:	0007e905 	andeq	lr, r7, r5, lsl #18
 1d4:	f8ad2203 			; <UNDEFINED> instruction: 0xf8ad2203
 1d8:	e9cd2010 	stmib	sp, {r4, sp}^
 1dc:	22042205 	andcs	r2, r4, #1342177280	; 0x50000000
 1e0:	2004f8ad 	andcs	pc, r4, sp, lsr #17
 1e4:	2202e9cd 	andcs	lr, r2, #3358720	; 0x334000
 1e8:	0007e894 	muleq	r7, r4, r8
 1ec:	0007e883 	andeq	lr, r7, r3, lsl #17
 1f0:	e893ab04 	ldm	r3, {r2, r8, r9, fp, sp, pc}
 1f4:	e8840007 	stm	r4, {r0, r1, r2}
 1f8:	aa010007 	bge	0x4021c
 1fc:	e883ca07 	stm	r3, {r0, r1, r2, r9, fp, lr, pc}
 200:	b0110007 	andslt	r0, r1, r7
 204:	bf00bd30 	svclt	0x0000bd30
 208:	bf004770 	svclt	0x00004770
 20c:	bf004770 	svclt	0x00004770
 210:	bf004770 	svclt	0x00004770
 214:	bf004770 	svclt	0x00004770
 218:	bf004770 	svclt	0x00004770
 21c:	bf004770 	svclt	0x00004770

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	2202b508 	andcs	fp, r2, #8, 10	; 0x2000000
   4:	447b4b03 	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   8:	f7ff601a 			; <UNDEFINED> instruction: 0xf7ff601a
   c:	2000fffe 	strdcs	pc, [r0], -lr
  10:	bf00bd08 	svclt	0x0000bd08
  14:	0000000a 	andeq	r0, r0, sl
