# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VivadoProject.srcs/sources_1/new/TwoComConverter.v" \
"../../../../VivadoProject.srcs/twoComConverter_sim/new/twoComConverter_Tester.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
