Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 17 22:08:56 2024
| Host         : LAPTOP-I606K2C4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock1/tube_clk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[2]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_bmpg_1/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 838 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.649     -431.222                    644                 3101        0.122        0.000                      0                 3101        3.000        0.000                       0                  1332  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock1/clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk        {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk        {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk        {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock1/clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk             -0.059       -0.059                      1                 2672        0.239        0.000                      0                 2672       21.239        0.000                       0                  1156  
  clk_out2_cpuclk             93.861        0.000                      0                  301        0.122        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                         47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -1.649     -431.222                    644                  656        0.317        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock1/clk/inst/clk_in1
  To Clock:  clock1/clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock1/clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock1/clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.059ns,  Total Violation       -0.059ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.059ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.396ns  (logic 4.781ns (23.441%)  route 15.615ns (76.559%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns = ( 25.857 - 21.739 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.006     2.006    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.150     2.156 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.713     2.870    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.298     3.168 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          1.612     4.779    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.233 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.372     8.605    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.800    10.529    decode32_1/douta[7]
    SLICE_X33Y14         MUXF7 (Prop_muxf7_S_O)       0.296    10.825 r  decode32_1/write_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.761    11.587    decode32_1/write_data_reg[3]_i_2_n_1
    SLICE_X36Y14         LUT6 (Prop_lut6_I0_O)        0.298    11.885 r  decode32_1/write_data_reg[3]_i_1/O
                         net (fo=11, routed)          0.842    12.726    Ifetc32_1/Read_data_2[3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I1_O)        0.124    12.850 r  Ifetc32_1/blt_carry_i_14/O
                         net (fo=81, routed)          1.267    14.118    decode32_1/Binput[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.124    14.242 r  decode32_1/r[0][19]_i_12/O
                         net (fo=4, routed)           0.838    15.080    decode32_1/r[0][19]_i_12_n_1
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.204 r  decode32_1/r[0][13]_i_11/O
                         net (fo=2, routed)           0.812    16.016    Ifetc32_1/r_reg[27][27]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.140 r  Ifetc32_1/r[0][13]_i_9/O
                         net (fo=1, routed)           0.000    16.140    executs32_1/r_reg[27][0]_3
    SLICE_X54Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    16.354 r  executs32_1/r_reg[0][13]_i_7/O
                         net (fo=1, routed)           0.587    16.942    executs32_1/r_reg[0][13]_i_7_n_1
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.297    17.239 r  executs32_1/r[0][13]_i_5/O
                         net (fo=4, routed)           1.068    18.306    Ifetc32_1/r_reg[27][31]_0[2]
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.152    18.458 r  Ifetc32_1/r[0][13]_i_6/O
                         net (fo=1, routed)           0.436    18.895    Ifetc32_1/r[0][13]_i_6_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.221 r  Ifetc32_1/r[0][13]_i_4/O
                         net (fo=3, routed)           0.980    20.201    Ifetc32_1/ALU_Result[13]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.325 r  Ifetc32_1/ram_i_5/O
                         net (fo=15, routed)          4.850    25.176    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800    23.539    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100    23.639 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630    24.269    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    24.360 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.497    25.857    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.857    
                         clock uncertainty           -0.175    25.682    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.116    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.116    
                         arrival time                         -25.176    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.277ns  (logic 4.781ns (23.578%)  route 15.496ns (76.422%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.117ns = ( 25.856 - 21.739 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.006     2.006    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.150     2.156 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.713     2.870    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.298     3.168 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          1.612     4.779    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.233 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.372     8.605    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.800    10.529    decode32_1/douta[7]
    SLICE_X33Y14         MUXF7 (Prop_muxf7_S_O)       0.296    10.825 r  decode32_1/write_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.761    11.587    decode32_1/write_data_reg[3]_i_2_n_1
    SLICE_X36Y14         LUT6 (Prop_lut6_I0_O)        0.298    11.885 r  decode32_1/write_data_reg[3]_i_1/O
                         net (fo=11, routed)          0.842    12.726    Ifetc32_1/Read_data_2[3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I1_O)        0.124    12.850 r  Ifetc32_1/blt_carry_i_14/O
                         net (fo=81, routed)          1.267    14.118    decode32_1/Binput[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.124    14.242 r  decode32_1/r[0][19]_i_12/O
                         net (fo=4, routed)           0.838    15.080    decode32_1/r[0][19]_i_12_n_1
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.204 r  decode32_1/r[0][13]_i_11/O
                         net (fo=2, routed)           0.812    16.016    Ifetc32_1/r_reg[27][27]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.140 r  Ifetc32_1/r[0][13]_i_9/O
                         net (fo=1, routed)           0.000    16.140    executs32_1/r_reg[27][0]_3
    SLICE_X54Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    16.354 r  executs32_1/r_reg[0][13]_i_7/O
                         net (fo=1, routed)           0.587    16.942    executs32_1/r_reg[0][13]_i_7_n_1
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.297    17.239 r  executs32_1/r[0][13]_i_5/O
                         net (fo=4, routed)           1.068    18.306    Ifetc32_1/r_reg[27][31]_0[2]
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.152    18.458 r  Ifetc32_1/r[0][13]_i_6/O
                         net (fo=1, routed)           0.436    18.895    Ifetc32_1/r[0][13]_i_6_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.221 r  Ifetc32_1/r[0][13]_i_4/O
                         net (fo=3, routed)           0.980    20.201    Ifetc32_1/ALU_Result[13]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.325 r  Ifetc32_1/ram_i_5/O
                         net (fo=15, routed)          4.731    25.056    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800    23.539    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100    23.639 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630    24.269    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    24.360 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.496    25.856    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.856    
                         clock uncertainty           -0.175    25.681    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.115    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.115    
                         arrival time                         -25.056    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.210ns  (logic 4.781ns (23.657%)  route 15.429ns (76.343%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.114ns = ( 25.853 - 21.739 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.006     2.006    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.150     2.156 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.713     2.870    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.298     3.168 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          1.612     4.779    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.233 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.372     8.605    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.800    10.529    decode32_1/douta[7]
    SLICE_X33Y14         MUXF7 (Prop_muxf7_S_O)       0.296    10.825 r  decode32_1/write_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.761    11.587    decode32_1/write_data_reg[3]_i_2_n_1
    SLICE_X36Y14         LUT6 (Prop_lut6_I0_O)        0.298    11.885 r  decode32_1/write_data_reg[3]_i_1/O
                         net (fo=11, routed)          0.842    12.726    Ifetc32_1/Read_data_2[3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I1_O)        0.124    12.850 r  Ifetc32_1/blt_carry_i_14/O
                         net (fo=81, routed)          1.267    14.118    decode32_1/Binput[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.124    14.242 r  decode32_1/r[0][19]_i_12/O
                         net (fo=4, routed)           0.838    15.080    decode32_1/r[0][19]_i_12_n_1
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.204 r  decode32_1/r[0][13]_i_11/O
                         net (fo=2, routed)           0.812    16.016    Ifetc32_1/r_reg[27][27]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.140 r  Ifetc32_1/r[0][13]_i_9/O
                         net (fo=1, routed)           0.000    16.140    executs32_1/r_reg[27][0]_3
    SLICE_X54Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    16.354 r  executs32_1/r_reg[0][13]_i_7/O
                         net (fo=1, routed)           0.587    16.942    executs32_1/r_reg[0][13]_i_7_n_1
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.297    17.239 r  executs32_1/r[0][13]_i_5/O
                         net (fo=4, routed)           1.068    18.306    Ifetc32_1/r_reg[27][31]_0[2]
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.152    18.458 r  Ifetc32_1/r[0][13]_i_6/O
                         net (fo=1, routed)           0.436    18.895    Ifetc32_1/r[0][13]_i_6_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.221 r  Ifetc32_1/r[0][13]_i_4/O
                         net (fo=3, routed)           0.980    20.201    Ifetc32_1/ALU_Result[13]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.325 r  Ifetc32_1/ram_i_5/O
                         net (fo=15, routed)          4.664    24.989    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800    23.539    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100    23.639 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630    24.269    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    24.360 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.493    25.853    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.853    
                         clock uncertainty           -0.175    25.678    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.112    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -24.989    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.060ns  (logic 4.781ns (23.833%)  route 15.279ns (76.167%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.105ns = ( 25.844 - 21.739 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.006     2.006    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.150     2.156 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.713     2.870    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.298     3.168 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          1.612     4.779    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.233 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.372     8.605    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.800    10.529    decode32_1/douta[7]
    SLICE_X33Y14         MUXF7 (Prop_muxf7_S_O)       0.296    10.825 r  decode32_1/write_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.761    11.587    decode32_1/write_data_reg[3]_i_2_n_1
    SLICE_X36Y14         LUT6 (Prop_lut6_I0_O)        0.298    11.885 r  decode32_1/write_data_reg[3]_i_1/O
                         net (fo=11, routed)          0.842    12.726    Ifetc32_1/Read_data_2[3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I1_O)        0.124    12.850 r  Ifetc32_1/blt_carry_i_14/O
                         net (fo=81, routed)          1.267    14.118    decode32_1/Binput[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.124    14.242 r  decode32_1/r[0][19]_i_12/O
                         net (fo=4, routed)           0.838    15.080    decode32_1/r[0][19]_i_12_n_1
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.204 r  decode32_1/r[0][13]_i_11/O
                         net (fo=2, routed)           0.812    16.016    Ifetc32_1/r_reg[27][27]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.140 r  Ifetc32_1/r[0][13]_i_9/O
                         net (fo=1, routed)           0.000    16.140    executs32_1/r_reg[27][0]_3
    SLICE_X54Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    16.354 r  executs32_1/r_reg[0][13]_i_7/O
                         net (fo=1, routed)           0.587    16.942    executs32_1/r_reg[0][13]_i_7_n_1
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.297    17.239 r  executs32_1/r[0][13]_i_5/O
                         net (fo=4, routed)           1.068    18.306    Ifetc32_1/r_reg[27][31]_0[2]
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.152    18.458 r  Ifetc32_1/r[0][13]_i_6/O
                         net (fo=1, routed)           0.436    18.895    Ifetc32_1/r[0][13]_i_6_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.221 r  Ifetc32_1/r[0][13]_i_4/O
                         net (fo=3, routed)           0.980    20.201    Ifetc32_1/ALU_Result[13]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.325 r  Ifetc32_1/ram_i_5/O
                         net (fo=15, routed)          4.514    24.840    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800    23.539    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100    23.639 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630    24.269    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    24.360 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.484    25.844    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.844    
                         clock uncertainty           -0.175    25.670    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.104    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.104    
                         arrival time                         -24.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.058ns  (logic 4.781ns (23.836%)  route 15.277ns (76.164%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 25.845 - 21.739 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.006     2.006    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.150     2.156 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.713     2.870    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.298     3.168 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          1.612     4.779    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.233 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.372     8.605    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.800    10.529    decode32_1/douta[7]
    SLICE_X33Y14         MUXF7 (Prop_muxf7_S_O)       0.296    10.825 r  decode32_1/write_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.761    11.587    decode32_1/write_data_reg[3]_i_2_n_1
    SLICE_X36Y14         LUT6 (Prop_lut6_I0_O)        0.298    11.885 r  decode32_1/write_data_reg[3]_i_1/O
                         net (fo=11, routed)          0.842    12.726    Ifetc32_1/Read_data_2[3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I1_O)        0.124    12.850 r  Ifetc32_1/blt_carry_i_14/O
                         net (fo=81, routed)          1.267    14.118    decode32_1/Binput[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.124    14.242 r  decode32_1/r[0][19]_i_12/O
                         net (fo=4, routed)           0.838    15.080    decode32_1/r[0][19]_i_12_n_1
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.204 r  decode32_1/r[0][13]_i_11/O
                         net (fo=2, routed)           0.812    16.016    Ifetc32_1/r_reg[27][27]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.140 r  Ifetc32_1/r[0][13]_i_9/O
                         net (fo=1, routed)           0.000    16.140    executs32_1/r_reg[27][0]_3
    SLICE_X54Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    16.354 r  executs32_1/r_reg[0][13]_i_7/O
                         net (fo=1, routed)           0.587    16.942    executs32_1/r_reg[0][13]_i_7_n_1
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.297    17.239 r  executs32_1/r[0][13]_i_5/O
                         net (fo=4, routed)           1.068    18.306    Ifetc32_1/r_reg[27][31]_0[2]
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.152    18.458 r  Ifetc32_1/r[0][13]_i_6/O
                         net (fo=1, routed)           0.436    18.895    Ifetc32_1/r[0][13]_i_6_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.221 r  Ifetc32_1/r[0][13]_i_4/O
                         net (fo=3, routed)           0.980    20.201    Ifetc32_1/ALU_Result[13]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.325 r  Ifetc32_1/ram_i_5/O
                         net (fo=15, routed)          4.512    24.838    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800    23.539    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100    23.639 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630    24.269    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    24.360 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.485    25.845    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.845    
                         clock uncertainty           -0.175    25.671    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.105    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                         -24.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.998ns  (logic 4.781ns (23.907%)  route 15.217ns (76.093%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.114ns = ( 25.853 - 21.739 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.006     2.006    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.150     2.156 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.713     2.870    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.298     3.168 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          1.612     4.779    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.233 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.372     8.605    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.800    10.529    decode32_1/douta[7]
    SLICE_X33Y14         MUXF7 (Prop_muxf7_S_O)       0.296    10.825 r  decode32_1/write_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.761    11.587    decode32_1/write_data_reg[3]_i_2_n_1
    SLICE_X36Y14         LUT6 (Prop_lut6_I0_O)        0.298    11.885 r  decode32_1/write_data_reg[3]_i_1/O
                         net (fo=11, routed)          0.842    12.726    Ifetc32_1/Read_data_2[3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I1_O)        0.124    12.850 r  Ifetc32_1/blt_carry_i_14/O
                         net (fo=81, routed)          1.267    14.118    decode32_1/Binput[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.124    14.242 r  decode32_1/r[0][19]_i_12/O
                         net (fo=4, routed)           0.838    15.080    decode32_1/r[0][19]_i_12_n_1
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.204 r  decode32_1/r[0][13]_i_11/O
                         net (fo=2, routed)           0.812    16.016    Ifetc32_1/r_reg[27][27]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.140 r  Ifetc32_1/r[0][13]_i_9/O
                         net (fo=1, routed)           0.000    16.140    executs32_1/r_reg[27][0]_3
    SLICE_X54Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    16.354 r  executs32_1/r_reg[0][13]_i_7/O
                         net (fo=1, routed)           0.587    16.942    executs32_1/r_reg[0][13]_i_7_n_1
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.297    17.239 r  executs32_1/r[0][13]_i_5/O
                         net (fo=4, routed)           1.068    18.306    Ifetc32_1/r_reg[27][31]_0[2]
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.152    18.458 r  Ifetc32_1/r[0][13]_i_6/O
                         net (fo=1, routed)           0.436    18.895    Ifetc32_1/r[0][13]_i_6_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.221 r  Ifetc32_1/r[0][13]_i_4/O
                         net (fo=3, routed)           0.980    20.201    Ifetc32_1/ALU_Result[13]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.325 r  Ifetc32_1/ram_i_5/O
                         net (fo=15, routed)          4.452    24.778    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800    23.539    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100    23.639 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630    24.269    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    24.360 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.493    25.853    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.853    
                         clock uncertainty           -0.175    25.678    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.112    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -24.778    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.913ns  (logic 4.781ns (24.009%)  route 15.132ns (75.991%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 25.842 - 21.739 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.006     2.006    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.150     2.156 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.713     2.870    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.298     3.168 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          1.612     4.779    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.233 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.372     8.605    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.800    10.529    decode32_1/douta[7]
    SLICE_X33Y14         MUXF7 (Prop_muxf7_S_O)       0.296    10.825 r  decode32_1/write_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.761    11.587    decode32_1/write_data_reg[3]_i_2_n_1
    SLICE_X36Y14         LUT6 (Prop_lut6_I0_O)        0.298    11.885 r  decode32_1/write_data_reg[3]_i_1/O
                         net (fo=11, routed)          0.842    12.726    Ifetc32_1/Read_data_2[3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I1_O)        0.124    12.850 r  Ifetc32_1/blt_carry_i_14/O
                         net (fo=81, routed)          1.267    14.118    decode32_1/Binput[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.124    14.242 r  decode32_1/r[0][19]_i_12/O
                         net (fo=4, routed)           0.838    15.080    decode32_1/r[0][19]_i_12_n_1
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.204 r  decode32_1/r[0][13]_i_11/O
                         net (fo=2, routed)           0.812    16.016    Ifetc32_1/r_reg[27][27]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.140 r  Ifetc32_1/r[0][13]_i_9/O
                         net (fo=1, routed)           0.000    16.140    executs32_1/r_reg[27][0]_3
    SLICE_X54Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    16.354 r  executs32_1/r_reg[0][13]_i_7/O
                         net (fo=1, routed)           0.587    16.942    executs32_1/r_reg[0][13]_i_7_n_1
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.297    17.239 r  executs32_1/r[0][13]_i_5/O
                         net (fo=4, routed)           1.068    18.306    Ifetc32_1/r_reg[27][31]_0[2]
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.152    18.458 r  Ifetc32_1/r[0][13]_i_6/O
                         net (fo=1, routed)           0.436    18.895    Ifetc32_1/r[0][13]_i_6_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.221 r  Ifetc32_1/r[0][13]_i_4/O
                         net (fo=3, routed)           0.980    20.201    Ifetc32_1/ALU_Result[13]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.325 r  Ifetc32_1/ram_i_5/O
                         net (fo=15, routed)          4.367    24.692    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800    23.539    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100    23.639 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630    24.269    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    24.360 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.482    25.842    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.842    
                         clock uncertainty           -0.175    25.668    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    25.102    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.102    
                         arrival time                         -24.692    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.872ns  (logic 4.781ns (24.059%)  route 15.091ns (75.941%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.110ns = ( 25.849 - 21.739 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.006     2.006    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.150     2.156 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.713     2.870    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.298     3.168 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          1.612     4.779    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.233 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.372     8.605    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.800    10.529    decode32_1/douta[7]
    SLICE_X33Y14         MUXF7 (Prop_muxf7_S_O)       0.296    10.825 r  decode32_1/write_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.761    11.587    decode32_1/write_data_reg[3]_i_2_n_1
    SLICE_X36Y14         LUT6 (Prop_lut6_I0_O)        0.298    11.885 r  decode32_1/write_data_reg[3]_i_1/O
                         net (fo=11, routed)          0.842    12.726    Ifetc32_1/Read_data_2[3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I1_O)        0.124    12.850 r  Ifetc32_1/blt_carry_i_14/O
                         net (fo=81, routed)          1.267    14.118    decode32_1/Binput[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.124    14.242 r  decode32_1/r[0][19]_i_12/O
                         net (fo=4, routed)           0.838    15.080    decode32_1/r[0][19]_i_12_n_1
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.204 r  decode32_1/r[0][13]_i_11/O
                         net (fo=2, routed)           0.812    16.016    Ifetc32_1/r_reg[27][27]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.140 r  Ifetc32_1/r[0][13]_i_9/O
                         net (fo=1, routed)           0.000    16.140    executs32_1/r_reg[27][0]_3
    SLICE_X54Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    16.354 r  executs32_1/r_reg[0][13]_i_7/O
                         net (fo=1, routed)           0.587    16.942    executs32_1/r_reg[0][13]_i_7_n_1
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.297    17.239 r  executs32_1/r[0][13]_i_5/O
                         net (fo=4, routed)           1.068    18.306    Ifetc32_1/r_reg[27][31]_0[2]
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.152    18.458 r  Ifetc32_1/r[0][13]_i_6/O
                         net (fo=1, routed)           0.436    18.895    Ifetc32_1/r[0][13]_i_6_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.221 r  Ifetc32_1/r[0][13]_i_4/O
                         net (fo=3, routed)           0.980    20.201    Ifetc32_1/ALU_Result[13]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.325 r  Ifetc32_1/ram_i_5/O
                         net (fo=15, routed)          4.326    24.651    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800    23.539    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100    23.639 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630    24.269    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    24.360 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.489    25.849    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.849    
                         clock uncertainty           -0.175    25.674    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.108    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.108    
                         arrival time                         -24.651    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.864ns  (logic 4.781ns (24.068%)  route 15.083ns (75.932%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.108ns = ( 25.847 - 21.739 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.006     2.006    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.150     2.156 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.713     2.870    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.298     3.168 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          1.612     4.779    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.233 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.372     8.605    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.800    10.529    decode32_1/douta[7]
    SLICE_X33Y14         MUXF7 (Prop_muxf7_S_O)       0.296    10.825 r  decode32_1/write_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.761    11.587    decode32_1/write_data_reg[3]_i_2_n_1
    SLICE_X36Y14         LUT6 (Prop_lut6_I0_O)        0.298    11.885 r  decode32_1/write_data_reg[3]_i_1/O
                         net (fo=11, routed)          0.842    12.726    Ifetc32_1/Read_data_2[3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I1_O)        0.124    12.850 r  Ifetc32_1/blt_carry_i_14/O
                         net (fo=81, routed)          1.267    14.118    decode32_1/Binput[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.124    14.242 r  decode32_1/r[0][19]_i_12/O
                         net (fo=4, routed)           0.838    15.080    decode32_1/r[0][19]_i_12_n_1
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.204 r  decode32_1/r[0][13]_i_11/O
                         net (fo=2, routed)           0.812    16.016    Ifetc32_1/r_reg[27][27]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.140 r  Ifetc32_1/r[0][13]_i_9/O
                         net (fo=1, routed)           0.000    16.140    executs32_1/r_reg[27][0]_3
    SLICE_X54Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    16.354 r  executs32_1/r_reg[0][13]_i_7/O
                         net (fo=1, routed)           0.587    16.942    executs32_1/r_reg[0][13]_i_7_n_1
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.297    17.239 r  executs32_1/r[0][13]_i_5/O
                         net (fo=4, routed)           1.068    18.306    Ifetc32_1/r_reg[27][31]_0[2]
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.152    18.458 r  Ifetc32_1/r[0][13]_i_6/O
                         net (fo=1, routed)           0.436    18.895    Ifetc32_1/r[0][13]_i_6_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.221 r  Ifetc32_1/r[0][13]_i_4/O
                         net (fo=3, routed)           0.980    20.201    Ifetc32_1/ALU_Result[13]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.325 r  Ifetc32_1/ram_i_5/O
                         net (fo=15, routed)          4.319    24.644    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800    23.539    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100    23.639 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630    24.269    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    24.360 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.487    25.847    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.847    
                         clock uncertainty           -0.175    25.672    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.106    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.106    
                         arrival time                         -24.644    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.843ns  (logic 4.781ns (24.094%)  route 15.062ns (75.906%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.107ns = ( 25.846 - 21.739 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.006     2.006    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.150     2.156 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.713     2.870    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.298     3.168 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          1.612     4.779    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.233 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.372     8.605    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         1.800    10.529    decode32_1/douta[7]
    SLICE_X33Y14         MUXF7 (Prop_muxf7_S_O)       0.296    10.825 r  decode32_1/write_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.761    11.587    decode32_1/write_data_reg[3]_i_2_n_1
    SLICE_X36Y14         LUT6 (Prop_lut6_I0_O)        0.298    11.885 r  decode32_1/write_data_reg[3]_i_1/O
                         net (fo=11, routed)          0.842    12.726    Ifetc32_1/Read_data_2[3]
    SLICE_X46Y18         LUT3 (Prop_lut3_I1_O)        0.124    12.850 r  Ifetc32_1/blt_carry_i_14/O
                         net (fo=81, routed)          1.267    14.118    decode32_1/Binput[2]
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.124    14.242 r  decode32_1/r[0][19]_i_12/O
                         net (fo=4, routed)           0.838    15.080    decode32_1/r[0][19]_i_12_n_1
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.204 r  decode32_1/r[0][13]_i_11/O
                         net (fo=2, routed)           0.812    16.016    Ifetc32_1/r_reg[27][27]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.140 r  Ifetc32_1/r[0][13]_i_9/O
                         net (fo=1, routed)           0.000    16.140    executs32_1/r_reg[27][0]_3
    SLICE_X54Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    16.354 r  executs32_1/r_reg[0][13]_i_7/O
                         net (fo=1, routed)           0.587    16.942    executs32_1/r_reg[0][13]_i_7_n_1
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.297    17.239 r  executs32_1/r[0][13]_i_5/O
                         net (fo=4, routed)           1.068    18.306    Ifetc32_1/r_reg[27][31]_0[2]
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.152    18.458 r  Ifetc32_1/r[0][13]_i_6/O
                         net (fo=1, routed)           0.436    18.895    Ifetc32_1/r[0][13]_i_6_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.221 r  Ifetc32_1/r[0][13]_i_4/O
                         net (fo=3, routed)           0.980    20.201    Ifetc32_1/ALU_Result[13]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124    20.325 r  Ifetc32_1/ram_i_5/O
                         net (fo=15, routed)          4.297    24.622    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800    23.539    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100    23.639 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630    24.269    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    24.360 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.486    25.846    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    25.846    
                         clock uncertainty           -0.175    25.671    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.105    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                         -24.622    
  -------------------------------------------------------------------
                         slack                                  0.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.364ns  (logic 0.257ns (70.545%)  route 0.107ns (29.455%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 22.559 - 21.739 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 22.292 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.553    22.292    Ifetc32_1/CLK
    SLICE_X41Y27         FDRE                                         r  Ifetc32_1/PC_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.146    22.438 r  Ifetc32_1/PC_reg[27]/Q
                         net (fo=3, routed)           0.107    22.545    Ifetc32_1/Q[27]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    22.656 r  Ifetc32_1/Next_PC0_carry__5/O[2]
                         net (fo=2, routed)           0.000    22.656    Ifetc32_1/Next_PC0_carry__5_n_6
    SLICE_X43Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.820    22.559    Ifetc32_1/CLK
    SLICE_X43Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.308    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.109    22.417    Ifetc32_1/link_addr_reg[27]
  -------------------------------------------------------------------
                         required time                        -22.417    
                         arrival time                          22.656    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.391ns  (logic 0.256ns (65.546%)  route 0.135ns (34.454%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.554    22.293    Ifetc32_1/CLK
    SLICE_X44Y28         FDRE                                         r  Ifetc32_1/PC_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.146    22.439 r  Ifetc32_1/PC_reg[30]/Q
                         net (fo=3, routed)           0.135    22.573    Ifetc32_1/Q[30]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    22.683 r  Ifetc32_1/Next_PC0_carry__6/O[1]
                         net (fo=2, routed)           0.000    22.683    Ifetc32_1/Next_PC0_carry__6_n_7
    SLICE_X43Y28         FDRE                                         r  Ifetc32_1/link_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.821    22.560    Ifetc32_1/CLK
    SLICE_X43Y28         FDRE                                         r  Ifetc32_1/link_addr_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.329    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.109    22.438    Ifetc32_1/link_addr_reg[30]
  -------------------------------------------------------------------
                         required time                        -22.438    
                         arrival time                          22.683    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.393ns  (logic 0.257ns (65.385%)  route 0.136ns (34.615%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 22.557 - 21.739 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 22.291 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.552    22.291    Ifetc32_1/CLK
    SLICE_X45Y23         FDRE                                         r  Ifetc32_1/PC_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.146    22.437 r  Ifetc32_1/PC_reg[11]/Q
                         net (fo=4, routed)           0.136    22.573    Ifetc32_1/Q[11]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    22.684 r  Ifetc32_1/Next_PC0_carry__1/O[2]
                         net (fo=2, routed)           0.000    22.684    Ifetc32_1/Next_PC0_carry__1_n_6
    SLICE_X43Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.818    22.557    Ifetc32_1/CLK
    SLICE_X43Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.326    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.109    22.435    Ifetc32_1/link_addr_reg[11]
  -------------------------------------------------------------------
                         required time                        -22.435    
                         arrival time                          22.684    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.357ns  (logic 0.146ns (40.953%)  route 0.211ns (59.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 22.559 - 21.739 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 22.292 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.553    22.292    Ifetc32_1/CLK
    SLICE_X41Y22         FDRE                                         r  Ifetc32_1/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.146    22.438 r  Ifetc32_1/PC_reg[0]/Q
                         net (fo=4, routed)           0.211    22.648    Ifetc32_1/Q[0]
    SLICE_X42Y22         FDRE                                         r  Ifetc32_1/link_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.820    22.559    Ifetc32_1/CLK
    SLICE_X42Y22         FDRE                                         r  Ifetc32_1/link_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.308    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.091    22.399    Ifetc32_1/link_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.399    
                         arrival time                          22.648    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.399ns  (logic 0.261ns (65.460%)  route 0.138ns (34.540%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 22.559 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.554    22.293    Ifetc32_1/CLK
    SLICE_X44Y27         FDRE                                         r  Ifetc32_1/PC_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.146    22.439 r  Ifetc32_1/PC_reg[25]/Q
                         net (fo=3, routed)           0.138    22.576    Ifetc32_1/Q[25]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    22.691 r  Ifetc32_1/Next_PC0_carry__5/O[0]
                         net (fo=2, routed)           0.000    22.691    Ifetc32_1/Next_PC0_carry__5_n_8
    SLICE_X43Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.820    22.559    Ifetc32_1/CLK
    SLICE_X43Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.328    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.109    22.437    Ifetc32_1/link_addr_reg[25]
  -------------------------------------------------------------------
                         required time                        -22.437    
                         arrival time                          22.691    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.382ns  (logic 0.254ns (66.526%)  route 0.128ns (33.474%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 22.559 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.551    22.290    Ifetc32_1/CLK
    SLICE_X41Y23         FDRE                                         r  Ifetc32_1/PC_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.146    22.436 r  Ifetc32_1/PC_reg[8]/Q
                         net (fo=4, routed)           0.128    22.564    Ifetc32_1/Q[8]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    22.672 r  Ifetc32_1/Next_PC0_carry__0/O[3]
                         net (fo=2, routed)           0.000    22.672    Ifetc32_1/Next_PC0_carry__0_n_5
    SLICE_X43Y22         FDRE                                         r  Ifetc32_1/link_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.820    22.559    Ifetc32_1/CLK
    SLICE_X43Y22         FDRE                                         r  Ifetc32_1/link_addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.308    
    SLICE_X43Y22         FDRE (Hold_fdre_C_D)         0.109    22.417    Ifetc32_1/link_addr_reg[8]
  -------------------------------------------------------------------
                         required time                        -22.417    
                         arrival time                          22.672    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.391ns  (logic 0.261ns (66.764%)  route 0.130ns (33.236%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 22.557 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.551    22.290    Ifetc32_1/CLK
    SLICE_X40Y23         FDRE                                         r  Ifetc32_1/PC_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.146    22.436 r  Ifetc32_1/PC_reg[9]/Q
                         net (fo=4, routed)           0.130    22.566    Ifetc32_1/Q[9]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    22.681 r  Ifetc32_1/Next_PC0_carry__1/O[0]
                         net (fo=2, routed)           0.000    22.681    Ifetc32_1/Next_PC0_carry__1_n_8
    SLICE_X43Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.818    22.557    Ifetc32_1/CLK
    SLICE_X43Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.306    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.109    22.415    Ifetc32_1/link_addr_reg[9]
  -------------------------------------------------------------------
                         required time                        -22.415    
                         arrival time                          22.681    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.397ns  (logic 0.290ns (72.991%)  route 0.107ns (27.009%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 22.559 - 21.739 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 22.292 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.553    22.292    Ifetc32_1/CLK
    SLICE_X41Y27         FDRE                                         r  Ifetc32_1/PC_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.146    22.438 r  Ifetc32_1/PC_reg[27]/Q
                         net (fo=3, routed)           0.107    22.545    Ifetc32_1/Q[27]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    22.689 r  Ifetc32_1/Next_PC0_carry__5/O[3]
                         net (fo=2, routed)           0.000    22.689    Ifetc32_1/Next_PC0_carry__5_n_5
    SLICE_X43Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.820    22.559    Ifetc32_1/CLK
    SLICE_X43Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.308    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.109    22.417    Ifetc32_1/link_addr_reg[28]
  -------------------------------------------------------------------
                         required time                        -22.417    
                         arrival time                          22.689    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.634%)  route 0.166ns (39.366%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.554    22.293    Ifetc32_1/CLK
    SLICE_X44Y21         FDRE                                         r  Ifetc32_1/PC_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.146    22.439 f  Ifetc32_1/PC_reg[2]/Q
                         net (fo=5, routed)           0.166    22.605    Ifetc32_1/Q[2]
    SLICE_X43Y21         LUT1 (Prop_lut1_I0_O)        0.045    22.650 r  Ifetc32_1/Next_PC0_carry_i_1/O
                         net (fo=1, routed)           0.000    22.650    Ifetc32_1/Next_PC0_carry_i_1_n_1
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    22.715 r  Ifetc32_1/Next_PC0_carry/O[1]
                         net (fo=2, routed)           0.000    22.715    Ifetc32_1/Next_PC0_carry_n_7
    SLICE_X43Y21         FDRE                                         r  Ifetc32_1/link_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.821    22.560    Ifetc32_1/CLK
    SLICE_X43Y21         FDRE                                         r  Ifetc32_1/link_addr_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.329    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.109    22.438    Ifetc32_1/link_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        -22.438    
                         arrival time                          22.715    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.426ns  (logic 0.290ns (68.066%)  route 0.136ns (31.934%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 22.557 - 21.739 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 22.291 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.552    22.291    Ifetc32_1/CLK
    SLICE_X45Y23         FDRE                                         r  Ifetc32_1/PC_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.146    22.437 r  Ifetc32_1/PC_reg[11]/Q
                         net (fo=4, routed)           0.136    22.573    Ifetc32_1/Q[11]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    22.717 r  Ifetc32_1/Next_PC0_carry__1/O[3]
                         net (fo=2, routed)           0.000    22.717    Ifetc32_1/Next_PC0_carry__1_n_5
    SLICE_X43Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.818    22.557    Ifetc32_1/CLK
    SLICE_X43Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.326    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.109    22.435    Ifetc32_1/link_addr_reg[12]
  -------------------------------------------------------------------
                         required time                        -22.435    
                         arrival time                          22.717    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y0      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y0      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y3      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y3      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y0      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y0      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y8      dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y8      dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y11     Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X53Y15     decode32_1/r_reg[31][26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X39Y16     decode32_1/r_reg[31][27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X39Y16     decode32_1/r_reg[31][28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X33Y14     decode32_1/r_reg[31][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X33Y14     decode32_1/r_reg[31][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X55Y5      decode32_1/r_reg[31][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X55Y5      decode32_1/r_reg[31][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X46Y12     decode32_1/r_reg[31][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y9      decode32_1/r_reg[31][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y38     dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y19     decode32_1/r_reg[31][30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y19     decode32_1/r_reg[31][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X42Y22     Ifetc32_1/link_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X38Y19     decode32_1/r_reg[3][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X43Y27     Ifetc32_1/link_addr_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y19     decode32_1/r_reg[4][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X43Y27     Ifetc32_1/link_addr_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X43Y27     Ifetc32_1/link_addr_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X43Y27     Ifetc32_1/link_addr_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       93.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.861ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 1.145ns (19.927%)  route 4.601ns (80.073%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552     1.552    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.478     2.030 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.046     3.077    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.295     3.372 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.962     4.333    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.457 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.828     5.285    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.409 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.966     6.375    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.499 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.799     7.299    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X34Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.095   101.527    
                         clock uncertainty           -0.199   101.329    
    SLICE_X34Y28         FDRE (Setup_fdre_C_CE)      -0.169   101.160    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        101.160    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                 93.861    

Slack (MET) :             94.014ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.145ns (20.605%)  route 4.412ns (79.395%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552     1.552    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.478     2.030 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.046     3.077    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.295     3.372 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.962     4.333    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.457 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.828     5.285    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.409 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.966     6.375    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.499 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.610     7.109    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.095   101.527    
                         clock uncertainty           -0.199   101.329    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205   101.124    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        101.124    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 94.014    

Slack (MET) :             94.017ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 1.145ns (20.674%)  route 4.393ns (79.326%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 101.431 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552     1.552    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.478     2.030 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.046     3.077    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.295     3.372 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.962     4.333    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.457 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.828     5.285    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.409 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.966     6.375    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.499 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.591     7.091    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X32Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431   101.431    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.080   101.511    
                         clock uncertainty           -0.199   101.313    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.205   101.108    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.108    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                 94.017    

Slack (MET) :             94.017ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 1.145ns (20.674%)  route 4.393ns (79.326%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 101.431 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552     1.552    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.478     2.030 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.046     3.077    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.295     3.372 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.962     4.333    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.457 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.828     5.285    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.409 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.966     6.375    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.499 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.591     7.091    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X33Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431   101.431    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.080   101.511    
                         clock uncertainty           -0.199   101.313    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205   101.108    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                        101.108    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                 94.017    

Slack (MET) :             94.017ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 1.145ns (20.674%)  route 4.393ns (79.326%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 101.431 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552     1.552    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.478     2.030 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.046     3.077    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.295     3.372 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.962     4.333    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.457 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.828     5.285    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.409 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.966     6.375    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.499 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.591     7.091    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X32Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431   101.431    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.080   101.511    
                         clock uncertainty           -0.199   101.313    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.205   101.108    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.108    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                 94.017    

Slack (MET) :             94.017ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 1.145ns (20.674%)  route 4.393ns (79.326%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 101.431 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552     1.552    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.478     2.030 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.046     3.077    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.295     3.372 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.962     4.333    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.457 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.828     5.285    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.409 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.966     6.375    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.499 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.591     7.091    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X33Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431   101.431    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.080   101.511    
                         clock uncertainty           -0.199   101.313    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205   101.108    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                        101.108    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                 94.017    

Slack (MET) :             94.031ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 1.145ns (20.720%)  route 4.381ns (79.280%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552     1.552    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.478     2.030 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.046     3.077    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.295     3.372 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.962     4.333    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.457 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.828     5.285    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.409 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.966     6.375    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.499 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.579     7.078    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X33Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.080   101.513    
                         clock uncertainty           -0.199   101.315    
    SLICE_X33Y28         FDRE (Setup_fdre_C_CE)      -0.205   101.110    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                        101.110    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                 94.031    

Slack (MET) :             94.261ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 1.145ns (21.913%)  route 4.080ns (78.087%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 101.434 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552     1.552    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.478     2.030 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.046     3.077    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.295     3.372 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.962     4.333    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.457 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.828     5.285    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.409 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.741     6.150    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X33Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.274 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.503     6.778    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   101.434    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.008   101.442    
                         clock uncertainty           -0.199   101.244    
    SLICE_X36Y29         FDCE (Setup_fdce_C_CE)      -0.205   101.039    uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                        101.039    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 94.261    

Slack (MET) :             94.261ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 1.145ns (21.913%)  route 4.080ns (78.087%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 101.434 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552     1.552    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.478     2.030 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.046     3.077    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.295     3.372 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.962     4.333    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.457 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.828     5.285    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.409 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.741     6.150    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X33Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.274 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.503     6.778    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   101.434    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y29         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.008   101.442    
                         clock uncertainty           -0.199   101.244    
    SLICE_X36Y29         FDCE (Setup_fdce_C_CE)      -0.205   101.039    uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        101.039    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 94.261    

Slack (MET) :             94.412ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.145ns (21.935%)  route 4.075ns (78.065%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.552     1.552    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.478     2.030 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.046     3.077    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.295     3.372 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.962     4.333    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.457 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.828     5.285    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.409 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.741     6.150    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X33Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.274 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.498     6.772    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.119   101.552    
                         clock uncertainty           -0.199   101.354    
    SLICE_X34Y30         FDCE (Setup_fdce_C_CE)      -0.169   101.185    uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        101.185    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                 94.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552     0.552    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y22         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.748    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X35Y22         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818     0.818    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y22         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.266     0.552    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.075     0.627    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.227%)  route 0.124ns (46.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552     0.552    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y21         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.124     0.817    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X34Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819     0.819    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.254     0.565    
    SLICE_X34Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.682    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.453%)  route 0.133ns (48.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552     0.552    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y21         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.133     0.826    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X34Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819     0.819    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.254     0.565    
    SLICE_X34Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.680    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.908%)  route 0.111ns (37.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y20         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/Q
                         net (fo=11, routed)          0.111     0.805    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/start_Edge_Detected
    SLICE_X34Y20         LUT5 (Prop_lut5_I0_O)        0.048     0.853 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/running_i_1/O
                         net (fo=1, routed)           0.000     0.853    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I_n_12
    SLICE_X34Y20         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X34Y20         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/C
                         clock pessimism             -0.254     0.566    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.133     0.699    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X32Y21         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDSE (Prop_fdse_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/Q
                         net (fo=14, routed)          0.076     0.770    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[0]
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.815 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.815    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[3]
    SLICE_X33Y21         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X33Y21         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X33Y21         FDSE (Hold_fdse_C_D)         0.092     0.658    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552     0.552    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y21         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.139     0.832    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X34Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819     0.819    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.254     0.565    
    SLICE_X34Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.673    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.135%)  route 0.311ns (70.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y20         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/Q
                         net (fo=2, routed)           0.311     0.992    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7
    SLICE_X36Y20         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X36Y20         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/C
                         clock pessimism             -0.005     0.816    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.017     0.833    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552     0.552    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X35Y21         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.132     0.825    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X34Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819     0.819    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y21         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.254     0.565    
    SLICE_X34Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.659    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.806%)  route 0.136ns (42.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551     0.551    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X31Y23         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/Q
                         net (fo=12, routed)          0.136     0.827    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.872 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[4]_i_1/O
                         net (fo=1, routed)           0.000     0.872    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[3]
    SLICE_X34Y23         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816     0.816    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y23         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.234     0.582    
    SLICE_X34Y23         FDRE (Hold_fdre_C_D)         0.121     0.703    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.806%)  route 0.167ns (54.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.167     0.860    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X34Y25         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.815     0.815    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y25         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.234     0.581    
    SLICE_X34Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.689    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X32Y29     uart_bmpg_1/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y29     uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y29     uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y20     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y20     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y20     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y21     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y20     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y9    clock1/clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          644  Failing Endpoints,  Worst Slack       -1.649ns,  Total Violation     -431.222ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.649ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.583ns  (logic 0.580ns (7.649%)  route 7.003ns (92.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.110ns = ( 808.458 - 804.348 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 801.554 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   800.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   801.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   798.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   799.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   800.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554   801.554    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456   802.010 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.740   804.750    Ifetc32_1/upg_done_o
    SLICE_X47Y26         LUT4 (Prop_lut4_I3_O)        0.124   804.874 r  Ifetc32_1/ram_i_6/O
                         net (fo=15, routed)          4.263   809.137    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   804.348 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   805.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   802.676 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   804.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   804.348 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800   806.148    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   806.248 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630   806.878    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   806.969 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.489   808.458    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   808.372    
                         clock uncertainty           -0.319   808.054    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   807.488    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        807.488    
                         arrival time                        -809.137    
  -------------------------------------------------------------------
                         slack                                 -1.649    

Slack (VIOLATED) :        -1.642ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.583ns  (logic 0.580ns (7.649%)  route 7.003ns (92.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.117ns = ( 808.465 - 804.348 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 801.554 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   800.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   801.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   798.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   799.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   800.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554   801.554    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456   802.010 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.740   804.750    Ifetc32_1/upg_done_o
    SLICE_X47Y26         LUT4 (Prop_lut4_I3_O)        0.124   804.874 r  Ifetc32_1/ram_i_6/O
                         net (fo=15, routed)          4.263   809.137    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   804.348 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   805.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   802.676 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   804.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   804.348 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800   806.148    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   806.248 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630   806.878    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   806.969 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.496   808.465    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   808.379    
                         clock uncertainty           -0.319   808.060    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   807.495    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        807.495    
                         arrival time                        -809.137    
  -------------------------------------------------------------------
                         slack                                 -1.642    

Slack (VIOLATED) :        -1.620ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.555ns  (logic 0.580ns (7.677%)  route 6.975ns (92.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 808.460 - 804.348 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 801.554 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   800.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   801.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   798.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   799.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   800.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554   801.554    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456   802.010 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.740   804.750    Ifetc32_1/upg_done_o
    SLICE_X47Y26         LUT4 (Prop_lut4_I3_O)        0.124   804.874 r  Ifetc32_1/ram_i_6/O
                         net (fo=15, routed)          4.235   809.110    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   804.348 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   805.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   802.676 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   804.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   804.348 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800   806.148    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   806.248 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630   806.878    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   806.969 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.491   808.460    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   808.374    
                         clock uncertainty           -0.319   808.056    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   807.490    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        807.490    
                         arrival time                        -809.110    
  -------------------------------------------------------------------
                         slack                                 -1.620    

Slack (VIOLATED) :        -1.599ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.528ns  (logic 0.580ns (7.705%)  route 6.948ns (92.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.105ns = ( 808.453 - 804.348 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 801.554 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   800.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   801.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   798.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   799.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   800.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554   801.554    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456   802.010 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.740   804.750    Ifetc32_1/upg_done_o
    SLICE_X47Y26         LUT4 (Prop_lut4_I3_O)        0.124   804.874 r  Ifetc32_1/ram_i_6/O
                         net (fo=15, routed)          4.207   809.082    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y5          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   804.348 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   805.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   802.676 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   804.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   804.348 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800   806.148    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   806.248 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630   806.878    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   806.969 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.484   808.453    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   808.367    
                         clock uncertainty           -0.319   808.049    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   807.483    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        807.483    
                         arrival time                        -809.082    
  -------------------------------------------------------------------
                         slack                                 -1.599    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.524ns  (logic 0.580ns (7.709%)  route 6.944ns (92.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.105ns = ( 808.453 - 804.348 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 801.554 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   800.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   801.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   798.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   799.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   800.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554   801.554    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456   802.010 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.740   804.750    Ifetc32_1/upg_done_o
    SLICE_X47Y26         LUT4 (Prop_lut4_I3_O)        0.124   804.874 r  Ifetc32_1/ram_i_6/O
                         net (fo=15, routed)          4.204   809.078    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   804.348 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   805.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   802.676 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   804.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   804.348 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800   806.148    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   806.248 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630   806.878    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   806.969 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.484   808.453    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   808.368    
                         clock uncertainty           -0.319   808.049    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   807.483    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        807.483    
                         arrival time                        -809.078    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.594ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.525ns  (logic 0.580ns (7.708%)  route 6.945ns (92.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.108ns = ( 808.456 - 804.348 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 801.554 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   800.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   801.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   798.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   799.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   800.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554   801.554    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456   802.010 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.740   804.750    Ifetc32_1/upg_done_o
    SLICE_X47Y26         LUT4 (Prop_lut4_I3_O)        0.124   804.874 r  Ifetc32_1/ram_i_6/O
                         net (fo=15, routed)          4.205   809.079    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   804.348 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   805.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   802.676 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   804.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   804.348 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800   806.148    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   806.248 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630   806.878    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   806.969 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.487   808.456    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   808.370    
                         clock uncertainty           -0.319   808.052    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   807.486    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        807.486    
                         arrival time                        -809.079    
  -------------------------------------------------------------------
                         slack                                 -1.594    

Slack (VIOLATED) :        -1.589ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.518ns  (logic 0.580ns (7.715%)  route 6.938ns (92.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 808.454 - 804.348 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 801.554 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   800.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   801.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   798.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   799.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   800.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554   801.554    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456   802.010 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.740   804.750    Ifetc32_1/upg_done_o
    SLICE_X47Y26         LUT4 (Prop_lut4_I3_O)        0.124   804.874 r  Ifetc32_1/ram_i_6/O
                         net (fo=15, routed)          4.198   809.073    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   804.348 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   805.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   802.676 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   804.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   804.348 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800   806.148    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   806.248 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630   806.878    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   806.969 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.485   808.454    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   808.369    
                         clock uncertainty           -0.319   808.050    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   807.484    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        807.484    
                         arrival time                        -809.073    
  -------------------------------------------------------------------
                         slack                                 -1.589    

Slack (VIOLATED) :        -1.534ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.475ns  (logic 0.580ns (7.759%)  route 6.895ns (92.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns = ( 808.466 - 804.348 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 801.554 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   800.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   801.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   798.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   799.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   800.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554   801.554    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456   802.010 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.740   804.750    Ifetc32_1/upg_done_o
    SLICE_X47Y26         LUT4 (Prop_lut4_I3_O)        0.124   804.874 r  Ifetc32_1/ram_i_6/O
                         net (fo=15, routed)          4.155   809.030    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   804.348 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   805.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   802.676 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   804.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   804.348 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800   806.148    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   806.248 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630   806.878    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   806.969 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.497   808.466    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   808.380    
                         clock uncertainty           -0.319   808.062    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   807.496    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        807.496    
                         arrival time                        -809.030    
  -------------------------------------------------------------------
                         slack                                 -1.534    

Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.440ns  (logic 0.580ns (7.796%)  route 6.860ns (92.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 808.452 - 804.348 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 801.554 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   800.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   801.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   798.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   799.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   800.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554   801.554    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456   802.010 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.740   804.750    Ifetc32_1/upg_done_o
    SLICE_X47Y26         LUT4 (Prop_lut4_I3_O)        0.124   804.874 r  Ifetc32_1/ram_i_6/O
                         net (fo=15, routed)          4.120   808.994    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   804.348 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   805.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   802.676 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   804.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   804.348 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800   806.148    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   806.248 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630   806.878    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   806.969 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.483   808.452    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   808.367    
                         clock uncertainty           -0.319   808.048    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   807.482    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        807.482    
                         arrival time                        -808.994    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (VIOLATED) :        -1.426ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.367ns  (logic 0.580ns (7.873%)  route 6.787ns (92.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns = ( 808.466 - 804.348 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 801.554 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   800.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   801.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   798.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   799.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   800.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554   801.554    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.456   802.010 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.936   803.947    Ifetc32_1/upg_done_o
    SLICE_X46Y27         LUT4 (Prop_lut4_I3_O)        0.124   804.071 r  Ifetc32_1/ram_i_5/O
                         net (fo=15, routed)          4.850   808.921    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   804.348 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   805.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   802.676 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   804.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   804.348 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.800   806.148    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   806.248 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.630   806.878    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   806.969 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.497   808.466    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   808.380    
                         clock uncertainty           -0.319   808.062    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   807.496    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        807.496    
                         arrival time                        -808.921    
  -------------------------------------------------------------------
                         slack                                 -1.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.585ns  (logic 0.186ns (7.195%)  route 2.399ns (92.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 502.274 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555   500.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141   500.696 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.750   501.445    Ifetc32_1/upg_done_o
    SLICE_X49Y27         LUT4 (Prop_lut4_I3_O)        0.045   501.490 r  Ifetc32_1/ram_i_13/O
                         net (fo=15, routed)          1.649   503.140    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.010   501.010    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056   501.066 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.308   501.374    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029   501.403 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.871   502.274    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.321    
                         clock uncertainty            0.319   502.640    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   502.823    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.823    
                         arrival time                         503.140    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.189ns (7.197%)  route 2.437ns (92.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.670     1.366    Ifetc32_1/upg_done_o
    SLICE_X46Y26         LUT4 (Prop_lut4_I2_O)        0.048     1.414 r  Ifetc32_1/instmem_i_9/O
                         net (fo=15, routed)          1.767     3.181    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.010     1.010    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.057     1.067 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.311     1.379    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107     1.486 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          0.866     2.352    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.399    
                         clock uncertainty            0.319     2.717    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.117     2.834    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.623ns  (logic 0.186ns (7.091%)  route 2.437ns (92.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 502.281 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555   500.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141   500.696 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.750   501.445    Ifetc32_1/upg_done_o
    SLICE_X49Y27         LUT4 (Prop_lut4_I3_O)        0.045   501.490 r  Ifetc32_1/ram_i_13/O
                         net (fo=15, routed)          1.687   503.178    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.010   501.010    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056   501.066 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.308   501.374    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029   501.403 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.878   502.281    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.328    
                         clock uncertainty            0.319   502.647    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   502.830    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.830    
                         arrival time                         503.178    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.635ns  (logic 0.186ns (7.059%)  route 2.449ns (92.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 502.283 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555   500.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141   500.696 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.750   501.445    Ifetc32_1/upg_done_o
    SLICE_X49Y27         LUT4 (Prop_lut4_I3_O)        0.045   501.490 r  Ifetc32_1/ram_i_13/O
                         net (fo=15, routed)          1.699   503.190    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.010   501.010    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056   501.066 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.308   501.374    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029   501.403 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.880   502.283    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.330    
                         clock uncertainty            0.319   502.649    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   502.832    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.832    
                         arrival time                         503.190    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.633ns  (logic 0.186ns (7.064%)  route 2.447ns (92.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 502.280 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555   500.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141   500.696 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.750   501.445    Ifetc32_1/upg_done_o
    SLICE_X49Y27         LUT4 (Prop_lut4_I3_O)        0.045   501.490 r  Ifetc32_1/ram_i_13/O
                         net (fo=15, routed)          1.697   503.188    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.010   501.010    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056   501.066 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.308   501.374    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029   501.403 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.877   502.280    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.327    
                         clock uncertainty            0.319   502.646    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   502.829    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.829    
                         arrival time                         503.188    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.189ns (7.144%)  route 2.457ns (92.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.670     1.366    Ifetc32_1/upg_done_o
    SLICE_X46Y26         LUT4 (Prop_lut4_I2_O)        0.048     1.414 r  Ifetc32_1/instmem_i_9/O
                         net (fo=15, routed)          1.786     3.200    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y6          RAMB18E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.010     1.010    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.057     1.067 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.311     1.379    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107     1.486 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.356    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     2.403    
                         clock uncertainty            0.319     2.721    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.117     2.838    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.189ns (7.073%)  route 2.483ns (92.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.808     1.504    Ifetc32_1/upg_done_o
    SLICE_X48Y25         LUT4 (Prop_lut4_I2_O)        0.048     1.552 r  Ifetc32_1/instmem_i_14/O
                         net (fo=15, routed)          1.675     3.227    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.010     1.010    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.057     1.067 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.311     1.379    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107     1.486 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.363    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.410    
                         clock uncertainty            0.319     2.728    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.121     2.849    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.189ns (7.096%)  route 2.474ns (92.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.748     1.444    Ifetc32_1/upg_done_o
    SLICE_X47Y27         LUT4 (Prop_lut4_I2_O)        0.048     1.492 r  Ifetc32_1/instmem_i_7/O
                         net (fo=15, routed)          1.726     3.218    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.010     1.010    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.057     1.067 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.311     1.379    clock1/r_reg[31][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107     1.486 r  clock1/r_reg[31][31]_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.349    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.396    
                         clock uncertainty            0.319     2.714    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.121     2.835    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.665ns  (logic 0.186ns (6.979%)  route 2.479ns (93.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 502.281 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555   500.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141   500.696 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.722   501.418    Ifetc32_1/upg_done_o
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.045   501.463 r  Ifetc32_1/ram_i_12/O
                         net (fo=15, routed)          1.757   503.220    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.010   501.010    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056   501.066 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.308   501.374    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029   501.403 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.878   502.281    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.328    
                         clock uncertainty            0.319   502.647    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183   502.830    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.830    
                         arrival time                         503.220    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.662ns  (logic 0.186ns (6.988%)  route 2.476ns (93.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 502.274 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555   500.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141   500.696 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.670   501.366    Ifetc32_1/upg_done_o
    SLICE_X46Y26         LUT4 (Prop_lut4_I3_O)        0.045   501.411 r  Ifetc32_1/ram_i_9/O
                         net (fo=15, routed)          1.805   503.216    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.010   501.010    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056   501.066 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.308   501.374    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029   501.403 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.871   502.274    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.321    
                         clock uncertainty            0.319   502.640    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   502.823    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.823    
                         arrival time                         503.216    
  -------------------------------------------------------------------
                         slack                                  0.393    





