0.6
2016.4
Jan 23 2017
19:19:20
/home/federico/Documents/progetti/RetiLogiche/project_1_conv/project_1_conv.sim/sim_1/synth/timing/project_tb_time_synth.v,1646085630,verilog,,,,glbl;project_reti_logiche,,,,,,,,
/home/federico/Documents/progetti/RetiLogiche/project_1_conv/project_1_conv.srcs/sim_1/imports/Downloads/gen_testbench_no_reset.vhd,1646083043,vhdl,,,,,,,,,,,,
/home/federico/Documents/progetti/RetiLogiche/project_1_conv/project_1_conv.srcs/sim_1/imports/RetiLogiche/tb_example.vhd,1645624072,vhdl,,,,project_tb,,,,,,,,
