{
    "name": "pulpino",
    "folder": "pulpino",
    "sim_files": [
        "tb/i2c_eeprom_model.sv",
        "tb/if_spi_master.sv",
        "tb/if_spi_slave.sv",
        "tb/jtag_dpi.sv",
        "tb/pkg_spi.sv",
        "tb/tb.sv",
        "tb/tb_jtag_pkg.sv",
        "tb/tb_mem_pkg.sv",
        "tb/tb_spi_pkg.sv",
        "tb/uart.sv"
    ],
    "files": [
        "fpga/rtl/clk_rst_gen.v",
        "fpga/rtl/pulpemu_top.v",
        "fpga/rtl/pulpino_wrap.v",
        "rtl/apb_mock_uart.sv",
        "rtl/axi2apb_wrap.sv",
        "rtl/axi_mem_if_SP_wrap.sv",
        "rtl/axi_node_intf_wrap.sv",
        "rtl/axi_slice_wrap.sv",
        "rtl/axi_spi_slave_wrap.sv",
        "rtl/boot_code.sv",
        "rtl/boot_rom_wrap.sv",
        "rtl/clk_rst_gen.sv",
        "rtl/core2axi_wrap.sv",
        "rtl/core_region.sv",
        "rtl/dp_ram_wrap.sv",
        "rtl/instr_ram_wrap.sv",
        "rtl/periph_bus_wrap.sv",
        "rtl/peripherals.sv",
        "rtl/pulpino_top.sv",
        "rtl/ram_mux.sv",
        "rtl/random_stalls.sv",
        "rtl/sp_ram_wrap.sv",
        "rtl/components/cluster_clock_gating.sv",
        "rtl/components/cluster_clock_inverter.sv",
        "rtl/components/cluster_clock_mux2.sv",
        "rtl/components/dp_ram.sv",
        "rtl/components/generic_fifo.sv",
        "rtl/components/pulp_clock_gating.sv",
        "rtl/components/pulp_clock_inverter.sv",
        "rtl/components/pulp_clock_mux2.sv",
        "rtl/components/rstgen.sv",
        "rtl/components/sp_ram.sv",
        "rtl/includes/apb_bus.sv",
        "rtl/includes/apu_defines.sv",
        "rtl/includes/axi_bus.sv",
        "rtl/includes/config.sv",
        "rtl/includes/debug_bus.sv"
    ],
    "include_dirs": [],
    "repository": "https://github.com/pulp-platform/pulpino",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "clk_rst_gen",
            "file": "fpga/rtl/clk_rst_gen.v"
        },
        {
            "module": "pulpemu_top",
            "file": "fpga/rtl/pulpemu_top.v"
        },
        {
            "module": "pulpino",
            "file": "fpga/rtl/pulpino_wrap.v"
        },
        {
            "module": "apb_mock_uart",
            "file": "rtl/apb_mock_uart.sv"
        },
        {
            "module": "axi2apb_wrap",
            "file": "rtl/axi2apb_wrap.sv"
        },
        {
            "module": "axi_mem_if_SP_wrap",
            "file": "rtl/axi_mem_if_SP_wrap.sv"
        },
        {
            "module": "axi_node_intf_wrap",
            "file": "rtl/axi_node_intf_wrap.sv"
        },
        {
            "module": "axi_slice_wrap",
            "file": "rtl/axi_slice_wrap.sv"
        },
        {
            "module": "axi_spi_slave_wrap",
            "file": "rtl/axi_spi_slave_wrap.sv"
        },
        {
            "module": "boot_code",
            "file": "rtl/boot_code.sv"
        },
        {
            "module": "boot_rom_wrap",
            "file": "rtl/boot_rom_wrap.sv"
        },
        {
            "module": "clk_rst_gen",
            "file": "rtl/clk_rst_gen.sv"
        },
        {
            "module": "core2axi_wrap",
            "file": "rtl/core2axi_wrap.sv"
        },
        {
            "module": "core_region",
            "file": "rtl/core_region.sv"
        },
        {
            "module": "dp_ram_wrap",
            "file": "rtl/dp_ram_wrap.sv"
        },
        {
            "module": "instr_ram_wrap",
            "file": "rtl/instr_ram_wrap.sv"
        },
        {
            "module": "periph_bus_wrap",
            "file": "rtl/periph_bus_wrap.sv"
        },
        {
            "module": "peripherals",
            "file": "rtl/peripherals.sv"
        },
        {
            "module": "pulpino_top",
            "file": "rtl/pulpino_top.sv"
        },
        {
            "module": "ram_mux",
            "file": "rtl/ram_mux.sv"
        },
        {
            "module": "random_stalls",
            "file": "rtl/random_stalls.sv"
        },
        {
            "module": "sp_ram_wrap",
            "file": "rtl/sp_ram_wrap.sv"
        },
        {
            "module": "cluster_clock_gating",
            "file": "rtl/components/cluster_clock_gating.sv"
        },
        {
            "module": "cluster_clock_inverter",
            "file": "rtl/components/cluster_clock_inverter.sv"
        },
        {
            "module": "cluster_clock_mux2",
            "file": "rtl/components/cluster_clock_mux2.sv"
        },
        {
            "module": "dp_ram",
            "file": "rtl/components/dp_ram.sv"
        },
        {
            "module": "generic_fifo",
            "file": "rtl/components/generic_fifo.sv"
        },
        {
            "module": "pulp_clock_gating",
            "file": "rtl/components/pulp_clock_gating.sv"
        },
        {
            "module": "pulp_clock_inverter",
            "file": "rtl/components/pulp_clock_inverter.sv"
        },
        {
            "module": "pulp_clock_mux2",
            "file": "rtl/components/pulp_clock_mux2.sv"
        },
        {
            "module": "rstgen",
            "file": "rtl/components/rstgen.sv"
        },
        {
            "module": "sp_ram",
            "file": "rtl/components/sp_ram.sv"
        },
        {
            "module": "i2c_buf",
            "file": "tb/i2c_eeprom_model.sv"
        },
        {
            "module": "module",
            "file": "tb/i2c_eeprom_model.sv"
        },
        {
            "module": "module",
            "file": "tb/i2c_eeprom_model.sv"
        },
        {
            "module": "jtag_dpi",
            "file": "tb/jtag_dpi.sv"
        },
        {
            "module": "tb",
            "file": "tb/tb.sv"
        },
        {
            "module": "begin",
            "file": "tb/tb_jtag_pkg.sv"
        },
        {
            "module": "begin",
            "file": "tb/tb_jtag_pkg.sv"
        },
        {
            "module": "begin",
            "file": "tb/tb_jtag_pkg.sv"
        },
        {
            "module": "begin",
            "file": "tb/tb_jtag_pkg.sv"
        },
        {
            "module": "begin",
            "file": "tb/tb_jtag_pkg.sv"
        },
        {
            "module": "takes",
            "file": "tb/uart.sv"
        }
    ],
    "module_graph": {
        "clk_rst_gen": [
            "pulpemu_top"
        ],
        "pulpemu_top": [],
        "pulpino": [
            "pulpemu_top"
        ],
        "apb_mock_uart": [],
        "axi2apb_wrap": [
            "axi2apb_wrap",
            "peripherals"
        ],
        "axi_mem_if_SP_wrap": [
            "axi_mem_if_SP_wrap",
            "core_region",
            "core_region"
        ],
        "axi_node_intf_wrap": [
            "axi_node_intf_wrap",
            "pulpino_top"
        ],
        "axi_slice_wrap": [
            "axi_slice_wrap",
            "core_region"
        ],
        "axi_spi_slave_wrap": [
            "axi_spi_slave_wrap"
        ],
        "boot_code": [
            "boot_rom_wrap"
        ],
        "boot_rom_wrap": [
            "instr_ram_wrap"
        ],
        "core2axi_wrap": [
            "core2axi_wrap",
            "core_region"
        ],
        "core_region": [
            "core_region"
        ],
        "dp_ram_wrap": [
            "dp_ram_wrap"
        ],
        "instr_ram_wrap": [
            "instr_ram_wrap"
        ],
        "periph_bus_wrap": [
            "periph_bus_wrap",
            "peripherals"
        ],
        "peripherals": [
            "peripherals",
            "pulpino_top"
        ],
        "pulpino_top": [
            "pulpino",
            "pulpino_top",
            "tb"
        ],
        "ram_mux": [
            "core_region",
            "core_region"
        ],
        "random_stalls": [
            "core_region",
            "core_region"
        ],
        "sp_ram_wrap": [
            "core_region",
            "sp_ram_wrap"
        ],
        "cluster_clock_gating": [
            "generic_fifo"
        ],
        "cluster_clock_inverter": [],
        "cluster_clock_mux2": [
            "clk_rst_gen"
        ],
        "dp_ram": [],
        "generic_fifo": [],
        "pulp_clock_gating": [],
        "pulp_clock_inverter": [],
        "pulp_clock_mux2": [],
        "rstgen": [
            "clk_rst_gen"
        ],
        "sp_ram": [
            "sp_ram_wrap"
        ],
        "i2c_buf": [
            "tb"
        ],
        "module": [
            "clk_rst_gen",
            "pulpemu_top",
            "pulpino",
            "boot_code",
            "clk_rst_gen",
            "random_stalls",
            "cluster_clock_gating",
            "cluster_clock_inverter",
            "cluster_clock_mux2",
            "pulp_clock_gating",
            "pulp_clock_inverter",
            "pulp_clock_mux2",
            "rstgen",
            "i2c_buf",
            "i2c_buf"
        ],
        "jtag_dpi": [],
        "tb": [],
        "begin": [
            "pulpemu_top",
            "core_region",
            "jtag_dpi",
            "tb",
            "takes"
        ],
        "takes": []
    },
    "module_graph_inverse": {
        "clk_rst_gen": [
            "module",
            "module",
            "cluster_clock_mux2",
            "rstgen"
        ],
        "pulpemu_top": [
            "module",
            "begin",
            "clk_rst_gen",
            "pulpino"
        ],
        "pulpino": [
            "module",
            "pulpino_top"
        ],
        "apb_mock_uart": [],
        "axi2apb_wrap": [
            "axi2apb_wrap"
        ],
        "axi_mem_if_SP_wrap": [
            "axi_mem_if_SP_wrap"
        ],
        "axi_node_intf_wrap": [
            "axi_node_intf_wrap"
        ],
        "axi_slice_wrap": [
            "axi_slice_wrap"
        ],
        "axi_spi_slave_wrap": [
            "axi_spi_slave_wrap"
        ],
        "boot_code": [
            "module"
        ],
        "boot_rom_wrap": [
            "boot_code"
        ],
        "core2axi_wrap": [
            "core2axi_wrap"
        ],
        "core_region": [
            "core_region",
            "core2axi_wrap",
            "axi_slice_wrap",
            "begin",
            "axi_mem_if_SP_wrap",
            "ram_mux",
            "sp_ram_wrap",
            "axi_mem_if_SP_wrap",
            "ram_mux",
            "random_stalls",
            "random_stalls"
        ],
        "dp_ram_wrap": [
            "dp_ram_wrap"
        ],
        "instr_ram_wrap": [
            "instr_ram_wrap",
            "boot_rom_wrap"
        ],
        "periph_bus_wrap": [
            "periph_bus_wrap"
        ],
        "peripherals": [
            "peripherals",
            "axi2apb_wrap",
            "periph_bus_wrap"
        ],
        "pulpino_top": [
            "pulpino_top",
            "peripherals",
            "axi_node_intf_wrap"
        ],
        "ram_mux": [],
        "random_stalls": [
            "module"
        ],
        "sp_ram_wrap": [
            "sp_ram_wrap",
            "sp_ram"
        ],
        "cluster_clock_gating": [
            "module"
        ],
        "cluster_clock_inverter": [
            "module"
        ],
        "cluster_clock_mux2": [
            "module"
        ],
        "dp_ram": [],
        "generic_fifo": [
            "cluster_clock_gating"
        ],
        "pulp_clock_gating": [
            "module"
        ],
        "pulp_clock_inverter": [
            "module"
        ],
        "pulp_clock_mux2": [
            "module"
        ],
        "rstgen": [
            "module"
        ],
        "sp_ram": [],
        "i2c_buf": [
            "module",
            "module"
        ],
        "module": [],
        "jtag_dpi": [
            "begin"
        ],
        "tb": [
            "i2c_buf",
            "pulpino_top",
            "begin"
        ],
        "begin": [],
        "takes": [
            "begin"
        ]
    },
    "non_tb_files": [
        "fpga/rtl/clk_rst_gen.v",
        "fpga/rtl/pulpemu_top.v",
        "fpga/rtl/pulpino_wrap.v",
        "rtl/apb_mock_uart.sv",
        "rtl/axi2apb_wrap.sv",
        "rtl/axi_mem_if_SP_wrap.sv",
        "rtl/axi_node_intf_wrap.sv",
        "rtl/axi_slice_wrap.sv",
        "rtl/axi_spi_slave_wrap.sv",
        "rtl/boot_code.sv",
        "rtl/boot_rom_wrap.sv",
        "rtl/clk_rst_gen.sv",
        "rtl/core2axi_wrap.sv",
        "rtl/core_region.sv",
        "rtl/dp_ram_wrap.sv",
        "rtl/instr_ram_wrap.sv",
        "rtl/periph_bus_wrap.sv",
        "rtl/peripherals.sv",
        "rtl/pulpino_top.sv",
        "rtl/ram_mux.sv",
        "rtl/random_stalls.sv",
        "rtl/sp_ram_wrap.sv",
        "rtl/components/cluster_clock_gating.sv",
        "rtl/components/cluster_clock_inverter.sv",
        "rtl/components/cluster_clock_mux2.sv",
        "rtl/components/dp_ram.sv",
        "rtl/components/generic_fifo.sv",
        "rtl/components/pulp_clock_gating.sv",
        "rtl/components/pulp_clock_inverter.sv",
        "rtl/components/pulp_clock_mux2.sv",
        "rtl/components/rstgen.sv",
        "rtl/components/sp_ram.sv",
        "rtl/includes/apb_bus.sv",
        "rtl/includes/apu_defines.sv",
        "rtl/includes/axi_bus.sv",
        "rtl/includes/config.sv",
        "rtl/includes/debug_bus.sv"
    ]
}