// Seed: 3306470048
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    output logic id_5,
    input id_6,
    output logic id_7,
    input id_8,
    input id_9,
    input logic id_10,
    input logic id_11,
    input logic id_12,
    input logic id_13,
    output logic id_14,
    output logic id_15
);
  logic id_16 (
      1,
      id_3,
      1 - 1,
      1
  );
  assign id_7 = 1'h0 < "" + 1;
  type_26(
      1 + 1, id_13
  );
endmodule
