// Seed: 1212628435
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    input  wire id_2,
    output wire id_3
);
  wire id_5;
  wor  id_6 = id_1;
  always @(posedge id_0) begin
    id_6 = 1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    output wire id_3,
    input tri1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    input wor id_11,
    input tri1 id_12,
    output tri id_13,
    output tri0 id_14
    , id_31,
    input supply1 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input supply1 id_18,
    input tri1 id_19,
    input tri1 id_20,
    input tri1 id_21,
    input wor id_22,
    input tri0 id_23,
    output uwire id_24,
    input tri0 id_25,
    output uwire id_26,
    input tri1 id_27,
    input tri0 id_28,
    output supply1 id_29
);
  wor  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ;
  wire id_57;
  wire id_58;
  module_0(
      id_40, id_27, id_28, id_43
  );
  always @(id_11 or posedge id_21) begin
    assume (id_47);
  end
  id_59(
      .id_0(id_6), .id_1(id_52), .id_2(1), .id_3(id_18), .id_4(1)
  );
  wire id_60;
  wire id_61;
  timeunit 1ps;
  assign id_49 = 1;
endmodule
