// Seed: 3011594753
module module_0;
  assign id_1 = (1);
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    output wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output supply0 id_6,
    output tri1 id_7,
    output wand id_8,
    input tri id_9,
    output wire id_10,
    output uwire id_11
);
  assign id_7#(1) = 1'h0;
  xor primCall (id_0, id_3, id_4, id_5, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
macromodule module_2 (
    input  tri0  id_0,
    output tri0  id_1,
    input  wand  id_2,
    input  uwire id_3,
    input  wire  id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign id_1 = 1;
  assign id_1 = 1;
  always begin : LABEL_0
    assert (1);
  end
endmodule
