{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1409223306354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1409223306355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 28 12:55:05 2014 " "Processing started: Thu Aug 28 12:55:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1409223306355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1409223306355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NES_FPGA -c NES_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off NES_FPGA -c NES_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1409223306355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1409223307152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocks " "Found entity 1: clocks" {  } { { "clocks.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223307274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223307274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409223308531 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409223308538 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409223308545 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409223308550 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409223308556 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409223308563 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409223308570 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409223308576 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409223308581 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409223308586 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409223308590 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sd_card_avalon_interface_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altera_up_sd_card_avalon_interface_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface_0-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface_0-rtl" {  } { { "Altera_UP_SD_Card_Avalon_Interface_0.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/Altera_UP_SD_Card_Avalon_Interface_0.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409223308595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface_0 " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface_0" {  } { { "Altera_UP_SD_Card_Avalon_Interface_0.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/Altera_UP_SD_Card_Avalon_Interface_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/audio_video/video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/ip/university_program/audio_video/video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "../../../../../../altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_128_character_rom.v" "" { Text "C:/altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_128_character_rom.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/audio_video/video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/ip/university_program/audio_video/video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "../../../../../../altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_fb_color_rom.v" "" { Text "C:/altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_fb_color_rom.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_character_buffer_with_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file video_character_buffer_with_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_character_buffer_with_dma_0 " "Found entity 1: video_character_buffer_with_dma_0" {  } { { "video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/video_character_buffer_with_dma_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/ip/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "../../../../../../altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" "" { Text "C:/altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_vga_controller_0 " "Found entity 1: video_vga_controller_0" {  } { { "video_vga_controller_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/video_vga_controller_0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTONS buttons snes_controller.v(30) " "Verilog HDL Declaration information at snes_controller.v(30): object \"BUTTONS\" differs only in case from object \"buttons\" in the same scope" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1409223308629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LATCH latch snes_controller.v(28) " "Verilog HDL Declaration information at snes_controller.v(28): object \"LATCH\" differs only in case from object \"latch\" in the same scope" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1409223308630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PULSE pulse snes_controller.v(29) " "Verilog HDL Declaration information at snes_controller.v(29): object \"PULSE\" differs only in case from object \"pulse\" in the same scope" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1409223308630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snes_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file snes_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 snes_controller " "Found entity 1: snes_controller" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "vga640x480.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/vga640x480.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file color_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_gen " "Found entity 1: color_gen" {  } { { "color_gen.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/color_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_clock " "Found entity 1: pixel_clock" {  } { { "pixel_clock.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/pixel_clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prom_dmh.v 1 1 " "Found 1 design units, including 1 entities, in source file prom_dmh.v" { { "Info" "ISGN_ENTITY_NAME" "1 prom_DMH " "Found entity 1: prom_DMH" {  } { { "prom_DMH.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/prom_DMH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308650 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_text.v(66) " "Verilog HDL warning at vga_text.v(66): extended using \"x\" or \"z\"" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/vga_text.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1409223308654 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_text.v(67) " "Verilog HDL warning at vga_text.v(67): extended using \"x\" or \"z\"" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/vga_text.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1409223308655 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_text.v(68) " "Verilog HDL warning at vga_text.v(68): extended using \"x\" or \"z\"" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/vga_text.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1409223308655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_text.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text " "Found entity 1: vga_text" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/vga_text.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223308656 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nes_fpga.v 1 1 " "Using design file nes_fpga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NES_FPGA " "Found entity 1: NES_FPGA" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223308798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223308798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NES_FPGA " "Elaborating entity \"NES_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1409223308806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 8 nes_fpga.v(116) " "Verilog HDL assignment warning at nes_fpga.v(116): truncated value with size 18 to match size of target (8)" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409223308809 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..12\] nes_fpga.v(43) " "Output port \"LEDR\[17..12\]\" at nes_fpga.v(43) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409223308813 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 nes_fpga.v(46) " "Output port \"HEX0\" at nes_fpga.v(46) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409223308813 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 nes_fpga.v(46) " "Output port \"HEX1\" at nes_fpga.v(46) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409223308813 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 nes_fpga.v(46) " "Output port \"HEX2\" at nes_fpga.v(46) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409223308814 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 nes_fpga.v(47) " "Output port \"HEX3\" at nes_fpga.v(47) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409223308814 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 nes_fpga.v(47) " "Output port \"HEX4\" at nes_fpga.v(47) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409223308814 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 nes_fpga.v(47) " "Output port \"HEX5\" at nes_fpga.v(47) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409223308814 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 nes_fpga.v(48) " "Output port \"HEX6\" at nes_fpga.v(48) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409223308815 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 nes_fpga.v(48) " "Output port \"HEX7\" at nes_fpga.v(48) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409223308815 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN nes_fpga.v(50) " "Output port \"LCD_EN\" at nes_fpga.v(50) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409223308815 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON nes_fpga.v(50) " "Output port \"LCD_ON\" at nes_fpga.v(50) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409223308815 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS nes_fpga.v(51) " "Output port \"LCD_RS\" at nes_fpga.v(51) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409223308816 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW nes_fpga.v(51) " "Output port \"LCD_RW\" at nes_fpga.v(51) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409223308816 "|NES_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_clock pixel_clock:PCLOCK " "Elaborating entity \"pixel_clock\" for hierarchy \"pixel_clock:PCLOCK\"" {  } { { "nes_fpga.v" "PCLOCK" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223308847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pixel_clock:PCLOCK\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pixel_clock:PCLOCK\|altpll:altpll_component\"" {  } { { "pixel_clock.v" "altpll_component" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/pixel_clock.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223308977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixel_clock:PCLOCK\|altpll:altpll_component " "Elaborated megafunction instantiation \"pixel_clock:PCLOCK\|altpll:altpll_component\"" {  } { { "pixel_clock.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/pixel_clock.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223309043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixel_clock:PCLOCK\|altpll:altpll_component " "Instantiated megafunction \"pixel_clock:PCLOCK\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pixel_clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pixel_clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223309047 ""}  } { { "pixel_clock.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/pixel_clock.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223309047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pixel_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pixel_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_clock_altpll " "Found entity 1: pixel_clock_altpll" {  } { { "db/pixel_clock_altpll.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/pixel_clock_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223309229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_clock_altpll pixel_clock:PCLOCK\|altpll:altpll_component\|pixel_clock_altpll:auto_generated " "Elaborating entity \"pixel_clock_altpll\" for hierarchy \"pixel_clock:PCLOCK\|altpll:altpll_component\|pixel_clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223309231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snes_controller snes_controller:CONTROLLER1 " "Elaborating entity \"snes_controller\" for hierarchy \"snes_controller:CONTROLLER1\"" {  } { { "nes_fpga.v" "CONTROLLER1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223309257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 snes_controller.v(124) " "Verilog HDL assignment warning at snes_controller.v(124): truncated value with size 32 to match size of target (18)" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409223309261 "|NES_FPGA|snes_controller:CONTROLLER1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buttons\[12\] 0 snes_controller.v(35) " "Net \"buttons\[12\]\" at snes_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1409223309275 "|NES_FPGA|snes_controller:CONTROLLER1"}
{ "Warning" "WSGN_SEARCH_FILE" "nios_system.v 24 24 " "Using design file nios_system.v, which is not specified as a design file for the current project, but contains definitions for 24 design units and 24 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "2 clocks_avalon_clocks_slave_arbitrator " "Found entity 2: clocks_avalon_clocks_slave_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_jtag_debug_module_arbitrator " "Found entity 3: cpu_0_jtag_debug_module_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_data_master_arbitrator " "Found entity 4: cpu_0_data_master_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_instruction_master_arbitrator " "Found entity 5: cpu_0_instruction_master_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 1441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "6 input1_s1_arbitrator " "Found entity 6: input1_s1_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 1607 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0_avalon_jtag_slave_arbitrator " "Found entity 7: jtag_uart_0_avalon_jtag_slave_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 1858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_clock_0_in_arbitrator " "Found entity 8: nios_system_clock_0_in_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 2167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_clock_0_out_arbitrator " "Found entity 9: nios_system_clock_0_out_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 2469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_clock_1_in_arbitrator " "Found entity 10: nios_system_clock_1_in_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 2675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_clock_1_out_arbitrator " "Found entity 11: nios_system_clock_1_out_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "12 onchip_memory2_0_s1_arbitrator " "Found entity 12: onchip_memory2_0_s1_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 3181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "13 output1_s1_arbitrator " "Found entity 13: output1_s1_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 3650 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "14 rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module " "Found entity 14: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 3921 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "15 rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module " "Found entity 15: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 4272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "16 sdram_0_s1_arbitrator " "Found entity 16: sdram_0_s1_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 4623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "17 sysid_control_slave_arbitrator " "Found entity 17: sysid_control_slave_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 5110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "18 video_character_buffer_with_dma_0_avalon_char_buffer_slave_arbitrator " "Found entity 18: video_character_buffer_with_dma_0_avalon_char_buffer_slave_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 5361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "19 video_character_buffer_with_dma_0_avalon_char_control_slave_arbitrator " "Found entity 19: video_character_buffer_with_dma_0_avalon_char_control_slave_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 5665 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "20 video_character_buffer_with_dma_0_avalon_char_source_arbitrator " "Found entity 20: video_character_buffer_with_dma_0_avalon_char_source_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 5971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "21 video_vga_controller_0_avalon_vga_sink_arbitrator " "Found entity 21: video_vga_controller_0_avalon_vga_sink_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6011 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_reset_clk_0_domain_synch_module " "Found entity 22: nios_system_reset_clk_0_domain_synch_module" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6081 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_reset_vga_clock_domain_synch_module " "Found entity 23: nios_system_reset_vga_clock_domain_synch_module" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_system " "Found entity 24: nios_system" {  } { { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223309393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223309393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:NIOS " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:NIOS\"" {  } { { "nes_fpga.v" "NIOS" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223309432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave\"" {  } { { "nios_system.v" "the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223309660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface_0 nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0 " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface_0\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\"" {  } { { "nios_system.v" "the_Altera_UP_SD_Card_Avalon_Interface_0" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223309693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0 " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\"" {  } { { "Altera_UP_SD_Card_Avalon_Interface_0.vhd" "altera_up_sd_card_avalon_interface_0" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/Altera_UP_SD_Card_Avalon_Interface_0.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223309718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223309880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223310652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310654 ""}  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223310654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jv92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jv92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jv92 " "Found entity 1: altsyncram_jv92" {  } { { "db/altsyncram_jv92.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_jv92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223310797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223310797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jv92 nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_jv92:auto_generated " "Elaborating entity \"altsyncram_jv92\" for hierarchy \"nios_system:NIOS\|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_jv92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310799 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/initial_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/initial_data.mif -- setting all initial values to 0" {  } { { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" 116 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0 -1 1409223310810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks_avalon_clocks_slave_arbitrator nios_system:NIOS\|clocks_avalon_clocks_slave_arbitrator:the_clocks_avalon_clocks_slave " "Elaborating entity \"clocks_avalon_clocks_slave_arbitrator\" for hierarchy \"nios_system:NIOS\|clocks_avalon_clocks_slave_arbitrator:the_clocks_avalon_clocks_slave\"" {  } { { "nios_system.v" "the_clocks_avalon_clocks_slave" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks nios_system:NIOS\|clocks:the_clocks " "Elaborating entity \"clocks\" for hierarchy \"nios_system:NIOS\|clocks:the_clocks\"" {  } { { "nios_system.v" "the_clocks" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310860 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "audio_clk_locked clocks.v(99) " "Verilog HDL warning at clocks.v(99): object audio_clk_locked used but never assigned" {  } { { "clocks.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/clocks.v" 99 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1409223310861 "|NES_FPGA|nios_system:NIOS|clocks:the_clocks"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_clk_locked 0 clocks.v(99) " "Net \"audio_clk_locked\" at clocks.v(99) has no driver or initial value, using a default initial value '0'" {  } { { "clocks.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/clocks.v" 99 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1409223310864 "|NES_FPGA|nios_system:NIOS|clocks:the_clocks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_system:NIOS\|clocks:the_clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"nios_system:NIOS\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/clocks.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223310912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NIOS\|clocks:the_clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"nios_system:NIOS\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "clocks.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/clocks.v" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223310978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NIOS\|clocks:the_clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"nios_system:NIOS\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223310982 ""}  } { { "clocks.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/clocks.v" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223310982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_0vb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_0vb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_0vb2 " "Found entity 1: altpll_0vb2" {  } { { "db/altpll_0vb2.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altpll_0vb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223311143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0vb2 nios_system:NIOS\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|altpll_0vb2:auto_generated " "Elaborating entity \"altpll_0vb2\" for hierarchy \"nios_system:NIOS\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|altpll_0vb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223311144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator nios_system:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"nios_system:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "nios_system.v" "the_cpu_0_jtag_debug_module" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223311161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator nios_system:NIOS\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"nios_system:NIOS\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "nios_system.v" "the_cpu_0_data_master" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223311207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator nios_system:NIOS\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"nios_system:NIOS\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "nios_system.v" "the_cpu_0_instruction_master" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223311326 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0.v 22 22 " "Using design file cpu_0.v, which is not specified as a design file for the current project, but contains definitions for 22 design units and 22 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_register_bank_a_module " "Found entity 1: cpu_0_register_bank_a_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_register_bank_b_module " "Found entity 2: cpu_0_register_bank_b_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_nios2_oci_debug " "Found entity 3: cpu_0_nios2_oci_debug" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_ociram_lpm_dram_bdp_component_module " "Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_nios2_ocimem " "Found entity 5: cpu_0_nios2_ocimem" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_nios2_avalon_reg " "Found entity 6: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_nios2_oci_break " "Found entity 7: cpu_0_nios2_oci_break" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_nios2_oci_xbrk " "Found entity 8: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_dbrk " "Found entity 9: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 1108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_nios2_oci_itrace " "Found entity 10: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_oci_td_mode " "Found entity 11: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 1591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_oci_dtrace " "Found entity 12: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 1658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_compute_tm_count " "Found entity 13: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 1752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_fifowp_inc " "Found entity 14: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 1823 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_fifocount_inc " "Found entity 15: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 1865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_fifo " "Found entity 16: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_pib " "Found entity 17: cpu_0_nios2_oci_pib" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_traceram_lpm_dram_bdp_component_module " "Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_im " "Found entity 19: cpu_0_nios2_oci_im" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_nios2_performance_monitors " "Found entity 20: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci " "Found entity 21: cpu_0_nios2_oci" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0 " "Found entity 22: cpu_0" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311420 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223311420 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1559) " "Verilog HDL or VHDL warning at cpu_0.v(1559): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 1559 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223311436 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1561) " "Verilog HDL or VHDL warning at cpu_0.v(1561): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 1561 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223311437 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1717) " "Verilog HDL or VHDL warning at cpu_0.v(1717): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 1717 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223311438 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(2636) " "Verilog HDL or VHDL warning at cpu_0.v(2636): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2636 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223311450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 nios_system:NIOS\|cpu_0:the_cpu_0 " "Elaborating entity \"cpu_0\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\"" {  } { { "nios_system.v" "the_cpu_0" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223311471 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_test_bench.v 1 1 " "Using design file cpu_0_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223311888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223311888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Elaborating entity \"cpu_0_test_bench\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_test_bench" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223311893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.v" "cpu_0_register_bank_a" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223311955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223311990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223312028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312029 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223312029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bjf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bjf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bjf1 " "Found entity 1: altsyncram_bjf1" {  } { { "db/altsyncram_bjf1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_bjf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223312209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223312209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bjf1 nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bjf1:auto_generated " "Elaborating entity \"altsyncram_bjf1\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bjf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223312211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.v" "cpu_0_register_bank_b" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223312360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223312394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223312430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223312431 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223312431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjf1 " "Found entity 1: altsyncram_cjf1" {  } { { "db/altsyncram_cjf1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_cjf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223312609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223312609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjf1 nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cjf1:auto_generated " "Elaborating entity \"altsyncram_cjf1\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cjf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223312611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223312762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_debug" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223312849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_ocimem" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223312872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_ociram_lpm_dram_bdp_component" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223312930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223312968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 329 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223313007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STINGRAY " "Parameter \"intended_device_family\" = \"STINGRAY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223313009 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 329 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223313009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_od72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_od72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_od72 " "Found entity 1: altsyncram_od72" {  } { { "db/altsyncram_od72.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_od72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223313202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223313202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_od72 nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_od72:auto_generated " "Elaborating entity \"altsyncram_od72\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_od72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_avalon_reg" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_break" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_xbrk" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dbrk" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_itrace" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dtrace" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 1706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_fifo" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313859 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_oci_test_bench.v 1 1 " "Using design file cpu_0_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223313892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223313892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_oci_test_bench" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313894 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu_0_oci_test_bench " "Entity \"cpu_0_oci_test_bench\" contains only dangling pins" {  } { { "cpu_0.v" "the_cpu_0_oci_test_bench" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2067 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1 1409223313897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_pib" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_im" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223313969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223314006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223314044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STINGRAY " "Parameter \"intended_device_family\" = \"STINGRAY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314046 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223314046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd02 " "Found entity 1: altsyncram_qd02" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223314241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223314241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qd02 nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated " "Elaborating entity \"altsyncram_qd02\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223314243 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_wrapper.v 1 1 " "Using design file cpu_0_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223314406 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223314406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.v" "the_cpu_0_jtag_debug_module_wrapper" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223314408 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_tck.v 1 1 " "Using design file cpu_0_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223314454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223314454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_tck" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223314458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223314547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223314562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314563 ""}  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223314563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_sysclk.v 1 1 " "Using design file cpu_0_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223314589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223314589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_sysclk" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223314592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "cpu_0_jtag_debug_module_phy" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223314665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223314687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Instantiated megafunction \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223314688 ""}  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223314688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223314693 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1409223314714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input1_s1_arbitrator nios_system:NIOS\|input1_s1_arbitrator:the_input1_s1 " "Elaborating entity \"input1_s1_arbitrator\" for hierarchy \"nios_system:NIOS\|input1_s1_arbitrator:the_input1_s1\"" {  } { { "nios_system.v" "the_input1_s1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223314721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input1.v 1 1 " "Using design file input1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 input1 " "Found entity 1: input1" {  } { { "input1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/input1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223314764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223314764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input1 nios_system:NIOS\|input1:the_input1 " "Elaborating entity \"input1\" for hierarchy \"nios_system:NIOS\|input1:the_input1\"" {  } { { "nios_system.v" "the_input1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223314766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_avalon_jtag_slave_arbitrator nios_system:NIOS\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave " "Elaborating entity \"jtag_uart_0_avalon_jtag_slave_arbitrator\" for hierarchy \"nios_system:NIOS\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave\"" {  } { { "nios_system.v" "the_jtag_uart_0_avalon_jtag_slave" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223314790 ""}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart_0.v 7 7 " "Using design file jtag_uart_0.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223314846 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223314846 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223314846 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223314846 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223314846 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223314846 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223314846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223314846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0 nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0 " "Elaborating entity \"jtag_uart_0\" for hierarchy \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\"" {  } { { "nios_system.v" "the_jtag_uart_0" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223314851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_w nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w " "Elaborating entity \"jtag_uart_0_scfifo_w\" for hierarchy \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart_0.v" "the_jtag_uart_0_scfifo_w" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223314884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.v" "wfifo" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223315033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223315052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223315052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223315052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223315052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223315052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223315052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223315052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223315052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223315052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223315052 ""}  } { { "jtag_uart_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223315052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dv21 " "Found entity 1: scfifo_dv21" {  } { { "db/scfifo_dv21.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_dv21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223315188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223315188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dv21 nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated " "Elaborating entity \"scfifo_dv21\" for hierarchy \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223315190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k531 " "Found entity 1: a_dpfifo_k531" {  } { { "db/a_dpfifo_k531.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_k531.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223315219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223315219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k531 nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo " "Elaborating entity \"a_dpfifo_k531\" for hierarchy \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\"" {  } { { "db/scfifo_dv21.tdf" "dpfifo" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/scfifo_dv21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223315222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223315255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223315255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_k531.tdf" "fifo_state" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_k531.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223315258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_7s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223315406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223315406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_7s7:count_usedw " "Elaborating entity \"cntr_7s7\" for hierarchy \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_7s7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223315409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_hp21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_hp21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_hp21 " "Found entity 1: dpram_hp21" {  } { { "db/dpram_hp21.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dpram_hp21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223315603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223315603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_hp21 nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram " "Elaborating entity \"dpram_hp21\" for hierarchy \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram\"" {  } { { "db/a_dpfifo_k531.tdf" "FIFOram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_k531.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223315606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l5m1 " "Found entity 1: altsyncram_l5m1" {  } { { "db/altsyncram_l5m1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_l5m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223315762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223315762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l5m1 nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram\|altsyncram_l5m1:altsyncram1 " "Elaborating entity \"altsyncram_l5m1\" for hierarchy \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram\|altsyncram_l5m1:altsyncram1\"" {  } { { "db/dpram_hp21.tdf" "altsyncram1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/dpram_hp21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223315765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_rrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223315938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223315938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|cntr_rrb:rd_ptr_count " "Elaborating entity \"cntr_rrb\" for hierarchy \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|cntr_rrb:rd_ptr_count\"" {  } { { "db/a_dpfifo_k531.tdf" "rd_ptr_count" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/a_dpfifo_k531.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223315940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_r nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r " "Elaborating entity \"jtag_uart_0_scfifo_r\" for hierarchy \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart_0.v" "the_jtag_uart_0_scfifo_r" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223315969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.v" "jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223316342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:NIOS\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316342 ""}  } { { "jtag_uart_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223316342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_0_in_arbitrator nios_system:NIOS\|nios_system_clock_0_in_arbitrator:the_nios_system_clock_0_in " "Elaborating entity \"nios_system_clock_0_in_arbitrator\" for hierarchy \"nios_system:NIOS\|nios_system_clock_0_in_arbitrator:the_nios_system_clock_0_in\"" {  } { { "nios_system.v" "the_nios_system_clock_0_in" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_0_out_arbitrator nios_system:NIOS\|nios_system_clock_0_out_arbitrator:the_nios_system_clock_0_out " "Elaborating entity \"nios_system_clock_0_out_arbitrator\" for hierarchy \"nios_system:NIOS\|nios_system_clock_0_out_arbitrator:the_nios_system_clock_0_out\"" {  } { { "nios_system.v" "the_nios_system_clock_0_out" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316385 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nios_system_clock_0.v 5 5 " "Using design file nios_system_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_clock_0_edge_to_pulse " "Found entity 1: nios_system_clock_0_edge_to_pulse" {  } { { "nios_system_clock_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223316430 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_clock_0_slave_FSM " "Found entity 2: nios_system_clock_0_slave_FSM" {  } { { "nios_system_clock_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223316430 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_clock_0_master_FSM " "Found entity 3: nios_system_clock_0_master_FSM" {  } { { "nios_system_clock_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223316430 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_clock_0_bit_pipe " "Found entity 4: nios_system_clock_0_bit_pipe" {  } { { "nios_system_clock_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223316430 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_clock_0 " "Found entity 5: nios_system_clock_0" {  } { { "nios_system_clock_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223316430 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223316430 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_0.v(98) " "Verilog HDL or VHDL warning at nios_system_clock_0.v(98): conditional expression evaluates to a constant" {  } { { "nios_system_clock_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316432 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_0.v(107) " "Verilog HDL or VHDL warning at nios_system_clock_0.v(107): conditional expression evaluates to a constant" {  } { { "nios_system_clock_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316432 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_0.v(116) " "Verilog HDL or VHDL warning at nios_system_clock_0.v(116): conditional expression evaluates to a constant" {  } { { "nios_system_clock_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316432 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_0.v(245) " "Verilog HDL or VHDL warning at nios_system_clock_0.v(245): conditional expression evaluates to a constant" {  } { { "nios_system_clock_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316433 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_0.v(254) " "Verilog HDL or VHDL warning at nios_system_clock_0.v(254): conditional expression evaluates to a constant" {  } { { "nios_system_clock_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316434 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_0.v(263) " "Verilog HDL or VHDL warning at nios_system_clock_0.v(263): conditional expression evaluates to a constant" {  } { { "nios_system_clock_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316434 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_0.v(272) " "Verilog HDL or VHDL warning at nios_system_clock_0.v(272): conditional expression evaluates to a constant" {  } { { "nios_system_clock_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316434 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_0.v(281) " "Verilog HDL or VHDL warning at nios_system_clock_0.v(281): conditional expression evaluates to a constant" {  } { { "nios_system_clock_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_0 nios_system:NIOS\|nios_system_clock_0:the_nios_system_clock_0 " "Elaborating entity \"nios_system_clock_0\" for hierarchy \"nios_system:NIOS\|nios_system_clock_0:the_nios_system_clock_0\"" {  } { { "nios_system.v" "the_nios_system_clock_0" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_0_edge_to_pulse nios_system:NIOS\|nios_system_clock_0:the_nios_system_clock_0\|nios_system_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"nios_system_clock_0_edge_to_pulse\" for hierarchy \"nios_system:NIOS\|nios_system_clock_0:the_nios_system_clock_0\|nios_system_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "nios_system_clock_0.v" "read_done_edge_to_pulse" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_0_slave_FSM nios_system:NIOS\|nios_system_clock_0:the_nios_system_clock_0\|nios_system_clock_0_slave_FSM:slave_FSM " "Elaborating entity \"nios_system_clock_0_slave_FSM\" for hierarchy \"nios_system:NIOS\|nios_system_clock_0:the_nios_system_clock_0\|nios_system_clock_0_slave_FSM:slave_FSM\"" {  } { { "nios_system_clock_0.v" "slave_FSM" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_0_master_FSM nios_system:NIOS\|nios_system_clock_0:the_nios_system_clock_0\|nios_system_clock_0_master_FSM:master_FSM " "Elaborating entity \"nios_system_clock_0_master_FSM\" for hierarchy \"nios_system:NIOS\|nios_system_clock_0:the_nios_system_clock_0\|nios_system_clock_0_master_FSM:master_FSM\"" {  } { { "nios_system_clock_0.v" "master_FSM" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_0_bit_pipe nios_system:NIOS\|nios_system_clock_0:the_nios_system_clock_0\|nios_system_clock_0_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"nios_system_clock_0_bit_pipe\" for hierarchy \"nios_system:NIOS\|nios_system_clock_0:the_nios_system_clock_0\|nios_system_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "nios_system_clock_0.v" "endofpacket_bit_pipe" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_0.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_1_in_arbitrator nios_system:NIOS\|nios_system_clock_1_in_arbitrator:the_nios_system_clock_1_in " "Elaborating entity \"nios_system_clock_1_in_arbitrator\" for hierarchy \"nios_system:NIOS\|nios_system_clock_1_in_arbitrator:the_nios_system_clock_1_in\"" {  } { { "nios_system.v" "the_nios_system_clock_1_in" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_1_out_arbitrator nios_system:NIOS\|nios_system_clock_1_out_arbitrator:the_nios_system_clock_1_out " "Elaborating entity \"nios_system_clock_1_out_arbitrator\" for hierarchy \"nios_system:NIOS\|nios_system_clock_1_out_arbitrator:the_nios_system_clock_1_out\"" {  } { { "nios_system.v" "the_nios_system_clock_1_out" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316631 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nios_system_clock_1.v 5 5 " "Using design file nios_system_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_clock_1_edge_to_pulse " "Found entity 1: nios_system_clock_1_edge_to_pulse" {  } { { "nios_system_clock_1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223316673 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_clock_1_slave_FSM " "Found entity 2: nios_system_clock_1_slave_FSM" {  } { { "nios_system_clock_1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223316673 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_clock_1_master_FSM " "Found entity 3: nios_system_clock_1_master_FSM" {  } { { "nios_system_clock_1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223316673 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_clock_1_bit_pipe " "Found entity 4: nios_system_clock_1_bit_pipe" {  } { { "nios_system_clock_1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223316673 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_clock_1 " "Found entity 5: nios_system_clock_1" {  } { { "nios_system_clock_1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223316673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223316673 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_1.v(98) " "Verilog HDL or VHDL warning at nios_system_clock_1.v(98): conditional expression evaluates to a constant" {  } { { "nios_system_clock_1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316675 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_1.v(107) " "Verilog HDL or VHDL warning at nios_system_clock_1.v(107): conditional expression evaluates to a constant" {  } { { "nios_system_clock_1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316675 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_1.v(116) " "Verilog HDL or VHDL warning at nios_system_clock_1.v(116): conditional expression evaluates to a constant" {  } { { "nios_system_clock_1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316676 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_1.v(245) " "Verilog HDL or VHDL warning at nios_system_clock_1.v(245): conditional expression evaluates to a constant" {  } { { "nios_system_clock_1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316677 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_1.v(254) " "Verilog HDL or VHDL warning at nios_system_clock_1.v(254): conditional expression evaluates to a constant" {  } { { "nios_system_clock_1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316677 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_1.v(263) " "Verilog HDL or VHDL warning at nios_system_clock_1.v(263): conditional expression evaluates to a constant" {  } { { "nios_system_clock_1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316677 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_1.v(272) " "Verilog HDL or VHDL warning at nios_system_clock_1.v(272): conditional expression evaluates to a constant" {  } { { "nios_system_clock_1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316677 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_clock_1.v(281) " "Verilog HDL or VHDL warning at nios_system_clock_1.v(281): conditional expression evaluates to a constant" {  } { { "nios_system_clock_1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223316678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_1 nios_system:NIOS\|nios_system_clock_1:the_nios_system_clock_1 " "Elaborating entity \"nios_system_clock_1\" for hierarchy \"nios_system:NIOS\|nios_system_clock_1:the_nios_system_clock_1\"" {  } { { "nios_system.v" "the_nios_system_clock_1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_1_edge_to_pulse nios_system:NIOS\|nios_system_clock_1:the_nios_system_clock_1\|nios_system_clock_1_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"nios_system_clock_1_edge_to_pulse\" for hierarchy \"nios_system:NIOS\|nios_system_clock_1:the_nios_system_clock_1\|nios_system_clock_1_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "nios_system_clock_1.v" "read_done_edge_to_pulse" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_1_slave_FSM nios_system:NIOS\|nios_system_clock_1:the_nios_system_clock_1\|nios_system_clock_1_slave_FSM:slave_FSM " "Elaborating entity \"nios_system_clock_1_slave_FSM\" for hierarchy \"nios_system:NIOS\|nios_system_clock_1:the_nios_system_clock_1\|nios_system_clock_1_slave_FSM:slave_FSM\"" {  } { { "nios_system_clock_1.v" "slave_FSM" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_1_master_FSM nios_system:NIOS\|nios_system_clock_1:the_nios_system_clock_1\|nios_system_clock_1_master_FSM:master_FSM " "Elaborating entity \"nios_system_clock_1_master_FSM\" for hierarchy \"nios_system:NIOS\|nios_system_clock_1:the_nios_system_clock_1\|nios_system_clock_1_master_FSM:master_FSM\"" {  } { { "nios_system_clock_1.v" "master_FSM" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clock_1_bit_pipe nios_system:NIOS\|nios_system_clock_1:the_nios_system_clock_1\|nios_system_clock_1_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"nios_system_clock_1_bit_pipe\" for hierarchy \"nios_system:NIOS\|nios_system_clock_1:the_nios_system_clock_1\|nios_system_clock_1_bit_pipe:endofpacket_bit_pipe\"" {  } { { "nios_system_clock_1.v" "endofpacket_bit_pipe" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system_clock_1.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2_0_s1_arbitrator nios_system:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1 " "Elaborating entity \"onchip_memory2_0_s1_arbitrator\" for hierarchy \"nios_system:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\"" {  } { { "nios_system.v" "the_onchip_memory2_0_s1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_memory2_0.v 1 1 " "Using design file onchip_memory2_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_memory2_0 " "Found entity 1: onchip_memory2_0" {  } { { "onchip_memory2_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223316924 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223316924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2_0 nios_system:NIOS\|onchip_memory2_0:the_onchip_memory2_0 " "Elaborating entity \"onchip_memory2_0\" for hierarchy \"nios_system:NIOS\|onchip_memory2_0:the_onchip_memory2_0\"" {  } { { "nios_system.v" "the_onchip_memory2_0" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/onchip_memory2_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223316959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/onchip_memory2_0.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223316996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_memory2_0.hex " "Parameter \"init_file\" = \"onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223316997 ""}  } { { "onchip_memory2_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/onchip_memory2_0.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223316997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lcc1 " "Found entity 1: altsyncram_lcc1" {  } { { "db/altsyncram_lcc1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_lcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223317170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223317170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lcc1 nios_system:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lcc1:auto_generated " "Elaborating entity \"altsyncram_lcc1\" for hierarchy \"nios_system:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lcc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223317172 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 1024 C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/onchip_memory2_0.hex " "Memory depth (4096) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/onchip_memory2_0.hex\" -- setting initial value for remaining addresses to 0" {  } { { "onchip_memory2_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/onchip_memory2_0.v" 96 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1409223317211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output1_s1_arbitrator nios_system:NIOS\|output1_s1_arbitrator:the_output1_s1 " "Elaborating entity \"output1_s1_arbitrator\" for hierarchy \"nios_system:NIOS\|output1_s1_arbitrator:the_output1_s1\"" {  } { { "nios_system.v" "the_output1_s1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223317483 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output1.v 1 1 " "Using design file output1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 output1 " "Found entity 1: output1" {  } { { "output1.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/output1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223317529 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223317529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output1 nios_system:NIOS\|output1:the_output1 " "Elaborating entity \"output1\" for hierarchy \"nios_system:NIOS\|output1:the_output1\"" {  } { { "nios_system.v" "the_output1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223317531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_s1_arbitrator nios_system:NIOS\|sdram_0_s1_arbitrator:the_sdram_0_s1 " "Elaborating entity \"sdram_0_s1_arbitrator\" for hierarchy \"nios_system:NIOS\|sdram_0_s1_arbitrator:the_sdram_0_s1\"" {  } { { "nios_system.v" "the_sdram_0_s1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223317552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module nios_system:NIOS\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1 " "Elaborating entity \"rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module\" for hierarchy \"nios_system:NIOS\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1\"" {  } { { "nios_system.v" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 4890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223317600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module nios_system:NIOS\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1 " "Elaborating entity \"rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module\" for hierarchy \"nios_system:NIOS\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1\"" {  } { { "nios_system.v" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 4928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223317637 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_0.v 2 2 " "Using design file sdram_0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_0_input_efifo_module " "Found entity 1: sdram_0_input_efifo_module" {  } { { "sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223317695 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_0 " "Found entity 2: sdram_0" {  } { { "sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/sdram_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223317695 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223317695 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(316) " "Verilog HDL or VHDL warning at sdram_0.v(316): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/sdram_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223317698 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(326) " "Verilog HDL or VHDL warning at sdram_0.v(326): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/sdram_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223317699 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(336) " "Verilog HDL or VHDL warning at sdram_0.v(336): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/sdram_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223317699 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(680) " "Verilog HDL or VHDL warning at sdram_0.v(680): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/sdram_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1409223317705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0 nios_system:NIOS\|sdram_0:the_sdram_0 " "Elaborating entity \"sdram_0\" for hierarchy \"nios_system:NIOS\|sdram_0:the_sdram_0\"" {  } { { "nios_system.v" "the_sdram_0" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223317707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_input_efifo_module nios_system:NIOS\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module " "Elaborating entity \"sdram_0_input_efifo_module\" for hierarchy \"nios_system:NIOS\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\"" {  } { { "sdram_0.v" "the_sdram_0_input_efifo_module" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/sdram_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223317973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator nios_system:NIOS\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"nios_system:NIOS\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "nios_system.v" "the_sysid_control_slave" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223318033 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.v 1 1 " "Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Found entity 1: sysid" {  } { { "sysid.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223318076 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409223318076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid nios_system:NIOS\|sysid:the_sysid " "Elaborating entity \"sysid\" for hierarchy \"nios_system:NIOS\|sysid:the_sysid\"" {  } { { "nios_system.v" "the_sysid" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223318078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_arbitrator nios_system:NIOS\|video_character_buffer_with_dma_0_avalon_char_buffer_slave_arbitrator:the_video_character_buffer_with_dma_0_avalon_char_buffer_slave " "Elaborating entity \"video_character_buffer_with_dma_0_avalon_char_buffer_slave_arbitrator\" for hierarchy \"nios_system:NIOS\|video_character_buffer_with_dma_0_avalon_char_buffer_slave_arbitrator:the_video_character_buffer_with_dma_0_avalon_char_buffer_slave\"" {  } { { "nios_system.v" "the_video_character_buffer_with_dma_0_avalon_char_buffer_slave" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223318097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_character_buffer_with_dma_0_avalon_char_control_slave_arbitrator nios_system:NIOS\|video_character_buffer_with_dma_0_avalon_char_control_slave_arbitrator:the_video_character_buffer_with_dma_0_avalon_char_control_slave " "Elaborating entity \"video_character_buffer_with_dma_0_avalon_char_control_slave_arbitrator\" for hierarchy \"nios_system:NIOS\|video_character_buffer_with_dma_0_avalon_char_control_slave_arbitrator:the_video_character_buffer_with_dma_0_avalon_char_control_slave\"" {  } { { "nios_system.v" "the_video_character_buffer_with_dma_0_avalon_char_control_slave" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223318179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_character_buffer_with_dma_0_avalon_char_source_arbitrator nios_system:NIOS\|video_character_buffer_with_dma_0_avalon_char_source_arbitrator:the_video_character_buffer_with_dma_0_avalon_char_source " "Elaborating entity \"video_character_buffer_with_dma_0_avalon_char_source_arbitrator\" for hierarchy \"nios_system:NIOS\|video_character_buffer_with_dma_0_avalon_char_source_arbitrator:the_video_character_buffer_with_dma_0_avalon_char_source\"" {  } { { "nios_system.v" "the_video_character_buffer_with_dma_0_avalon_char_source" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223318214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_character_buffer_with_dma_0 nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0 " "Elaborating entity \"video_character_buffer_with_dma_0\" for hierarchy \"nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\"" {  } { { "nios_system.v" "the_video_character_buffer_with_dma_0" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223318229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/video_character_buffer_with_dma_0.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223318476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/video_character_buffer_with_dma_0.v" 378 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223318513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318515 ""}  } { { "video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/video_character_buffer_with_dma_0.v" 378 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223318515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ga72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ga72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ga72 " "Found entity 1: altsyncram_ga72" {  } { { "db/altsyncram_ga72.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_ga72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223318672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223318672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ga72 nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_ga72:auto_generated " "Elaborating entity \"altsyncram_ga72\" for hierarchy \"nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_ga72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223318674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "video_character_buffer_with_dma_0.v" "Character_Rom" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/video_character_buffer_with_dma_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223318726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "../../../../../../altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_128_character_rom.v" "character_data_rom" { Text "C:/altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223318762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "../../../../../../altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_128_character_rom.v" "" { Text "C:/altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409223318797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409223318798 ""}  } { { "../../../../../../altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_128_character_rom.v" "" { Text "C:/altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_character_buffer_with_dma/hdl/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409223318798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdi1 " "Found entity 1: altsyncram_qdi1" {  } { { "db/altsyncram_qdi1.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qdi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409223318939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409223318939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qdi1 nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_qdi1:auto_generated " "Elaborating entity \"altsyncram_qdi1\" for hierarchy \"nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_qdi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223318941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_vga_controller_0_avalon_vga_sink_arbitrator nios_system:NIOS\|video_vga_controller_0_avalon_vga_sink_arbitrator:the_video_vga_controller_0_avalon_vga_sink " "Elaborating entity \"video_vga_controller_0_avalon_vga_sink_arbitrator\" for hierarchy \"nios_system:NIOS\|video_vga_controller_0_avalon_vga_sink_arbitrator:the_video_vga_controller_0_avalon_vga_sink\"" {  } { { "nios_system.v" "the_video_vga_controller_0_avalon_vga_sink" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223319034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_vga_controller_0 nios_system:NIOS\|video_vga_controller_0:the_video_vga_controller_0 " "Elaborating entity \"video_vga_controller_0\" for hierarchy \"nios_system:NIOS\|video_vga_controller_0:the_video_vga_controller_0\"" {  } { { "nios_system.v" "the_video_vga_controller_0" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223319061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing nios_system:NIOS\|video_vga_controller_0:the_video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"nios_system:NIOS\|video_vga_controller_0:the_video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "video_vga_controller_0.v" "VGA_Timing" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/video_vga_controller_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223319092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "../../../../../../altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" "" { Text "C:/altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409223319098 "|NES_FPGA|nios_system:NIOS|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "../../../../../../altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" "" { Text "C:/altera/ip/University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/hdl/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409223319098 "|NES_FPGA|nios_system:NIOS|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_reset_clk_0_domain_synch_module nios_system:NIOS\|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch " "Elaborating entity \"nios_system_reset_clk_0_domain_synch_module\" for hierarchy \"nios_system:NIOS\|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch\"" {  } { { "nios_system.v" "nios_system_reset_clk_0_domain_synch" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223319142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_reset_vga_clock_domain_synch_module nios_system:NIOS\|nios_system_reset_vga_clock_domain_synch_module:nios_system_reset_vga_clock_domain_synch " "Elaborating entity \"nios_system_reset_vga_clock_domain_synch_module\" for hierarchy \"nios_system:NIOS\|nios_system_reset_vga_clock_domain_synch_module:nios_system_reset_vga_clock_domain_synch\"" {  } { { "nios_system.v" "nios_system_reset_vga_clock_domain_synch" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409223319159 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/video_character_buffer_with_dma_0.v" 378 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1409223320829 "|NES_FPGA|nios_system:NIOS|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/clocks.v" 163 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1409223321155 "|NES_FPGA|nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_ga72:auto_generated\|q_a\[7\] " "Synthesized away node \"nios_system:NIOS\|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_ga72:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ga72.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_ga72.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/video_character_buffer_with_dma_0.v" 378 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 7285 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|video_character_buffer_with_dma_0:the_video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_ga72:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[0\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[1\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[2\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[3\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[4\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[5\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[6\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[7\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[8\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[9\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[10\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[11\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[12\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[13\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[14\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[15\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[16\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[17\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[18\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[19\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[20\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[21\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[22\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[23\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[24\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[25\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[26\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[27\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[28\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[29\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[30\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[31\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[32\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[33\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[34\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[35\] " "Synthesized away node \"nios_system:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2535 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 2696 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3099 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4799 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6800 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1409223323625 "|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1409223323625 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1409223323625 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1409223343719 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1409223344222 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1409223344222 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1409223344222 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409223344223 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1409223344223 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/sdram_0.v" 440 -1 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 1131 -1 0 } } { "sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/sdram_0.v" 354 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 4174 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3201 -1 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 897 -1 0 } } { "jtag_uart_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 561 -1 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 3941 -1 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 4292 -1 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 4983 -1 0 } } { "sdram_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/sdram_0.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 385 -1 0 } } { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" 260 -1 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 711 -1 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 3302 -1 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 4756 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 3773 -1 0 } } { "jtag_uart_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/jtag_uart_0.v" 606 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/cpu_0.v" 591 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" 319 -1 0 } } { "../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 77 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1409223344660 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1409223344661 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1409223353134 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1409223353134 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1409223353134 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223353140 "|NES_FPGA|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1409223353140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1409223355105 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "74 " "74 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1409223365672 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1409223366147 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1409223366147 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409223366424 "|NES_FPGA|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1409223366424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1409223366805 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/NES_FPGA.map.smsg " "Generated suppressed messages file C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/NES_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1409223368059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1409223370472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1409223370472 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "nios_system:NIOS\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|altpll_0vb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"nios_system:NIOS\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|altpll_0vb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_0vb2.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altpll_0vb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clocks.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/clocks.v" 163 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6612 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "" 0 -1 1409223371185 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "nios_system:NIOS\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|altpll_0vb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"nios_system:NIOS\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|altpll_0vb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_0vb2.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/altpll_0vb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clocks.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/clocks.v" 163 0 0 } } { "nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system.v" 6612 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 210 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1409223371186 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409223372149 "|NES_FPGA|SD_WP_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1409223372149 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5193 " "Implemented 5193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1409223372154 ""} { "Info" "ICUT_CUT_TM_OPINS" "143 " "Implemented 143 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1409223372154 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "82 " "Implemented 82 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1409223372154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4783 " "Implemented 4783 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1409223372154 ""} { "Info" "ICUT_CUT_TM_RAMS" "153 " "Implemented 153 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1409223372154 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1409223372154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1409223372154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1409223372439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 28 12:56:12 2014 " "Processing ended: Thu Aug 28 12:56:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1409223372439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1409223372439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1409223372439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1409223372439 ""}
