Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MAC_rx_ctl_behav xil_defaultlib.tb_MAC_rx_ctl xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mac_rx_que_fifo_din' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v:81]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v" Line 1. Module MAC_rx_ctl_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v" Line 4. Module MAC_rx_ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/CRC_check.v" Line 50. Module CRC_chk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v" Line 1. Module MAC_rx_ctl_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v" Line 4. Module MAC_rx_ctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/CRC_check.v" Line 50. Module CRC_chk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAC_rx_ctl
Compiling module xil_defaultlib.CRC_chk
Compiling module xil_defaultlib.MAC_rx_ctl_top
Compiling module xil_defaultlib.tb_MAC_rx_ctl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAC_rx_ctl_behav
