INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_block/SHA1_block.sim/sim_1/synth/timing/counter_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HashIn
INFO: [VRFC 10-311] analyzing module MsgIn
INFO: [VRFC 10-311] analyzing module SHA1Core
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module counter_0
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_block/SHA1_block.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
