                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       
    1:    4:-       |   4:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:    4:-       |   4:-       |   4:-       |   0:-       |   0:-       
    3:    4:-       |   4:-       |   4:-       |   4:-       |   0:-       
    4:    4:-       |   4:-       |   4:-       |   4:-       |   4:-       
    5:    4:-       |   4:-       |   4:-       |   4:-       |   4:-       
    6:    4:lda     |   4:-       |   4:-       |   4:-       |   4:-       
    7:    8:-       |   4:lda     |   4:-       |   4:-       |   4:-       
    8:    8:-       |   8:-       |   4:lda     |   4:-       |   4:-       
    9:    8:-       |   8:-       |   8:-       |   4:lda     |   4:-       
   10:    8:-       |   8:-       |   8:-       |   8:-       |   4:lda     r2=0  
   11:    8:lda     |   8:-       |   8:-       |   8:-       |   8:-       
   12:   12:-       |   8:lda     |   8:-       |   8:-       |   8:-       
   13:   12:-       |  12:-       |   8:lda     |   8:-       |   8:-       BUS_LOAD  MEM[8] accepted 1
   14:   12:-       |  12:-       |  12:-       |   8:lda     |   8:-       
   15:   12:-       |  12:-       |  12:-       |  12:-       |   8:lda     r3=4096  
   16:   12:-       |  12:-       |  12:-       |  12:-       |  12:-       
   17:   12:-       |  12:-       |  12:-       |  12:-       |  12:-       
   18:   12:blbs    |  12:-       |  12:-       |  12:-       |  12:-       
   19:   16:-       |  12:blbs    |  12:-       |  12:-       |  12:-       
   20:   16:-       |  16:-       |  12:blbs    |  12:-       |  12:-       
   21:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
   22:   16:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
   23:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
   24:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
   25:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       BUS_LOAD  MEM[16] accepted 1
   26:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4096] = 0 accepted 2
   27:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
   28:   20:-       |  20:-       |  20:-       |  20:-       |  20:-       
   29:   20:-       |  20:-       |  20:-       |  20:-       |  20:-       
   30:   20:addq    |  20:-       |  20:-       |  20:-       |  20:-       
   31:   24:-       |  20:addq    |  20:-       |  20:-       |  20:-       
   32:   24:-       |  24:-       |  20:addq    |  20:-       |  20:-       
   33:   24:-       |  24:-       |  24:-       |  20:addq    |  20:-       
   34:   24:-       |  24:-       |  24:-       |  24:-       |  20:addq    r3=4104  
   35:   24:addq    |  24:-       |  24:-       |  24:-       |  24:-       
   36:   28:-       |  24:addq    |  24:-       |  24:-       |  24:-       
   37:   28:-       |  28:-       |  24:addq    |  24:-       |  24:-       BUS_LOAD  MEM[24] accepted 1
   38:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
   39:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=1  
   40:   28:-       |  28:-       |  28:-       |  28:-       |  28:-       
   41:   28:-       |  28:-       |  28:-       |  28:-       |  28:-       
   42:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
   43:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
   44:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
   45:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
   46:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
   47:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
   48:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
   49:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
   50:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
   51:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
   52:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
   53:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
   54:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
   55:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
   56:   24:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
   57:   24:addq    |  24:-       |  16:-       |  16:-       |  16:-       
   58:   28:-       |  24:addq    |  24:-       |  16:-       |  16:-       
   59:   28:-       |  28:-       |  24:addq    |  24:-       |  16:-       
   60:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
   61:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=2  
   62:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
   63:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
   64:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
   65:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
   66:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
   67:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
   68:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
   69:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
   70:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
   71:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
   72:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
   73:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
   74:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
   75:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
   76:   16:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
   77:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
   78:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
   79:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
   80:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4104] = 2 accepted 1
   81:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
   82:   20:addq    |  20:-       |  20:-       |  20:-       |  20:-       
   83:   24:-       |  20:addq    |  20:-       |  20:-       |  20:-       
   84:   24:-       |  24:-       |  20:addq    |  20:-       |  20:-       
   85:   24:-       |  24:-       |  24:-       |  20:addq    |  20:-       
   86:   24:-       |  24:-       |  24:-       |  24:-       |  20:addq    r3=4112  
   87:   24:addq    |  24:-       |  24:-       |  24:-       |  24:-       
   88:   28:-       |  24:addq    |  24:-       |  24:-       |  24:-       
   89:   28:-       |  28:-       |  24:addq    |  24:-       |  24:-       
   90:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
   91:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=3  
   92:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
   93:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
   94:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
   95:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
   96:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
   97:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
   98:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
   99:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  100:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  101:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  102:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
  103:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
  104:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
  105:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
  106:   24:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
  107:   24:addq    |  24:-       |  16:-       |  16:-       |  16:-       
  108:   28:-       |  24:addq    |  24:-       |  16:-       |  16:-       
  109:   28:-       |  28:-       |  24:addq    |  24:-       |  16:-       
  110:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
  111:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=4  
  112:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
  113:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
  114:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
  115:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
  116:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
  117:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
  118:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
  119:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  120:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  121:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  122:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
  123:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
  124:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
  125:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
  126:   16:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
  127:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  128:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  129:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  130:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4112] = 4 accepted 1
  131:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  132:   20:addq    |  20:-       |  20:-       |  20:-       |  20:-       
  133:   24:-       |  20:addq    |  20:-       |  20:-       |  20:-       
  134:   24:-       |  24:-       |  20:addq    |  20:-       |  20:-       
  135:   24:-       |  24:-       |  24:-       |  20:addq    |  20:-       
  136:   24:-       |  24:-       |  24:-       |  24:-       |  20:addq    r3=4120  
  137:   24:addq    |  24:-       |  24:-       |  24:-       |  24:-       
  138:   28:-       |  24:addq    |  24:-       |  24:-       |  24:-       
  139:   28:-       |  28:-       |  24:addq    |  24:-       |  24:-       
  140:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
  141:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=5  
  142:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
  143:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
  144:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
  145:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
  146:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
  147:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
  148:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
  149:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  150:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  151:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  152:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
  153:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
  154:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
  155:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
  156:   24:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
  157:   24:addq    |  24:-       |  16:-       |  16:-       |  16:-       
  158:   28:-       |  24:addq    |  24:-       |  16:-       |  16:-       
  159:   28:-       |  28:-       |  24:addq    |  24:-       |  16:-       
  160:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
  161:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=6  
  162:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
  163:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
  164:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
  165:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
  166:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
  167:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
  168:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
  169:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  170:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  171:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  172:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
  173:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
  174:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
  175:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
  176:   16:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
  177:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  178:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  179:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  180:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4120] = 6 accepted 1
  181:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  182:   20:addq    |  20:-       |  20:-       |  20:-       |  20:-       
  183:   24:-       |  20:addq    |  20:-       |  20:-       |  20:-       
  184:   24:-       |  24:-       |  20:addq    |  20:-       |  20:-       
  185:   24:-       |  24:-       |  24:-       |  20:addq    |  20:-       
  186:   24:-       |  24:-       |  24:-       |  24:-       |  20:addq    r3=4128  
  187:   24:addq    |  24:-       |  24:-       |  24:-       |  24:-       
  188:   28:-       |  24:addq    |  24:-       |  24:-       |  24:-       
  189:   28:-       |  28:-       |  24:addq    |  24:-       |  24:-       
  190:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
  191:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=7  
  192:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
  193:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
  194:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
  195:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
  196:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
  197:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
  198:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
  199:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  200:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  201:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  202:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
  203:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
  204:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
  205:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
  206:   24:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
  207:   24:addq    |  24:-       |  16:-       |  16:-       |  16:-       
  208:   28:-       |  24:addq    |  24:-       |  16:-       |  16:-       
  209:   28:-       |  28:-       |  24:addq    |  24:-       |  16:-       
  210:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
  211:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=8  
  212:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
  213:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
  214:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
  215:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
  216:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
  217:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
  218:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
  219:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  220:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  221:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  222:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
  223:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
  224:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
  225:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
  226:   16:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
  227:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  228:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  229:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  230:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4128] = 8 accepted 1
  231:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  232:   20:addq    |  20:-       |  20:-       |  20:-       |  20:-       
  233:   24:-       |  20:addq    |  20:-       |  20:-       |  20:-       
  234:   24:-       |  24:-       |  20:addq    |  20:-       |  20:-       
  235:   24:-       |  24:-       |  24:-       |  20:addq    |  20:-       
  236:   24:-       |  24:-       |  24:-       |  24:-       |  20:addq    r3=4136  
  237:   24:addq    |  24:-       |  24:-       |  24:-       |  24:-       
  238:   28:-       |  24:addq    |  24:-       |  24:-       |  24:-       
  239:   28:-       |  28:-       |  24:addq    |  24:-       |  24:-       
  240:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
  241:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=9  
  242:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
  243:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
  244:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
  245:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
  246:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
  247:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
  248:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
  249:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  250:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  251:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  252:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
  253:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
  254:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
  255:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
  256:   24:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
  257:   24:addq    |  24:-       |  16:-       |  16:-       |  16:-       
  258:   28:-       |  24:addq    |  24:-       |  16:-       |  16:-       
  259:   28:-       |  28:-       |  24:addq    |  24:-       |  16:-       
  260:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
  261:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=10  
  262:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
  263:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
  264:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
  265:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
  266:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
  267:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
  268:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
  269:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  270:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  271:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  272:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
  273:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
  274:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
  275:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
  276:   16:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
  277:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  278:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  279:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  280:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4136] = 10 accepted 1
  281:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  282:   20:addq    |  20:-       |  20:-       |  20:-       |  20:-       
  283:   24:-       |  20:addq    |  20:-       |  20:-       |  20:-       
  284:   24:-       |  24:-       |  20:addq    |  20:-       |  20:-       
  285:   24:-       |  24:-       |  24:-       |  20:addq    |  20:-       
  286:   24:-       |  24:-       |  24:-       |  24:-       |  20:addq    r3=4144  
  287:   24:addq    |  24:-       |  24:-       |  24:-       |  24:-       
  288:   28:-       |  24:addq    |  24:-       |  24:-       |  24:-       
  289:   28:-       |  28:-       |  24:addq    |  24:-       |  24:-       
  290:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
  291:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=11  
  292:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
  293:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
  294:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
  295:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
  296:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
  297:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
  298:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
  299:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  300:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  301:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  302:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
  303:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
  304:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
  305:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
  306:   24:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
  307:   24:addq    |  24:-       |  16:-       |  16:-       |  16:-       
  308:   28:-       |  24:addq    |  24:-       |  16:-       |  16:-       
  309:   28:-       |  28:-       |  24:addq    |  24:-       |  16:-       
  310:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
  311:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=12  
  312:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
  313:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
  314:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
  315:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
  316:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
  317:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
  318:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
  319:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  320:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  321:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  322:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
  323:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
  324:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
  325:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
  326:   16:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
  327:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  328:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  329:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  330:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4144] = 12 accepted 1
  331:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  332:   20:addq    |  20:-       |  20:-       |  20:-       |  20:-       
  333:   24:-       |  20:addq    |  20:-       |  20:-       |  20:-       
  334:   24:-       |  24:-       |  20:addq    |  20:-       |  20:-       
  335:   24:-       |  24:-       |  24:-       |  20:addq    |  20:-       
  336:   24:-       |  24:-       |  24:-       |  24:-       |  20:addq    r3=4152  
  337:   24:addq    |  24:-       |  24:-       |  24:-       |  24:-       
  338:   28:-       |  24:addq    |  24:-       |  24:-       |  24:-       
  339:   28:-       |  28:-       |  24:addq    |  24:-       |  24:-       
  340:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
  341:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=13  
  342:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
  343:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
  344:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
  345:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
  346:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
  347:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
  348:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
  349:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  350:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  351:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  352:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
  353:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
  354:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
  355:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
  356:   24:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
  357:   24:addq    |  24:-       |  16:-       |  16:-       |  16:-       
  358:   28:-       |  24:addq    |  24:-       |  16:-       |  16:-       
  359:   28:-       |  28:-       |  24:addq    |  24:-       |  16:-       
  360:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
  361:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=14  
  362:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
  363:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
  364:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
  365:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
  366:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
  367:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
  368:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
  369:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  370:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  371:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  372:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
  373:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
  374:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
  375:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
  376:   16:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
  377:   16:stq     |  16:-       |  16:-       |  16:-       |  16:-       
  378:   20:-       |  16:stq     |  16:-       |  16:-       |  16:-       
  379:   20:-       |  20:-       |  16:stq     |  16:-       |  16:-       
  380:   20:-       |  20:-       |  20:-       |  16:stq     |  16:-       BUS_STORE MEM[4152] = 14 accepted 1
  381:   20:-       |  20:-       |  20:-       |  20:-       |  16:stq     
  382:   20:addq    |  20:-       |  20:-       |  20:-       |  20:-       
  383:   24:-       |  20:addq    |  20:-       |  20:-       |  20:-       
  384:   24:-       |  24:-       |  20:addq    |  20:-       |  20:-       
  385:   24:-       |  24:-       |  24:-       |  20:addq    |  20:-       
  386:   24:-       |  24:-       |  24:-       |  24:-       |  20:addq    r3=4160  
  387:   24:addq    |  24:-       |  24:-       |  24:-       |  24:-       
  388:   28:-       |  24:addq    |  24:-       |  24:-       |  24:-       
  389:   28:-       |  28:-       |  24:addq    |  24:-       |  24:-       
  390:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
  391:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=15  
  392:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
  393:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
  394:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
  395:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
  396:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=1  
  397:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
  398:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
  399:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  400:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  401:   12:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  402:   12:blbs    |  12:-       |  36:-       |  36:-       |  36:-       
  403:   16:-       |  12:blbs    |  12:-       |  36:-       |  36:-       
  404:   16:-       |  16:-       |  12:blbs    |  12:-       |  36:-       
  405:   16:-       |  16:-       |  16:-       |  12:blbs    |  12:-       
  406:   24:-       |  16:-       |  16:-       |  16:-       |  12:blbs    
  407:   24:addq    |  24:-       |  16:-       |  16:-       |  16:-       
  408:   28:-       |  24:addq    |  24:-       |  16:-       |  16:-       
  409:   28:-       |  28:-       |  24:addq    |  24:-       |  16:-       
  410:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       
  411:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r2=16  
  412:   28:cmple   |  28:-       |  28:-       |  28:-       |  28:-       
  413:   32:-       |  28:cmple   |  28:-       |  28:-       |  28:-       
  414:   32:-       |  32:-       |  28:cmple   |  28:-       |  28:-       
  415:   32:-       |  32:-       |  32:-       |  28:cmple   |  28:-       
  416:   32:-       |  32:-       |  32:-       |  32:-       |  28:cmple   r1=0  
  417:   32:bne     |  32:-       |  32:-       |  32:-       |  32:-       
  418:   36:-       |  32:bne     |  32:-       |  32:-       |  32:-       
  419:   36:-       |  36:-       |  32:bne     |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
  420:   36:-       |  36:-       |  36:-       |  32:bne     |  32:-       
  421:   36:-       |  36:-       |  36:-       |  36:-       |  32:bne     
  422:   36:-       |  36:-       |  36:-       |  36:-       |  36:-       
  423:   36:-       |  36:-       |  36:-       |  36:-       |  36:-       
  424:   36:halt    |  36:-       |  36:-       |  36:-       |  36:-       
  425:   40:-       |  36:halt    |  36:-       |  36:-       |  36:-       
  426:   40:-       |  40:-       |  36:halt    |  36:-       |  36:-       
  427:   40:-       |  40:-       |  40:-       |  36:halt    |  36:-       
  428:   40:-       |  40:-       |  40:-       |  40:-       |  36:halt    
