# simple-risc-v
RISC-V + Aseembly "compiler" | Languages: Verilog, Python
