// Seed: 2389200878
module module_0 (
    input wire id_0,
    input wire id_1,
    output tri0 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    output tri0 id_7,
    input wand id_8,
    input tri1 id_9
);
  wire \id_11 ;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri  id_1,
    output wor  id_2
);
  wire id_4, id_5, id_6, id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1
  );
  assign modCall_1.id_3 = 0;
  assign id_2 = 1'h0;
  wire id_8;
endmodule
