// Seed: 352306075
module module_0;
  generate
    wire id_1;
    wire id_3;
    wire id_4, id_5;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  inout wire id_38;
  output wire id_37;
  output wire id_36;
  input wire id_35;
  output wire id_34;
  inout wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  input wire id_29;
  inout wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_39;
  module_0 modCall_1 ();
  final
    if (1) id_31 <= id_17;
    else
      assume ($display(
          id_7, -1, (id_22) - id_7, id_4, id_8, id_16, -1 ? id_20 - -1 - -1 : id_29
      ))
        if (id_6 & 1) id_34 = 1;
        else begin : LABEL_0
          id_9  <= 1'h0;
          id_38 <= -1;
          id_9  <= 1;
        end
  wire id_40;
  wire id_41, id_42;
  wire id_43;
endmodule
