// Seed: 1125928015
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2 - id_1;
  module_0();
endmodule
module module_2;
  assign id_1[1] = id_1;
  assign id_1[1] = id_1;
  module_0();
  wire id_2, id_3;
  logic [7:0] id_4 = id_1;
endmodule
module module_3 (
    input logic id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wand id_3,
    input supply0 id_4
);
  assign id_6 = 1;
  module_0();
  wire id_7;
  initial begin
    if (1'b0) id_6 = id_6;
    else begin : id_8
      wait (1);
      id_8 <= 1;
      $display(1 ** 1 - id_4);
    end
    id_6 <= id_0;
  end
endmodule
