/*
 * Copyright (C) 2015 Spreadtrum Communications Inc.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 */


#ifndef _ANLG_PHY_G8_REG_H
#define _ANLG_PHY_G8_REG_H

#define CTL_BASE_ANLG_PHY_G8 SPRD_ANLG_PHY_G8


#define REG_ANLG_PHY_G8_ANALOG_DSI_0_CTRL_REG0              ( CTL_BASE_ANLG_PHY_G8 + 0x0000 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_0_CTRL_REG1              ( CTL_BASE_ANLG_PHY_G8 + 0x0004 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_0_CTRL_REG2              ( CTL_BASE_ANLG_PHY_G8 + 0x0008 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_0_CTRL_REG3              ( CTL_BASE_ANLG_PHY_G8 + 0x000C )
#define REG_ANLG_PHY_G8_ANALOG_DSI_0_CTRL_REG4              ( CTL_BASE_ANLG_PHY_G8 + 0x0010 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_0_CTRL_REG5              ( CTL_BASE_ANLG_PHY_G8 + 0x0014 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_0_RESET_CTRL_0           ( CTL_BASE_ANLG_PHY_G8 + 0x0018 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_0_WRAP_GLUE_CTRL         ( CTL_BASE_ANLG_PHY_G8 + 0x001C )
#define REG_ANLG_PHY_G8_ANALOG_DSI_0_26M_RECEIVER_CTRL      ( CTL_BASE_ANLG_PHY_G8 + 0x0020 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_0_WRAP_GLUE_CTRL2        ( CTL_BASE_ANLG_PHY_G8 + 0x0024 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_0_DUMY_RW0               ( CTL_BASE_ANLG_PHY_G8 + 0x0028 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_0_DUMY_RO0               ( CTL_BASE_ANLG_PHY_G8 + 0x002C )
#define REG_ANLG_PHY_G8_ANALOG_DSI_0_REG_SEL_CFG_0          ( CTL_BASE_ANLG_PHY_G8 + 0x0030 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_1_CTRL_REG0              ( CTL_BASE_ANLG_PHY_G8 + 0x0034 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_1_CTRL_REG1              ( CTL_BASE_ANLG_PHY_G8 + 0x0038 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_1_CTRL_REG2              ( CTL_BASE_ANLG_PHY_G8 + 0x003C )
#define REG_ANLG_PHY_G8_ANALOG_DSI_1_CTRL_REG3              ( CTL_BASE_ANLG_PHY_G8 + 0x0040 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_1_CTRL_REG4              ( CTL_BASE_ANLG_PHY_G8 + 0x0044 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_1_CTRL_REG5              ( CTL_BASE_ANLG_PHY_G8 + 0x0048 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_1_RESET_CTRL_0           ( CTL_BASE_ANLG_PHY_G8 + 0x004C )
#define REG_ANLG_PHY_G8_ANALOG_DSI_1_WRAP_GLUE_CTRL         ( CTL_BASE_ANLG_PHY_G8 + 0x0050 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_1_26M_RECEIVER_CTRL      ( CTL_BASE_ANLG_PHY_G8 + 0x0054 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_1_WRAP_GLUE_CTRL2        ( CTL_BASE_ANLG_PHY_G8 + 0x0058 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_1_DUMY_RW0               ( CTL_BASE_ANLG_PHY_G8 + 0x005C )
#define REG_ANLG_PHY_G8_ANALOG_DSI_1_DUMY_RO0               ( CTL_BASE_ANLG_PHY_G8 + 0x0060 )
#define REG_ANLG_PHY_G8_ANALOG_DSI_1_REG_SEL_CFG_0          ( CTL_BASE_ANLG_PHY_G8 + 0x0064 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_0_PWR_CTRL_REG0          ( CTL_BASE_ANLG_PHY_G8 + 0x0068 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_0_CTRL_REG0              ( CTL_BASE_ANLG_PHY_G8 + 0x006C )
#define REG_ANLG_PHY_G8_ANALOG_CSI_0_CTRL_REG1              ( CTL_BASE_ANLG_PHY_G8 + 0x0070 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_0_CTRL_REG2              ( CTL_BASE_ANLG_PHY_G8 + 0x0074 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_0_CTRL_REG3              ( CTL_BASE_ANLG_PHY_G8 + 0x0078 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_0_CTRL_REG4              ( CTL_BASE_ANLG_PHY_G8 + 0x007C )
#define REG_ANLG_PHY_G8_ANALOG_CSI_0_CTRL_REG5              ( CTL_BASE_ANLG_PHY_G8 + 0x0080 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_0_RESET_CTRL_0           ( CTL_BASE_ANLG_PHY_G8 + 0x0084 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_0_DUMY_RW0               ( CTL_BASE_ANLG_PHY_G8 + 0x0088 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_0_DUMY_RO0               ( CTL_BASE_ANLG_PHY_G8 + 0x008C )
#define REG_ANLG_PHY_G8_ANALOG_CSI_0_REG_SEL_CFG_0          ( CTL_BASE_ANLG_PHY_G8 + 0x0090 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_1_PWR_CTRL_REG0          ( CTL_BASE_ANLG_PHY_G8 + 0x0094 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_1_CTRL_REG0              ( CTL_BASE_ANLG_PHY_G8 + 0x0098 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_1_CTRL_REG1              ( CTL_BASE_ANLG_PHY_G8 + 0x009C )
#define REG_ANLG_PHY_G8_ANALOG_CSI_1_CTRL_REG2              ( CTL_BASE_ANLG_PHY_G8 + 0x00A0 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_1_CTRL_REG3              ( CTL_BASE_ANLG_PHY_G8 + 0x00A4 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_1_CTRL_REG4              ( CTL_BASE_ANLG_PHY_G8 + 0x00A8 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_1_CTRL_REG5              ( CTL_BASE_ANLG_PHY_G8 + 0x00AC )
#define REG_ANLG_PHY_G8_ANALOG_CSI_1_RESET_CTRL_0           ( CTL_BASE_ANLG_PHY_G8 + 0x00B0 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_1_DUMY_RW0               ( CTL_BASE_ANLG_PHY_G8 + 0x00B4 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_1_DUMY_RO0               ( CTL_BASE_ANLG_PHY_G8 + 0x00B8 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_1_REG_SEL_CFG_0          ( CTL_BASE_ANLG_PHY_G8 + 0x00BC )
#define REG_ANLG_PHY_G8_ANALOG_CSI_2_PWR_CTRL_REG0          ( CTL_BASE_ANLG_PHY_G8 + 0x00C0 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_2_CTRL_REG0              ( CTL_BASE_ANLG_PHY_G8 + 0x00C4 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_2_CTRL_REG1              ( CTL_BASE_ANLG_PHY_G8 + 0x00C8 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_2_CTRL_REG2              ( CTL_BASE_ANLG_PHY_G8 + 0x00CC )
#define REG_ANLG_PHY_G8_ANALOG_CSI_2_CTRL_REG3              ( CTL_BASE_ANLG_PHY_G8 + 0x00D0 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_2_CTRL_REG4              ( CTL_BASE_ANLG_PHY_G8 + 0x00D4 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_2_CTRL_REG5              ( CTL_BASE_ANLG_PHY_G8 + 0x00D8 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_2_RESET_CTRL_0           ( CTL_BASE_ANLG_PHY_G8 + 0x00DC )
#define REG_ANLG_PHY_G8_ANALOG_CSI_2_DUMY_RW0               ( CTL_BASE_ANLG_PHY_G8 + 0x00E0 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_2_DUMY_RO0               ( CTL_BASE_ANLG_PHY_G8 + 0x00E4 )
#define REG_ANLG_PHY_G8_ANALOG_CSI_2_REG_SEL_CFG_0          ( CTL_BASE_ANLG_PHY_G8 + 0x00E8 )

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_0_CTRL_REG0
// Register Offset : 0x0000
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_RST_APB_N                                     BIT(21)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_RST_SYS_N                                     BIT(20)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_PHYFORCEPLL                               BIT(19)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_FTAP_FDFX_POWERGOOD                           BIT(18)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_PLLOK                                     BIT(17)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_RXULPSACTIVENOT_DLN                       BIT(16)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_AFELATCHOUTCP                             BIT(15)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TXLATCHEN_N                               BIT(14)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_LATCHRESET_B                              BIT(13)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_FORCERXMODE                               BIT(12)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TURNDISABLE                               BIT(11)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_FORCETXSTOPMODE(x)                        (((x) & 0xF) << 7)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TXSKEWCALHS(x)                            (((x) & 0xF) << 3)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_FWEN_B                                    BIT(2)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_PGEN                                      BIT(1)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_CTL_PGENOUT                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_0_CTRL_REG1
// Register Offset : 0x0004
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TXREQUESTESC(x)                           (((x) & 0xF) << 21)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TXLPDTESC                                 BIT(20)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TXVALIDESC                                BIT(19)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TXULPSESC_DLN(x)                          (((x) & 0xF) << 15)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TXULPSEXIT_DLN(x)                         (((x) & 0xF) << 11)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TXULPSCLK_CLN                             BIT(10)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TXULPSEXIT_CLN                            BIT(9)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TXTRIGGERESC(x)                           (((x) & 0xF) << 5)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TURNREQUEST                               BIT(4)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TXREQUESTHS(x)                            (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_0_CTRL_REG2
// Register Offset : 0x0008
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_ENABLE_DLN(x)                             (((x) & 0xF) << 10)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_ENABLE_CLN                                BIT(9)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_CTL_TXREQUESTHS_CLN                           BIT(8)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_DAT_TXDATAESC(x)                              (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_0_CTRL_REG3
// Register Offset : 0x000C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_DAT_TXDATAHS(x)                               (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_0_CTRL_REG4
// Register Offset : 0x0010
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_TXREADYESC                                BIT(27)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_TXULPSACTIVENOT_DLN(x)                    (((x) & 0xF) << 23)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_TXULPSACTIVENOT_CLN                       BIT(22)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_ERRCONTENTIONLP0                          BIT(21)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_ERRCONTENTIONLP1                          BIT(20)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_DIRECTION                                 BIT(19)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_TXREADYHS_DLN(x)                          (((x) & 0xF) << 15)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_STOPSTATE(x)                              (((x) & 0xF) << 11)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_RXVALIDESC                                BIT(10)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_RXLPDTESC                                 BIT(9)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_RXULPSESC                                 BIT(8)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_RXERRCONTROL_DLN                          BIT(7)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_RXERRESC_DLN                              BIT(6)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_RXERRSYNCESC_DLN                          BIT(5)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_RXTRIGGERESC_DLN(x)                       (((x) & 0xF) << 1)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_STS_STOPSTATE_CLN                             BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_0_CTRL_REG5
// Register Offset : 0x0014
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_O_DAT_RXDATAESC(x)                              (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_0_RESET_CTRL_0
// Register Offset : 0x0018
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_I_RST_FTAP_N                                    BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_0_WRAP_GLUE_CTRL
// Register Offset : 0x001C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI2_I_CTL_ENABLE_CLN                           BIT(26)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI2_I_CTL_PHYFORCEPLL                          BIT(25)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI2_I_CTL_TURNREQUEST                          BIT(24)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI2_I_CTL_TXLPDTESC                            BIT(23)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI2_I_CTL_TXULPSCLK_CLN                        BIT(22)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI2_I_CTL_TXULPSEXIT_CLN                       BIT(21)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI2_I_CTL_TXVALIDESC                           BIT(20)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI2_I_CTL_ENABLE_DLN(x)                        (((x) & 0xF) << 16)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI2_I_CTL_TXREQUESTESC(x)                      (((x) & 0xF) << 12)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI2_I_CTL_TXTRIGGERESC(x)                      (((x) & 0xF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI2_I_RST_SYS_N                                BIT(7)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_CSIDSI_I_CTL_CSICLKSEL(x)                       (((x) & 0x3) << 5)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_REFCLK_SEL                                      BIT(4)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_CSI_OBS_SEL(x)                                  (((x) & 0x3) << 2)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI_OBS_SEL(x)                                  (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_0_26M_RECEIVER_CTRL
// Register Offset : 0x0020
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_RECEIVER_26MHZ_CUR_SEL                          BIT(17)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_RECEIVER_26MHZ_PD                               BIT(16)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_RECEIVER_26MHZ_BG_TRIM(x)                       (((x) & 0x3F) << 10)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_RECEIVER_26MHZ_RESERVED(x)                      (((x) & 0x3FF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_0_WRAP_GLUE_CTRL2
// Register Offset : 0x0024
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_TXESCCLK_SEL(x)                                 (((x) & 0x3) << 16)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DUMMY_RW(x)                                     (((x) & 0xFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_0_DUMY_RW0
// Register Offset : 0x0028
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI_DUMMY_RW0(x)                                (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_0_DUMY_RO0
// Register Offset : 0x002C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_0_DSI_DUMMY_RO0(x)                                (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_0_REG_SEL_CFG_0
// Register Offset : 0x0030
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_RST_APB_N                             BIT(19)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_RST_SYS_N                             BIT(18)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_PHYFORCEPLL                       BIT(17)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_TXSKEWCALHS                       BIT(16)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_TXREQUESTESC                      BIT(15)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_TXLPDTESC                         BIT(14)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_TXVALIDESC                        BIT(13)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_TXULPSESC_DLN                     BIT(12)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_TXULPSEXIT_DLN                    BIT(11)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_TXULPSCLK_CLN                     BIT(10)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_TXULPSEXIT_CLN                    BIT(9)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_TXTRIGGERESC                      BIT(8)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_TURNREQUEST                       BIT(7)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_TXREQUESTHS                       BIT(6)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_ENABLE_DLN                        BIT(5)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_ENABLE_CLN                        BIT(4)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_CTL_TXREQUESTHS_CLN                   BIT(3)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_DAT_TXDATAESC                         BIT(2)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_DAT_TXDATAHS                          BIT(1)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_0_I_RST_FTAP_N                            BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_1_CTRL_REG0
// Register Offset : 0x0034
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_RST_APB_N                                     BIT(21)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_RST_SYS_N                                     BIT(20)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_PHYFORCEPLL                               BIT(19)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_FTAP_FDFX_POWERGOOD                           BIT(18)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_PLLOK                                     BIT(17)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_RXULPSACTIVENOT_DLN                       BIT(16)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_AFELATCHOUTCP                             BIT(15)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TXLATCHEN_N                               BIT(14)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_LATCHRESET_B                              BIT(13)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_FORCERXMODE                               BIT(12)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TURNDISABLE                               BIT(11)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_FORCETXSTOPMODE(x)                        (((x) & 0xF) << 7)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TXSKEWCALHS(x)                            (((x) & 0xF) << 3)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_FWEN_B                                    BIT(2)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_PGEN                                      BIT(1)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_CTL_PGENOUT                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_1_CTRL_REG1
// Register Offset : 0x0038
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TXREQUESTESC(x)                           (((x) & 0xF) << 21)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TXLPDTESC                                 BIT(20)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TXVALIDESC                                BIT(19)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TXULPSESC_DLN(x)                          (((x) & 0xF) << 15)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TXULPSEXIT_DLN(x)                         (((x) & 0xF) << 11)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TXULPSCLK_CLN                             BIT(10)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TXULPSEXIT_CLN                            BIT(9)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TXTRIGGERESC(x)                           (((x) & 0xF) << 5)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TURNREQUEST                               BIT(4)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TXREQUESTHS(x)                            (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_1_CTRL_REG2
// Register Offset : 0x003C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_ENABLE_DLN(x)                             (((x) & 0xF) << 10)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_ENABLE_CLN                                BIT(9)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_CTL_TXREQUESTHS_CLN                           BIT(8)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_DAT_TXDATAESC(x)                              (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_1_CTRL_REG3
// Register Offset : 0x0040
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_DAT_TXDATAHS(x)                               (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_1_CTRL_REG4
// Register Offset : 0x0044
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_TXREADYESC                                BIT(27)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_TXULPSACTIVENOT_DLN(x)                    (((x) & 0xF) << 23)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_TXULPSACTIVENOT_CLN                       BIT(22)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_ERRCONTENTIONLP0                          BIT(21)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_ERRCONTENTIONLP1                          BIT(20)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_DIRECTION                                 BIT(19)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_TXREADYHS_DLN(x)                          (((x) & 0xF) << 15)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_STOPSTATE(x)                              (((x) & 0xF) << 11)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_RXVALIDESC                                BIT(10)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_RXLPDTESC                                 BIT(9)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_RXULPSESC                                 BIT(8)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_RXERRCONTROL_DLN                          BIT(7)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_RXERRESC_DLN                              BIT(6)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_RXERRSYNCESC_DLN                          BIT(5)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_RXTRIGGERESC_DLN(x)                       (((x) & 0xF) << 1)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_STS_STOPSTATE_CLN                             BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_1_CTRL_REG5
// Register Offset : 0x0048
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_O_DAT_RXDATAESC(x)                              (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_1_RESET_CTRL_0
// Register Offset : 0x004C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_I_RST_FTAP_N                                    BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_1_WRAP_GLUE_CTRL
// Register Offset : 0x0050
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI2_I_CTL_ENABLE_CLN                           BIT(26)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI2_I_CTL_PHYFORCEPLL                          BIT(25)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI2_I_CTL_TURNREQUEST                          BIT(24)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI2_I_CTL_TXLPDTESC                            BIT(23)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI2_I_CTL_TXULPSCLK_CLN                        BIT(22)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI2_I_CTL_TXULPSEXIT_CLN                       BIT(21)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI2_I_CTL_TXVALIDESC                           BIT(20)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI2_I_CTL_ENABLE_DLN(x)                        (((x) & 0xF) << 16)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI2_I_CTL_TXREQUESTESC(x)                      (((x) & 0xF) << 12)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI2_I_CTL_TXTRIGGERESC(x)                      (((x) & 0xF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI2_I_RST_SYS_N                                BIT(7)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_CSIDSI_I_CTL_CSICLKSEL(x)                       (((x) & 0x3) << 5)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_REFCLK_SEL                                      BIT(4)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_CSI_OBS_SEL(x)                                  (((x) & 0x3) << 2)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI_OBS_SEL(x)                                  (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_1_26M_RECEIVER_CTRL
// Register Offset : 0x0054
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_RECEIVER_26MHZ_CUR_SEL                          BIT(17)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_RECEIVER_26MHZ_PD                               BIT(16)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_RECEIVER_26MHZ_BG_TRIM(x)                       (((x) & 0x3F) << 10)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_RECEIVER_26MHZ_RESERVED(x)                      (((x) & 0x3FF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_1_WRAP_GLUE_CTRL2
// Register Offset : 0x0058
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_TXESCCLK_SEL(x)                                 (((x) & 0x3) << 16)
#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DUMMY_RW(x)                                     (((x) & 0xFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_1_DUMY_RW0
// Register Offset : 0x005C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI_DUMMY_RW0(x)                                (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_1_DUMY_RO0
// Register Offset : 0x0060
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_DSI_1_DSI_DUMMY_RO0(x)                                (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_DSI_1_REG_SEL_CFG_0
// Register Offset : 0x0064
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_RST_APB_N                             BIT(19)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_RST_SYS_N                             BIT(18)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_PHYFORCEPLL                       BIT(17)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_TXSKEWCALHS                       BIT(16)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_TXREQUESTESC                      BIT(15)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_TXLPDTESC                         BIT(14)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_TXVALIDESC                        BIT(13)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_TXULPSESC_DLN                     BIT(12)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_TXULPSEXIT_DLN                    BIT(11)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_TXULPSCLK_CLN                     BIT(10)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_TXULPSEXIT_CLN                    BIT(9)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_TXTRIGGERESC                      BIT(8)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_TURNREQUEST                       BIT(7)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_TXREQUESTHS                       BIT(6)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_ENABLE_DLN                        BIT(5)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_ENABLE_CLN                        BIT(4)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_CTL_TXREQUESTHS_CLN                   BIT(3)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_DAT_TXDATAESC                         BIT(2)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_DAT_TXDATAHS                          BIT(1)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_DSI_1_I_RST_FTAP_N                            BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_0_PWR_CTRL_REG0
// Register Offset : 0x0068
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_I_SYS_RST_B                                     BIT(4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_I_DFX_PWRGOOD                                   BIT(3)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_I_CTL_FWEN_B                                    BIT(2)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_I_CTL_PGEN                                      BIT(1)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_CTL_PGENOUT                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_0_CTRL_REG0
// Register Offset : 0x006C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_I_CTL_ENABLE_CLN                                BIT(13)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_ULPSACTIVECLKNOT_CLN                      BIT(12)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_ERRCONTROL_DLN(x)                         (((x) & 0xF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_ULPSACTIVENOT_DLN(x)                      (((x) & 0xF) << 4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_RXACTIVEHS_DLN(x)                         (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_0_CTRL_REG1
// Register Offset : 0x0070
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_I_RX_PORT_CONFIG(x)                             (((x) & 0xF) << 9)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_I_CTL_ENABLE_DLN(x)                             (((x) & 0xF) << 5)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_CK_RXBYTECLKHS                                BIT(4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_CK_RXCLKESC(x)                                (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_0_CTRL_REG2
// Register Offset : 0x0074
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_DAT_RXDATAHS_DLN0(x)                          (((x) & 0xFF) << 24)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_DAT_RXDATAHS_DLN1(x)                          (((x) & 0xFF) << 16)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_DAT_RXDATAHS_DLN2(x)                          (((x) & 0xFF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_DAT_RXDATAHS_DLN3(x)                          (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_0_CTRL_REG3
// Register Offset : 0x0078
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_DAT_RXTRIGGERESC_DLN0(x)                      (((x) & 0xF) << 12)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_DAT_RXTRIGGERESC_DLN1(x)                      (((x) & 0xF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_DAT_RXTRIGGERESC_DLN2(x)                      (((x) & 0xF) << 4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_DAT_RXTRIGGERESC_DLN3(x)                      (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_0_CTRL_REG4
// Register Offset : 0x007C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_RXSYNCHS_DLN(x)                           (((x) & 0xF) << 11)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_RXVALIDHS_DLN(x)                          (((x) & 0xF) << 7)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_STOPSTATE_DLN(x)                          (((x) & 0xF) << 3)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_RXCLKACTIVEHS_CLN                         BIT(2)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_STOPSTATECLK_CLN                          BIT(1)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_RXULPSCLKNOT_CLN                          BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_0_CTRL_REG5
// Register Offset : 0x0080
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_ERRSOTHS_DLN(x)                           (((x) & 0xF) << 16)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_ERRSOTSYNCHS_DLN(x)                       (((x) & 0xF) << 12)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_ERRESC_DLN(x)                             (((x) & 0xF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_RXULPSESC_DLN(x)                          (((x) & 0xF) << 4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_O_STS_RXSKEWCALHS(x)                            (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_0_RESET_CTRL_0
// Register Offset : 0x0084
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_I_FTAP_TRST_B                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_0_DUMY_RW0
// Register Offset : 0x0088
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_CSI_DUMMY_RW0(x)                                (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_0_DUMY_RO0
// Register Offset : 0x008C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_0_CSI_DUMMY_RO0(x)                                (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_0_REG_SEL_CFG_0
// Register Offset : 0x0090
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_CSI_0_I_SYS_RST_B                             BIT(3)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_CSI_0_I_RX_PORT_CONFIG                        BIT(2)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_CSI_0_I_CTL_ENABLE_DLN                        BIT(1)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_CSI_0_I_FTAP_TRST_B                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_1_PWR_CTRL_REG0
// Register Offset : 0x0094
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_I_SYS_RST_B                                     BIT(4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_I_DFX_PWRGOOD                                   BIT(3)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_I_CTL_FWEN_B                                    BIT(2)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_I_CTL_PGEN                                      BIT(1)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_CTL_PGENOUT                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_1_CTRL_REG0
// Register Offset : 0x0098
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_I_CTL_ENABLE_CLN                                BIT(13)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_ULPSACTIVECLKNOT_CLN                      BIT(12)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_ERRCONTROL_DLN(x)                         (((x) & 0xF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_ULPSACTIVENOT_DLN(x)                      (((x) & 0xF) << 4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_RXACTIVEHS_DLN(x)                         (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_1_CTRL_REG1
// Register Offset : 0x009C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_I_RX_PORT_CONFIG(x)                             (((x) & 0xF) << 9)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_I_CTL_ENABLE_DLN(x)                             (((x) & 0xF) << 5)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_CK_RXBYTECLKHS                                BIT(4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_CK_RXCLKESC(x)                                (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_1_CTRL_REG2
// Register Offset : 0x00A0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_DAT_RXDATAHS_DLN0(x)                          (((x) & 0xFF) << 24)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_DAT_RXDATAHS_DLN1(x)                          (((x) & 0xFF) << 16)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_DAT_RXDATAHS_DLN2(x)                          (((x) & 0xFF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_DAT_RXDATAHS_DLN3(x)                          (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_1_CTRL_REG3
// Register Offset : 0x00A4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_DAT_RXTRIGGERESC_DLN0(x)                      (((x) & 0xF) << 12)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_DAT_RXTRIGGERESC_DLN1(x)                      (((x) & 0xF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_DAT_RXTRIGGERESC_DLN2(x)                      (((x) & 0xF) << 4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_DAT_RXTRIGGERESC_DLN3(x)                      (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_1_CTRL_REG4
// Register Offset : 0x00A8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_RXSYNCHS_DLN(x)                           (((x) & 0xF) << 11)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_RXVALIDHS_DLN(x)                          (((x) & 0xF) << 7)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_STOPSTATE_DLN(x)                          (((x) & 0xF) << 3)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_RXCLKACTIVEHS_CLN                         BIT(2)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_STOPSTATECLK_CLN                          BIT(1)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_RXULPSCLKNOT_CLN                          BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_1_CTRL_REG5
// Register Offset : 0x00AC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_ERRSOTHS_DLN(x)                           (((x) & 0xF) << 16)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_ERRSOTSYNCHS_DLN(x)                       (((x) & 0xF) << 12)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_ERRESC_DLN(x)                             (((x) & 0xF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_RXULPSESC_DLN(x)                          (((x) & 0xF) << 4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_O_STS_RXSKEWCALHS(x)                            (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_1_RESET_CTRL_0
// Register Offset : 0x00B0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_I_FTAP_TRST_B                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_1_DUMY_RW0
// Register Offset : 0x00B4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_CSI_DUMMY_RW0(x)                                (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_1_DUMY_RO0
// Register Offset : 0x00B8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_1_CSI_DUMMY_RO0(x)                                (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_1_REG_SEL_CFG_0
// Register Offset : 0x00BC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_CSI_1_I_SYS_RST_B                             BIT(3)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_CSI_1_I_RX_PORT_CONFIG                        BIT(2)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_CSI_1_I_CTL_ENABLE_DLN                        BIT(1)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_CSI_1_I_FTAP_TRST_B                           BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_2_PWR_CTRL_REG0
// Register Offset : 0x00C0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_I_SYS_RST_B                                     BIT(4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_I_DFX_PWRGOOD                                   BIT(3)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_I_CTL_FWEN_B                                    BIT(2)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_I_CTL_PGEN                                      BIT(1)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_CTL_PGENOUT                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_2_CTRL_REG0
// Register Offset : 0x00C4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_I_CTL_ENABLE_CLN                                BIT(13)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_ULPSACTIVECLKNOT_CLN                      BIT(12)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_ERRCONTROL_DLN(x)                         (((x) & 0xF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_ULPSACTIVENOT_DLN(x)                      (((x) & 0xF) << 4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_RXACTIVEHS_DLN(x)                         (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_2_CTRL_REG1
// Register Offset : 0x00C8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_I_RX_PORT_CONFIG(x)                             (((x) & 0xF) << 9)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_I_CTL_ENABLE_DLN(x)                             (((x) & 0xF) << 5)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_CK_RXBYTECLKHS                                BIT(4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_CK_RXCLKESC(x)                                (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_2_CTRL_REG2
// Register Offset : 0x00CC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_DAT_RXDATAHS_DLN0(x)                          (((x) & 0xFF) << 24)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_DAT_RXDATAHS_DLN1(x)                          (((x) & 0xFF) << 16)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_DAT_RXDATAHS_DLN2(x)                          (((x) & 0xFF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_DAT_RXDATAHS_DLN3(x)                          (((x) & 0xFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_2_CTRL_REG3
// Register Offset : 0x00D0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_DAT_RXTRIGGERESC_DLN0(x)                      (((x) & 0xF) << 12)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_DAT_RXTRIGGERESC_DLN1(x)                      (((x) & 0xF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_DAT_RXTRIGGERESC_DLN2(x)                      (((x) & 0xF) << 4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_DAT_RXTRIGGERESC_DLN3(x)                      (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_2_CTRL_REG4
// Register Offset : 0x00D4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_RXSYNCHS_DLN(x)                           (((x) & 0xF) << 11)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_RXVALIDHS_DLN(x)                          (((x) & 0xF) << 7)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_STOPSTATE_DLN(x)                          (((x) & 0xF) << 3)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_RXCLKACTIVEHS_CLN                         BIT(2)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_STOPSTATECLK_CLN                          BIT(1)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_RXULPSCLKNOT_CLN                          BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_2_CTRL_REG5
// Register Offset : 0x00D8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_ERRSOTHS_DLN(x)                           (((x) & 0xF) << 16)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_ERRSOTSYNCHS_DLN(x)                       (((x) & 0xF) << 12)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_ERRESC_DLN(x)                             (((x) & 0xF) << 8)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_RXULPSESC_DLN(x)                          (((x) & 0xF) << 4)
#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_O_STS_RXSKEWCALHS(x)                            (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_2_RESET_CTRL_0
// Register Offset : 0x00DC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_I_FTAP_TRST_B                                   BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_2_DUMY_RW0
// Register Offset : 0x00E0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_CSI_DUMMY_RW0(x)                                (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_2_DUMY_RO0
// Register Offset : 0x00E4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_ANALOG_CSI_2_CSI_DUMMY_RO0(x)                                (((x) & 0xFFFFFFFF))

/*---------------------------------------------------------------------------
// Register Name   : REG_ANLG_PHY_G8_ANALOG_CSI_2_REG_SEL_CFG_0
// Register Offset : 0x00E8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_CSI_2_I_SYS_RST_B                             BIT(3)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_CSI_2_I_RX_PORT_CONFIG                        BIT(2)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_CSI_2_I_CTL_ENABLE_DLN                        BIT(1)
#define BIT_ANLG_PHY_G8_DBG_SEL_ANALOG_CSI_2_I_FTAP_TRST_B                           BIT(0)


#endif // _ANLG_PHY_G8_REG_H
