<html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Hierarchical Verilog Design - Module Instantiation</title><style>
/* cspell:disable-file */
/* webkit printing magic: print all background colors */
html {
	-webkit-print-color-adjust: exact;
}
* {
	box-sizing: border-box;
	-webkit-print-color-adjust: exact;
}

html,
body {
	margin: 0;
	padding: 0;
}
@media only screen {
	body {
		margin: 2em auto;
		max-width: 900px;
		color: rgb(55, 53, 47);
	}
}

body {
	line-height: 1.5;
	white-space: pre-wrap;
}

a,
a.visited {
	color: inherit;
	text-decoration: underline;
}

.pdf-relative-link-path {
	font-size: 80%;
	color: #444;
}

h1,
h2,
h3 {
	letter-spacing: -0.01em;
	line-height: 1.2;
	font-weight: 600;
	margin-bottom: 0;
}

.page-title {
	font-size: 2.5rem;
	font-weight: 700;
	margin-top: 0;
	margin-bottom: 0.75em;
}

h1 {
	font-size: 1.875rem;
	margin-top: 1.875rem;
}

h2 {
	font-size: 1.5rem;
	margin-top: 1.5rem;
}

h3 {
	font-size: 1.25rem;
	margin-top: 1.25rem;
}

.source {
	border: 1px solid #ddd;
	border-radius: 3px;
	padding: 1.5em;
	word-break: break-all;
}

.callout {
	border-radius: 3px;
	padding: 1rem;
}

figure {
	margin: 1.25em 0;
	page-break-inside: avoid;
}

figcaption {
	opacity: 0.5;
	font-size: 85%;
	margin-top: 0.5em;
}

mark {
	background-color: transparent;
}

.indented {
	padding-left: 1.5em;
}

hr {
	background: transparent;
	display: block;
	width: 100%;
	height: 1px;
	visibility: visible;
	border: none;
	border-bottom: 1px solid rgba(55, 53, 47, 0.09);
}

img {
	max-width: 100%;
}

@media only print {
	img {
		max-height: 100vh;
		object-fit: contain;
	}
}

@page {
	margin: 1in;
}

.collection-content {
	font-size: 0.875rem;
}

.column-list {
	display: flex;
	justify-content: space-between;
}

.column {
	padding: 0 1em;
}

.column:first-child {
	padding-left: 0;
}

.column:last-child {
	padding-right: 0;
}

.table_of_contents-item {
	display: block;
	font-size: 0.875rem;
	line-height: 1.3;
	padding: 0.125rem;
}

.table_of_contents-indent-1 {
	margin-left: 1.5rem;
}

.table_of_contents-indent-2 {
	margin-left: 3rem;
}

.table_of_contents-indent-3 {
	margin-left: 4.5rem;
}

.table_of_contents-link {
	text-decoration: none;
	opacity: 0.7;
	border-bottom: 1px solid rgba(55, 53, 47, 0.18);
}

table,
th,
td {
	border: 1px solid rgba(55, 53, 47, 0.09);
	border-collapse: collapse;
}

table {
	border-left: none;
	border-right: none;
}

th,
td {
	font-weight: normal;
	padding: 0.25em 0.5em;
	line-height: 1.5;
	min-height: 1.5em;
	text-align: left;
}

th {
	color: rgba(55, 53, 47, 0.6);
}

ol,
ul {
	margin: 0;
	margin-block-start: 0.6em;
	margin-block-end: 0.6em;
}

li > ol:first-child,
li > ul:first-child {
	margin-block-start: 0.6em;
}

ul > li {
	list-style: disc;
}

ul.to-do-list {
	padding-inline-start: 0;
}

ul.to-do-list > li {
	list-style: none;
}

.to-do-children-checked {
	text-decoration: line-through;
	opacity: 0.375;
}

ul.toggle > li {
	list-style: none;
}

ul {
	padding-inline-start: 1.7em;
}

ul > li {
	padding-left: 0.1em;
}

ol {
	padding-inline-start: 1.6em;
}

ol > li {
	padding-left: 0.2em;
}

.mono ol {
	padding-inline-start: 2em;
}

.mono ol > li {
	text-indent: -0.4em;
}

.toggle {
	padding-inline-start: 0em;
	list-style-type: none;
}

/* Indent toggle children */
.toggle > li > details {
	padding-left: 1.7em;
}

.toggle > li > details > summary {
	margin-left: -1.1em;
}

.selected-value {
	display: inline-block;
	padding: 0 0.5em;
	background: rgba(206, 205, 202, 0.5);
	border-radius: 3px;
	margin-right: 0.5em;
	margin-top: 0.3em;
	margin-bottom: 0.3em;
	white-space: nowrap;
}

.collection-title {
	display: inline-block;
	margin-right: 1em;
}

.page-description {
    margin-bottom: 2em;
}

.simple-table {
	margin-top: 1em;
	font-size: 0.875rem;
	empty-cells: show;
}
.simple-table td {
	height: 29px;
	min-width: 120px;
}

.simple-table th {
	height: 29px;
	min-width: 120px;
}

.simple-table-header-color {
	background: rgb(247, 246, 243);
	color: black;
}
.simple-table-header {
	font-weight: 500;
}

time {
	opacity: 0.5;
}

.icon {
	display: inline-block;
	max-width: 1.2em;
	max-height: 1.2em;
	text-decoration: none;
	vertical-align: text-bottom;
	margin-right: 0.5em;
}

img.icon {
	border-radius: 3px;
}

.user-icon {
	width: 1.5em;
	height: 1.5em;
	border-radius: 100%;
	margin-right: 0.5rem;
}

.user-icon-inner {
	font-size: 0.8em;
}

.text-icon {
	border: 1px solid #000;
	text-align: center;
}

.page-cover-image {
	display: block;
	object-fit: cover;
	width: 100%;
	max-height: 30vh;
}

.page-header-icon {
	font-size: 3rem;
	margin-bottom: 1rem;
}

.page-header-icon-with-cover {
	margin-top: -0.72em;
	margin-left: 0.07em;
}

.page-header-icon img {
	border-radius: 3px;
}

.link-to-page {
	margin: 1em 0;
	padding: 0;
	border: none;
	font-weight: 500;
}

p > .user {
	opacity: 0.5;
}

td > .user,
td > time {
	white-space: nowrap;
}

input[type="checkbox"] {
	transform: scale(1.5);
	margin-right: 0.6em;
	vertical-align: middle;
}

p {
	margin-top: 0.5em;
	margin-bottom: 0.5em;
}

.image {
	border: none;
	margin: 1.5em 0;
	padding: 0;
	border-radius: 0;
	text-align: center;
}

.code,
code {
	background: rgba(135, 131, 120, 0.15);
	border-radius: 3px;
	padding: 0.2em 0.4em;
	border-radius: 3px;
	font-size: 85%;
	tab-size: 2;
}

code {
	color: #eb5757;
}

.code {
	padding: 1.5em 1em;
}

.code-wrap {
	white-space: pre-wrap;
	word-break: break-all;
}

.code > code {
	background: none;
	padding: 0;
	font-size: 100%;
	color: inherit;
}

blockquote {
	font-size: 1.25em;
	margin: 1em 0;
	padding-left: 1em;
	border-left: 3px solid rgb(55, 53, 47);
}

.bookmark {
	text-decoration: none;
	max-height: 8em;
	padding: 0;
	display: flex;
	width: 100%;
	align-items: stretch;
}

.bookmark-title {
	font-size: 0.85em;
	overflow: hidden;
	text-overflow: ellipsis;
	height: 1.75em;
	white-space: nowrap;
}

.bookmark-text {
	display: flex;
	flex-direction: column;
}

.bookmark-info {
	flex: 4 1 180px;
	padding: 12px 14px 14px;
	display: flex;
	flex-direction: column;
	justify-content: space-between;
}

.bookmark-image {
	width: 33%;
	flex: 1 1 180px;
	display: block;
	position: relative;
	object-fit: cover;
	border-radius: 1px;
}

.bookmark-description {
	color: rgba(55, 53, 47, 0.6);
	font-size: 0.75em;
	overflow: hidden;
	max-height: 4.5em;
	word-break: break-word;
}

.bookmark-href {
	font-size: 0.75em;
	margin-top: 0.25em;
}

.sans { font-family: ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol"; }
.code { font-family: "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace; }
.serif { font-family: Lyon-Text, Georgia, ui-serif, serif; }
.mono { font-family: iawriter-mono, Nitti, Menlo, Courier, monospace; }
.pdf .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK JP'; }
.pdf:lang(zh-CN) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK SC'; }
.pdf:lang(zh-TW) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK TC'; }
.pdf:lang(ko-KR) .sans { font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK KR'; }
.pdf .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .code { font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.pdf .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK JP'; }
.pdf:lang(zh-CN) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK SC'; }
.pdf:lang(zh-TW) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK TC'; }
.pdf:lang(ko-KR) .serif { font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK KR'; }
.pdf .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP'; }
.pdf:lang(zh-CN) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC'; }
.pdf:lang(zh-TW) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC'; }
.pdf:lang(ko-KR) .mono { font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR'; }
.highlight-default {
	color: rgba(55, 53, 47, 1);
}
.highlight-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.highlight-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.highlight-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.highlight-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.highlight-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.highlight-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.highlight-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.highlight-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.highlight-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.highlight-gray_background {
	background: rgba(241, 241, 239, 1);
}
.highlight-brown_background {
	background: rgba(244, 238, 238, 1);
}
.highlight-orange_background {
	background: rgba(251, 236, 221, 1);
}
.highlight-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.highlight-teal_background {
	background: rgba(237, 243, 236, 1);
}
.highlight-blue_background {
	background: rgba(231, 243, 248, 1);
}
.highlight-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.highlight-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.highlight-red_background {
	background: rgba(253, 235, 236, 1);
}
.block-color-default {
	color: inherit;
	fill: inherit;
}
.block-color-gray {
	color: rgba(120, 119, 116, 1);
	fill: rgba(120, 119, 116, 1);
}
.block-color-brown {
	color: rgba(159, 107, 83, 1);
	fill: rgba(159, 107, 83, 1);
}
.block-color-orange {
	color: rgba(217, 115, 13, 1);
	fill: rgba(217, 115, 13, 1);
}
.block-color-yellow {
	color: rgba(203, 145, 47, 1);
	fill: rgba(203, 145, 47, 1);
}
.block-color-teal {
	color: rgba(68, 131, 97, 1);
	fill: rgba(68, 131, 97, 1);
}
.block-color-blue {
	color: rgba(51, 126, 169, 1);
	fill: rgba(51, 126, 169, 1);
}
.block-color-purple {
	color: rgba(144, 101, 176, 1);
	fill: rgba(144, 101, 176, 1);
}
.block-color-pink {
	color: rgba(193, 76, 138, 1);
	fill: rgba(193, 76, 138, 1);
}
.block-color-red {
	color: rgba(212, 76, 71, 1);
	fill: rgba(212, 76, 71, 1);
}
.block-color-gray_background {
	background: rgba(241, 241, 239, 1);
}
.block-color-brown_background {
	background: rgba(244, 238, 238, 1);
}
.block-color-orange_background {
	background: rgba(251, 236, 221, 1);
}
.block-color-yellow_background {
	background: rgba(251, 243, 219, 1);
}
.block-color-teal_background {
	background: rgba(237, 243, 236, 1);
}
.block-color-blue_background {
	background: rgba(231, 243, 248, 1);
}
.block-color-purple_background {
	background: rgba(244, 240, 247, 0.8);
}
.block-color-pink_background {
	background: rgba(249, 238, 243, 0.8);
}
.block-color-red_background {
	background: rgba(253, 235, 236, 1);
}
.select-value-color-interactiveBlue { background-color: rgba(35, 131, 226, .07); }
.select-value-color-pink { background-color: rgba(245, 224, 233, 1); }
.select-value-color-purple { background-color: rgba(232, 222, 238, 1); }
.select-value-color-green { background-color: rgba(219, 237, 219, 1); }
.select-value-color-gray { background-color: rgba(227, 226, 224, 1); }
.select-value-color-translucentGray { background-color: rgba(255, 255, 255, 0.0375); }
.select-value-color-orange { background-color: rgba(250, 222, 201, 1); }
.select-value-color-brown { background-color: rgba(238, 224, 218, 1); }
.select-value-color-red { background-color: rgba(255, 226, 221, 1); }
.select-value-color-yellow { background-color: rgba(253, 236, 200, 1); }
.select-value-color-blue { background-color: rgba(211, 229, 239, 1); }
.select-value-color-pageGlass { background-color: undefined; }
.select-value-color-washGlass { background-color: undefined; }

.checkbox {
	display: inline-flex;
	vertical-align: text-bottom;
	width: 16;
	height: 16;
	background-size: 16px;
	margin-left: 2px;
	margin-right: 5px;
}

.checkbox-on {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20width%3D%2216%22%20height%3D%2216%22%20fill%3D%22%2358A9D7%22%2F%3E%0A%3Cpath%20d%3D%22M6.71429%2012.2852L14%204.9995L12.7143%203.71436L6.71429%209.71378L3.28571%206.2831L2%207.57092L6.71429%2012.2852Z%22%20fill%3D%22white%22%2F%3E%0A%3C%2Fsvg%3E");
}

.checkbox-off {
	background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20x%3D%220.75%22%20y%3D%220.75%22%20width%3D%2214.5%22%20height%3D%2214.5%22%20fill%3D%22white%22%20stroke%3D%22%2336352F%22%20stroke-width%3D%221.5%22%2F%3E%0A%3C%2Fsvg%3E");
}
	
</style><link rel="stylesheet" href="dark-theme.css"><link rel="stylesheet"  target="_blank" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/styles/github-dark-dimmed.min.css"><script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/highlight.min.js"></script></head><body><article id="7f6aea4e-cdc2-4e19-9f48-39e4e42d09cf" class="page sans"><header><img class="page-cover-image" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/9.png" style="object-position:center 50%"/><div class="page-header-icon page-header-icon-with-cover"><img class="icon" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/yang01.png"/></div><h1 class="page-title">Hierarchical Verilog Design - Module Instantiation</h1><p class="page-description"></p><link rel="stylesheet" href="dark-theme.css"><link rel="stylesheet"  target="_blank" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/styles/github-dark-dimmed.min.css"><script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.5.0/highlight.min.js"></script></header><div class="page-body"><h1 id="96152311-92e8-469b-ac49-169c31df2bb3" class="">階層式 Verilog 設計 - 模組實例化</h1><div><iframe src="https://player.soundon.fm/embed/?podcast=d5f7b15f-de14-4424-aad1-07b8f3128116&episode=a1d88963-01e3-4132-9e0a-ce9bb1a21857" id="soundon"></iframe></div><p id="4283f5b1-8094-427f-8361-7eae3afa9b14" class="">A module is a reusable component that defines the inputs, outputs, and logic of a circuit element using Verilog code. To design more complex circuits, modules can be used within other modules by giving them a name and connecting their ports to the wires in the enclosing module. This method of module instantiation creates a design hierarchy that divides the circuit into different levels of abstraction and functionality, making the Verilog code more modular, scalable, and readable. In other words, module instantiation allows modules to be nested inside each other to build larger structures, leading to the creation of intricate digital circuits.</p><h2 id="d25238d7-d13c-4722-9f16-7af3992dc584" class="block-color-teal_background">This Week&#x27;s Circuit Design Adventure</h2><div><iframe src="https://player.soundon.fm/embed/?podcast=d5f7b15f-de14-4424-aad1-07b8f3128116&episode=34a093c7-11e8-4f29-9e9c-829e8b4b0554" id="soundon"></iframe></div><p id="6e50d787-2974-4a5e-85d2-71df05781171" class="">In today&#x27;s class, you will learn how to design complex digital circuits with Verilog by reusing smaller modules. This is known as hierarchical Verilog design, which allows you to organize your circuit into different levels of abstraction and functionality. You will also practice how to instantiate modules inside a top module using HDLBits&#x27; examples. This will teach you how to match the ports of one module to another and create a nested structure that forms larger structures. To check your learning progress, we will conduct formative assessment during the session and offer support if you need help. By the end of the class, you should feel confident and capable in hierarchical Verilog digital circuit design.</p><h2 id="555021b7-8e4f-4c3f-b1b4-73e87914a3d5" class="block-color-teal_background">References</h2><figure id="aeacde9c-d808-4805-b529-a9453f2f6fb7"><a  target="_blank" href="https://hdlbits.01xz.net/wiki/Main_Page" class="bookmark source"><div class="bookmark-info"><div class="bookmark-text"><div class="bookmark-title">HDLBits</div><div class="bookmark-description">HDLBits is a collection of small circuit design exercises for practicing digital hardware design using Verilog Hardware Description Language (HDL). Earlier problems follow a tutorial style, while later problems will increasingly challenge your circuit design skills. Each problem requires you to design a small circuit in Verilog.</div></div><div class="bookmark-href">https://hdlbits.01xz.net/wiki/Main_Page</div></div><img src="https://hdlbits.01xz.net/mw/images/0/06/Logo_v.png" class="bookmark-image"/></a></figure><h2 id="c1a8193b-0454-4dcf-a916-7d6127e2ae38" class="block-color-teal_background">Course Content</h2><h3 id="301ebfbc-9ed5-4a50-919e-8860d2aec323" class="block-color-gray_background">Exercise 1: <a  target="_blank" href="https://hdlbits.01xz.net/wiki/Module">Module - HDLBits (01xz.net)</a></h3><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="4c12a9eb-125f-4be4-8cd9-be57bbbdf371"><div style="font-size:1.5em"><img class="icon" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/yang02.png"/></div><div style="width:100%">The diagram depicted below illustrates a simple circuit that includes a sub-module. To complete the exercise, instantiate one instance of the module mod_a and connect its three pins (in1, in2, and out) to the corresponding ports of your top-level module (wires a, b, and out). Please note that the module mod_a has been provided for you and must be instantiated as instructed.</div></figure><figure id="253528d5-1bb1-487a-8f94-dfb6a5a379ed" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Module.png"><img style="width:1920px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Module.png"/></a></figure><h3 id="ff399169-8f34-4824-a2fe-a60774fac0a2" class="">Example Solution</h3><figure id="deda4aa1-8fd6-473b-b3d3-ff61de980610" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled.png"><img style="width:2359px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled.png"/></a></figure><h3 id="2e233eda-bba4-4870-9909-6b03853b86a0" class="">Verilog Simulation Waveform</h3><figure id="0d0cace0-afa3-4b71-a3d7-9e463e1903ec" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%201.png"><img style="width:1882px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%201.png"/></a></figure><p id="205ce050-f2be-493f-a6be-0bf2d08483ac" class="">
</p><h3 id="e9e9126d-0323-4e12-8045-f191930832a9" class="block-color-gray_background">Exercise 2: <a  target="_blank" href="https://hdlbits.01xz.net/wiki/Module_pos">Connecting ports by position</a></h3><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="6b18d027-51af-4ac8-bff4-6c3115b3c6bd"><div style="font-size:1.5em"><img class="icon" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/yang02.png"/></div><div style="width:100%">In this problem, you will practice connecting modules by position. You have a top-level module with six ports: out1, out2, a, b, c, and d. You also have a sub-module named mod_a with two outputs and four inputs. You need to connect the ports of mod_a to the ports of the top-level module in the same order as they are declared. That is, the first output of mod_a should be connected to out1, the second output of mod_a should be connected to out2, and so on.</div></figure><figure id="ff40438d-cad3-41aa-96c5-c5f4cc795222" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Module_pos.png"><img style="width:1920px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Module_pos.png"/></a></figure><h3 id="dff9fe38-82c0-42da-81e9-a2a1e58ad240" class="">Example Solution</h3><figure id="c39bca50-c30b-45ea-9122-02775d8bf7db" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%202.png"><img style="width:528px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%202.png"/></a></figure><h3 id="5d0e9bb7-e859-4123-af41-55e031a2491a" class="">Verilog Simulation Waveform</h3><figure id="dd685ef9-97f1-449d-94ed-c7a12fd55b15" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%203.png"><img style="width:2388px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%203.png"/></a></figure><p id="5bd3682b-8642-425a-8a92-5c8be090a50d" class="">
</p><h3 id="27bf9cb1-2058-4063-9b74-f5cf8c1ff3c6" class="block-color-gray_background">Exercise 3: <a  target="_blank" href="https://hdlbits.01xz.net/wiki/Module_name">Module name - HDLBits (01xz.net)</a></h3><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="b5a211b7-64fc-4d8a-9124-003b3d602b03"><div style="font-size:1.5em"><img class="icon" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/yang02.png"/></div><div style="width:100%">This problem is analogous to a module. You have been given a module named mod_a that contains 2 outputs and 4 inputs in a specific sequence. Your task is to link the 6 ports by name to the corresponding ports of your top-level module.</div></figure><figure id="65f79419-beed-4a12-a9ba-745b2aed34b2" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Module_name.png"><img style="width:1920px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Module_name.png"/></a></figure><h3 id="1a1fb915-58ad-439f-b99d-0e74ccd50ac1" class="">Example Solution</h3><figure id="87945e66-1404-4677-b63f-51f557b84a9e" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%204.png"><img style="width:1850px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%204.png"/></a></figure><h3 id="d32f009d-11ea-4d2b-abae-fe989713bb9a" class="">Verilog Simulation Waveform</h3><figure id="beaa56e6-3a32-4746-867f-a7487dd740e7" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%205.png"><img style="width:2273px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%205.png"/></a></figure><p id="66fe5199-9467-4f0d-80fb-64e126b316fe" class="">
</p><h3 id="3e303b20-b00f-4845-90d4-b4137b5715f8" class="block-color-gray_background">Exercise 4: <a  target="_blank" href="https://hdlbits.01xz.net/wiki/Module_shift">Module shift - HDLBits (01xz.net)</a></h3><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="8f6d08f6-6ecf-4d14-b772-2b05dda1d8d9"><div style="font-size:1.5em"><img class="icon" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/yang02.png"/></div><div style="width:100%">You have a module called my_dff that features two inputs and one output, which implements a D flip-flop. Your task is to instantiate three of these modules and interconnect them to form a shift register of length 3. Ensure that the clk port is linked to all instances.</div></figure><figure id="335855f4-aead-4371-8ef5-822f564d79a1" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Module_shift.png"><img style="width:1920px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Module_shift.png"/></a></figure><h3 id="eb59988c-f316-416c-a909-067fc1643009" class="">Example Solution</h3><figure id="711a5a27-ffe3-4d0d-a4c0-2b8c6459f804" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%206.png"><img style="width:576px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%206.png"/></a></figure><h3 id="8cc60a75-32a0-41d2-8514-b32f53a46a3b" class="">Verilog Simulation Waveform</h3><figure id="c58095dc-3fe2-4167-9b3f-5d507559a767" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%207.png"><img style="width:2445px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%207.png"/></a></figure><p id="a7fa28cd-123a-41ac-bc5a-e823fad7ccbe" class="">
</p><h3 id="4c54cb27-ecf8-4917-84e7-5462dd81e0bf" class="">Exercise 5: <a  target="_blank" href="https://hdlbits.01xz.net/wiki/Module_shift8">Module shift8 - HDLBits (01xz.net)</a></h3><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="0f95d033-d134-4b8e-83ea-a114266e9e2d"><div style="font-size:1.5em"><img class="icon" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/yang02.png"/></div><div style="width:100%">You have a module called my_dff8 that has two inputs and one output. This module can store 8 bits of data and update them on every clock cycle. You need to use three copies of this module to make a device that can shift 8 bits of data left or right by up to three positions. You also need to make a device that can select one of four possible outputs based on two control bits. The four outputs are: the original data, the data after one shift, the data after two shifts, or the data after three shifts. This way, you can choose how much delay you want to add to the data before sending it out.</div></figure><figure id="4ad10d56-3d99-4643-b51c-7a48c9278261" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Module_shift8.png"><img style="width:1920px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Module_shift8.png"/></a></figure><h3 id="0b93a497-1582-4268-a3f5-cf98202bd224" class="">Example Solution</h3><figure id="8f87da57-c783-48ae-b81d-5cb9126fd137" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%208.png"><img style="width:480px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%208.png"/></a></figure><h3 id="4db5b226-9856-4457-be20-daa02e40b7e6" class="">HDLBits Model Solution</h3><figure id="964e8154-219b-40a8-a50f-2fd1dc205653" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%209.png"><img style="width:1344px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%209.png"/></a></figure><h3 id="ef13d671-19d0-4a9c-a11b-73f5f39bf4b9" class="">Verilog Simulation Waveform</h3><figure id="1d0771af-57cb-4e60-a301-8155a16f7037" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%2010.png"><img style="width:2607px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%2010.png"/></a></figure><p id="06be438a-ecb0-4eec-afff-46be35efd072" class="">
</p><h3 id="b0ddaecc-4040-4da5-a083-66cfa699a164" class="block-color-gray_background">Exercise 6: <a  target="_blank" href="https://hdlbits.01xz.net/wiki/Module_cseladd">Module cseladd - HDLBits (01xz.net)</a></h3><figure class="block-color-gray_background callout" style="white-space:pre-wrap;display:flex" id="46d25307-abd8-421d-95db-b11d111f59f6"><div style="font-size:1.5em"><img class="icon" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/yang02.png"/></div><div style="width:100%">In this exercise, you will practice using the add16 module that you learned before. This module takes two 16-bit numbers as inputs and outputs their sum as a 16-bit number and a carry-out bit. You will combine three add16 modules to create a carry-select adder. A carry-select adder is a faster way to add two numbers by using different carry-in bits. You will also need to design your own 2-to-1 multiplexer that can select one of two 16-bit inputs based on a select bit. A multiplexer is like a switch that can connect one of two wires to an output wire. Follow the diagram below to connect the modules together.</div></figure><figure id="577a24eb-e185-460b-8518-b36bf73e43cd" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Module_cseladd.png"><img style="width:1920px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Module_cseladd.png"/></a></figure><h3 id="c3c79693-a912-44c7-b8e5-0006db535355" class="">Example Solution</h3><figure id="58a69d7b-1f4f-4583-aa77-842c1b9d8547" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%2011.png"><img style="width:1321px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%2011.png"/></a></figure><h3 id="bd289969-fd4d-47fb-b2e0-6a843abebafb" class="">Verilog Simulation Waveform</h3><figure id="095fa91e-ff54-4ac3-a126-c30d58efc009" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%2012.png"><img style="width:1771px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/Untitled%2012.png"/></a></figure><h2 id="12c4e230-a959-4828-a157-adb5df026e5e" class="block-color-teal_background">Assessment</h2><h3 id="c3b41859-413d-42ca-a8f8-e68345c1c362" class="block-color-gray_background">Assignment 1: Take on the challenge of the HDLBits problem sets this week.</h3><ul id="5ec197ec-0efb-4af0-b645-ad4fac07758b" class="bulleted-list"><li style="list-style-type:disc">Adder 1 <a  target="_blank" href="https://hdlbits.01xz.net/wiki/Module_add">Module add - HDLBits (01xz.net)</a></li></ul><ul id="706276fd-d80c-4926-a1d3-e612bf34534f" class="bulleted-list"><li style="list-style-type:disc">Adder 2 <a  target="_blank" href="https://hdlbits.01xz.net/wiki/Module_fadd">Module fadd - HDLBits (01xz.net)</a></li></ul><ul id="b415b76a-2e63-40c2-b7da-15946695fa1f" class="bulleted-list"><li style="list-style-type:disc">Adder-subtractor <a  target="_blank" href="https://hdlbits.01xz.net/wiki/Module_addsub">Module addsub - HDLBits (01xz.net)</a></li></ul><p id="bde0ff8d-a943-467e-8b5f-285f7762f48c" class="">
</p><p id="127d2376-eeda-4ec3-8cf6-6464c141fe49" class="">
</p><figure id="7a713875-8144-49cb-9bdb-e5fe42eb7f32" class="image"><a href="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/18.png"><img style="width:1500px" src="Hierarchical%20Verilog%20Design%20-%20Module%20Instantiation%207f6aea4ecdc24e199f4839e4e42d09cf/18.png"/></a></figure></div></article>
<script>hljs.highlightAll();</script>
</body></html>