Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\SR.vhd" into library work
Parsing entity <SR>.
Parsing architecture <Behavioral> of entity <sr>.
Parsing VHDL file "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\pick_a_lane.vhd" into library work
Parsing entity <pick_a_lane>.
Parsing architecture <Behavioral> of entity <pick_a_lane>.
Parsing VHDL file "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\LFSR.vhd" into library work
Parsing entity <LFSR>.
Parsing architecture <Behavioral> of entity <lfsr>.
Parsing VHDL file "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\vga_controller.vhd" into library work
Parsing entity <vga_controller_640_60>.
Parsing architecture <Behavioral> of entity <vga_controller_640_60>.
Parsing VHDL file "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\sseg_dec.vhd" into library work
Parsing entity <sseg_dec>.
Parsing architecture <my_sseg> of entity <sseg_dec>.
Parsing entity <bin2bcdconv>.
Parsing architecture <my_ckt> of entity <bin2bcdconv>.
Parsing entity <clk_div>.
Parsing architecture <my_clk_div> of entity <clk_div>.
Parsing VHDL file "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\graphics.vhd" into library work
Parsing entity <graphics>.
Parsing architecture <Behavioral> of entity <graphics>.
Parsing VHDL file "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\game_logic.vhd" into library work
Parsing entity <game_logic>.
Parsing architecture <Behavioral> of entity <game_logic>.
WARNING:HDLCompiler:946 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\game_logic.vhd" Line 159: Actual for formal port enable is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\game_logic.vhd" Line 167: Actual for formal port enable is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\game_logic.vhd" Line 175: Actual for formal port enable is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\game_logic.vhd" Line 183: Actual for formal port enable is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\game_logic.vhd" Line 200: Actual for formal port enable is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\game_logic.vhd" Line 207: Actual for formal port enable is neither a static name nor a globally static expression
Parsing VHDL file "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\clk_wiz_v3_6.vhd" into library work
Parsing entity <clk_wiz_v3_6>.
Parsing architecture <xilinx> of entity <clk_wiz_v3_6>.
Parsing VHDL file "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <Behavioral> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\top_level.vhd" Line 108: Using initial value '0' for reset since it is never assigned
WARNING:HDLCompiler:871 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\top_level.vhd" Line 129: Using initial value '0' for sign since it is never assigned
WARNING:HDLCompiler:871 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\top_level.vhd" Line 130: Using initial value '1' for valid since it is never assigned

Elaborating entity <clk_wiz_v3_6> (architecture <xilinx>) from library <work>.

Elaborating entity <game_logic> (architecture <Behavioral>) from library <work>.

Elaborating entity <SR> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\SR.vhd" Line 48: enable should be on the sensitivity list of the process

Elaborating entity <LFSR> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\LFSR.vhd" Line 50: dead should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\LFSR.vhd" Line 55: enable should be on the sensitivity list of the process

Elaborating entity <pick_a_lane> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\pick_a_lane.vhd" Line 51: enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\pick_a_lane.vhd" Line 55: obst_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\pick_a_lane.vhd" Line 56: lfsr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\pick_a_lane.vhd" Line 61: lfsr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\pick_a_lane.vhd" Line 66: lfsr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\pick_a_lane.vhd" Line 71: lfsr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\game_logic.vhd" Line 234: paused should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\game_logic.vhd" Line 280: global_reset should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\game_logic.vhd" Line 283: paused should be on the sensitivity list of the process

Elaborating entity <vga_controller_640_60> (architecture <Behavioral>) from library <work>.

Elaborating entity <graphics> (architecture <Behavioral>) from library <work>.

Elaborating entity <sseg_dec> (architecture <my_sseg>) from library <work>.

Elaborating entity <bin2bcdconv> (architecture <my_ckt>) from library <work>.
INFO:HDLCompiler:679 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\sseg_dec.vhd" Line 219. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\sseg_dec.vhd" Line 234. Case statement is complete. others clause is never selected

Elaborating entity <clk_div> (architecture <my_clk_div>) from library <work>.
INFO:HDLCompiler:679 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\sseg_dec.vhd" Line 129. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\sseg_dec.vhd" Line 137. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\top_level.vhd".
INFO:Xst:3210 - "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\top_level.vhd" line 153: Output port <blank> of the instance <sync_module> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <top_level> synthesized.

Synthesizing Unit <clk_wiz_v3_6>.
    Related source file is "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\clk_wiz_v3_6.vhd".
    Summary:
	no macro.
Unit <clk_wiz_v3_6> synthesized.

Synthesizing Unit <game_logic>.
    Related source file is "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\game_logic.vhd".
    Found 8-bit register for signal <current_score>.
    Found 32-bit register for signal <game_freq_gen.count>.
    Found 4-bit register for signal <current_player_location>.
    Found 4-bit register for signal <player_loc>.
    Found 2-bit register for signal <lives_left>.
    Found 32-bit register for signal <scoring_system.count>.
    Found 1-bit register for signal <lose_state>.
    Found 1-bit register for signal <enable_game_update>.
    Found finite state machine <FSM_0> for signal <current_player_location>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | enable_game_update (rising_edge)               |
    | Power Up State     | 0100                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <game_freq_gen.count[31]_GND_10_o_add_4_OUT> created at line 221.
    Found 32-bit adder for signal <scoring_system.count[31]_GND_10_o_add_39_OUT> created at line 288.
    Found 8-bit adder for signal <current_score[7]_GND_10_o_add_41_OUT> created at line 290.
    Found 2-bit subtractor for signal <GND_10_o_GND_10_o_sub_35_OUT<1:0>> created at line 270.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <game_logic> synthesized.

Synthesizing Unit <SR>.
    Related source file is "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\SR.vhd".
    Found 32-bit register for signal <s_D>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <SR> synthesized.

Synthesizing Unit <LFSR>.
    Related source file is "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\LFSR.vhd".
    Found 32-bit register for signal <lfsr>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <LFSR> synthesized.

Synthesizing Unit <pick_a_lane>.
    Related source file is "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\pick_a_lane.vhd".
    Found 16-bit register for signal <lfsr>.
    Found 16-bit comparator greater for signal <PWR_12_o_lfsr[15]_LessThan_3_o> created at line 56
    Found 16-bit comparator greater for signal <PWR_12_o_lfsr[15]_LessThan_4_o> created at line 61
    Found 16-bit comparator greater for signal <lfsr[15]_PWR_12_o_LessThan_5_o> created at line 61
    Found 16-bit comparator greater for signal <GND_13_o_lfsr[15]_LessThan_6_o> created at line 66
    Found 16-bit comparator greater for signal <lfsr[15]_PWR_12_o_LessThan_7_o> created at line 66
    Found 16-bit comparator greater for signal <lfsr[15]_GND_13_o_LessThan_8_o> created at line 71
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <pick_a_lane> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\vga_controller.vhd".
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_14_o_add_3_OUT> created at line 147.
    Found 11-bit adder for signal <vcounter[10]_GND_14_o_add_9_OUT> created at line 164.
    Found 11-bit comparator lessequal for signal <n0015> created at line 177
    Found 11-bit comparator greater for signal <hcounter[10]_GND_14_o_LessThan_16_o> created at line 177
    Found 11-bit comparator lessequal for signal <n0021> created at line 193
    Found 11-bit comparator greater for signal <vcounter[10]_GND_14_o_LessThan_18_o> created at line 193
    Found 11-bit comparator greater for signal <hcounter[10]_GND_14_o_LessThan_19_o> created at line 202
    Found 11-bit comparator greater for signal <vcounter[10]_GND_14_o_LessThan_20_o> created at line 202
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.

Synthesizing Unit <graphics>.
    Related source file is "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\graphics.vhd".
    Found 8-bit register for signal <bg_color>.
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_3_o> created at line 76
    Found 10-bit comparator greater for signal <x[9]_PWR_15_o_LessThan_4_o> created at line 76
    Found 10-bit comparator greater for signal <GND_16_o_y[9]_LessThan_5_o> created at line 76
    Found 10-bit comparator greater for signal <y[9]_GND_16_o_LessThan_6_o> created at line 76
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_7_o> created at line 77
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_8_o> created at line 77
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_11_o> created at line 78
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_12_o> created at line 78
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_15_o> created at line 79
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_16_o> created at line 79
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_19_o> created at line 80
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_20_o> created at line 80
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_23_o> created at line 81
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_24_o> created at line 81
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_27_o> created at line 82
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_28_o> created at line 82
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_31_o> created at line 83
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_32_o> created at line 83
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_35_o> created at line 84
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_36_o> created at line 84
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_39_o> created at line 85
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_40_o> created at line 85
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_43_o> created at line 86
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_44_o> created at line 86
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_47_o> created at line 87
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_48_o> created at line 87
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_51_o> created at line 88
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_52_o> created at line 88
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_55_o> created at line 89
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_56_o> created at line 89
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_59_o> created at line 90
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_60_o> created at line 90
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_63_o> created at line 91
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_64_o> created at line 91
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_67_o> created at line 92
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_68_o> created at line 92
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_71_o> created at line 93
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_72_o> created at line 93
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_75_o> created at line 94
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_76_o> created at line 94
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_79_o> created at line 95
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_80_o> created at line 95
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_83_o> created at line 96
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_84_o> created at line 96
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_87_o> created at line 97
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_88_o> created at line 97
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_91_o> created at line 98
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_92_o> created at line 98
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_95_o> created at line 99
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_96_o> created at line 99
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_99_o> created at line 100
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_100_o> created at line 100
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_103_o> created at line 101
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_104_o> created at line 101
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_107_o> created at line 102
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_108_o> created at line 102
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_111_o> created at line 103
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_112_o> created at line 103
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_115_o> created at line 104
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_116_o> created at line 104
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_119_o> created at line 105
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_120_o> created at line 105
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_123_o> created at line 106
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_124_o> created at line 106
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_127_o> created at line 107
    Found 10-bit comparator greater for signal <x[9]_GND_16_o_LessThan_128_o> created at line 107
    Found 10-bit comparator greater for signal <GND_16_o_y[9]_LessThan_133_o> created at line 110
    Found 10-bit comparator greater for signal <y[9]_GND_16_o_LessThan_134_o> created at line 110
    Found 10-bit comparator greater for signal <GND_16_o_y[9]_LessThan_261_o> created at line 144
    Found 10-bit comparator greater for signal <y[9]_GND_16_o_LessThan_262_o> created at line 144
    Found 10-bit comparator greater for signal <GND_16_o_y[9]_LessThan_389_o> created at line 178
    Found 10-bit comparator greater for signal <y[9]_GND_16_o_LessThan_390_o> created at line 178
    Found 10-bit comparator greater for signal <GND_16_o_x[9]_LessThan_536_o> created at line 220
    Found 4-bit comparator greater for signal <x[9]_GND_16_o_LessThan_538_o> created at line 220
    Found 10-bit comparator greater for signal <x[9]_PWR_15_o_LessThan_539_o> created at line 220
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred  75 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <graphics> synthesized.

Synthesizing Unit <mod_10u_4u>.
    Related source file is "".
    Found 14-bit adder for signal <GND_17_o_b[3]_add_1_OUT> created at line 0.
    Found 13-bit adder for signal <GND_17_o_b[3]_add_3_OUT> created at line 0.
    Found 12-bit adder for signal <GND_17_o_b[3]_add_5_OUT> created at line 0.
    Found 11-bit adder for signal <GND_17_o_b[3]_add_7_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_b[3]_add_9_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_17_o_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_17_o_add_13_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_17_o_add_15_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_17_o_add_17_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_17_o_add_19_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_17_o_add_21_OUT> created at line 0.
    Found 14-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred 101 Multiplexer(s).
Unit <mod_10u_4u> synthesized.

Synthesizing Unit <mod_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <GND_18_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <GND_18_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <GND_18_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <GND_18_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_18_o_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_18_o_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_18_o_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_18_o_add_17_OUT> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <mod_8u_4u> synthesized.

Synthesizing Unit <sseg_dec>.
    Related source file is "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\sseg_dec.vhd".
    Found 2-bit register for signal <cnt_dig>.
    Found 2-bit adder for signal <cnt_dig[1]_GND_19_o_add_0_OUT> created at line 80.
    Found 16x8-bit Read Only RAM for signal <SEGMENTS>
    Found 4x4-bit Read Only RAM for signal <DISP_EN>
    Found 4-bit 4-to-1 multiplexer for signal <digit> created at line 124.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <sseg_dec> synthesized.

Synthesizing Unit <bin2bcdconv>.
    Related source file is "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\sseg_dec.vhd".
    Found 8-bit adder for signal <GND_20_o_GND_20_o_add_1_OUT> created at line 178.
    Found 8-bit adder for signal <GND_20_o_GND_20_o_add_3_OUT> created at line 179.
    Found 8-bit adder for signal <GND_20_o_GND_20_o_add_5_OUT> created at line 180.
    Found 8-bit adder for signal <GND_20_o_GND_20_o_add_7_OUT> created at line 181.
    Found 8-bit adder for signal <GND_20_o_GND_20_o_add_9_OUT> created at line 182.
    Found 8-bit adder for signal <GND_20_o_GND_20_o_add_11_OUT> created at line 183.
    Found 8-bit adder for signal <GND_20_o_GND_20_o_add_13_OUT> created at line 184.
    Found 8-bit subtractor for signal <GND_20_o_GND_20_o_sub_17_OUT<7:0>> created at line 195.
    Found 8-bit subtractor for signal <GND_20_o_GND_20_o_sub_20_OUT<7:0>> created at line 195.
    Found 8-bit subtractor for signal <GND_20_o_GND_20_o_sub_24_OUT<7:0>> created at line 202.
    Found 8-bit subtractor for signal <GND_20_o_GND_20_o_sub_28_OUT<7:0>> created at line 202.
    Found 8-bit subtractor for signal <GND_20_o_GND_20_o_sub_32_OUT<7:0>> created at line 202.
    Found 8-bit subtractor for signal <GND_20_o_GND_20_o_sub_36_OUT<7:0>> created at line 202.
    Found 8-bit subtractor for signal <GND_20_o_GND_20_o_sub_40_OUT<7:0>> created at line 202.
    Found 8-bit subtractor for signal <GND_20_o_GND_20_o_sub_44_OUT<7:0>> created at line 202.
    Found 8-bit subtractor for signal <GND_20_o_GND_20_o_sub_48_OUT<7:0>> created at line 202.
    Found 8-bit subtractor for signal <GND_20_o_GND_20_o_sub_52_OUT<7:0>> created at line 202.
    Found 8-bit subtractor for signal <GND_20_o_GND_20_o_sub_56_OUT<7:0>> created at line 202.
    Found 16x4-bit Read Only RAM for signal <LSD_OUT>
    Found 16x4-bit Read Only RAM for signal <MSD_OUT>
    Found 4x4-bit Read Only RAM for signal <MMSD_OUT>
    Found 8-bit comparator greater for signal <GND_20_o_GND_20_o_LessThan_16_o> created at line 193
    Found 8-bit comparator greater for signal <GND_20_o_GND_20_o_LessThan_18_o> created at line 193
    Found 8-bit comparator greater for signal <GND_20_o_GND_20_o_LessThan_23_o> created at line 200
    Found 8-bit comparator greater for signal <GND_20_o_GND_20_o_LessThan_25_o> created at line 200
    Found 8-bit comparator greater for signal <GND_20_o_GND_20_o_LessThan_29_o> created at line 200
    Found 8-bit comparator greater for signal <GND_20_o_GND_20_o_LessThan_33_o> created at line 200
    Found 8-bit comparator greater for signal <GND_20_o_GND_20_o_LessThan_37_o> created at line 200
    Found 8-bit comparator greater for signal <GND_20_o_GND_20_o_LessThan_41_o> created at line 200
    Found 8-bit comparator greater for signal <GND_20_o_GND_20_o_LessThan_45_o> created at line 200
    Found 8-bit comparator greater for signal <GND_20_o_GND_20_o_LessThan_49_o> created at line 200
    Found 8-bit comparator greater for signal <GND_20_o_GND_20_o_LessThan_53_o> created at line 200
    Summary:
	inferred   3 RAM(s).
	inferred  18 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  45 Multiplexer(s).
Unit <bin2bcdconv> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\ESI\2CS\S2\SEMB\TD\Mini projet\RunnerGameProjectV2\sseg_dec.vhd".
    Found 32-bit register for signal <my_div.div_cnt>.
    Found 1-bit register for signal <tmp_clk>.
    Found 32-bit adder for signal <my_div.div_cnt[31]_GND_21_o_add_1_OUT> created at line 275.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <clk_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x4-bit single-port Read Only RAM                    : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 46
 10-bit adder                                          : 8
 11-bit adder                                          : 4
 12-bit adder                                          : 2
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 32-bit adder                                          : 3
 8-bit adder                                           : 13
 8-bit subtractor                                      : 11
 9-bit adder                                           : 1
# Registers                                            : 22
 1-bit register                                        : 6
 11-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 2
 32-bit register                                       : 8
 4-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 118
 10-bit comparator greater                             : 74
 10-bit comparator lessequal                           : 8
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 4
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 6
 4-bit comparator greater                              : 1
 8-bit comparator greater                              : 11
 8-bit comparator lessequal                            : 5
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 230
 1-bit 2-to-1 multiplexer                              : 201
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 6
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 21
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <bg_color_0> has a constant value of 1 in block <draw_the_boxes>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bg_color_2> has a constant value of 1 in block <draw_the_boxes>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bg_color_3> has a constant value of 0 in block <draw_the_boxes>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bg_color_4> has a constant value of 1 in block <draw_the_boxes>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bg_color_6> has a constant value of 1 in block <draw_the_boxes>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bg_color_7> has a constant value of 0 in block <draw_the_boxes>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <bin2bcdconv>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MMSD_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <mmsd>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <MMSD_OUT>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LSD_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_tot>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LSD_OUT>       |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MSD_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <msd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <MSD_OUT>       |          |
    -----------------------------------------------------------------------
Unit <bin2bcdconv> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <my_div.div_cnt>: 1 register on signal <my_div.div_cnt>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <game_logic>.
The following registers are absorbed into counter <game_freq_gen.count>: 1 register on signal <game_freq_gen.count>.
The following registers are absorbed into counter <current_score>: 1 register on signal <current_score>.
The following registers are absorbed into counter <lives_left>: 1 register on signal <lives_left>.
The following registers are absorbed into counter <scoring_system.count>: 1 register on signal <scoring_system.count>.
Unit <game_logic> synthesized (advanced).

Synthesizing (advanced) Unit <sseg_dec>.
The following registers are absorbed into counter <cnt_dig>: 1 register on signal <cnt_dig>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SEGMENTS> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SEGMENTS>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DISP_EN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_dig>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DISP_EN>       |          |
    -----------------------------------------------------------------------
Unit <sseg_dec> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x4-bit single-port distributed Read Only RAM        : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 40
 10-bit adder                                          : 10
 32-bit adder                                          : 2
 4-bit adder                                           : 2
 8-bit adder                                           : 15
 8-bit subtractor                                      : 11
# Counters                                             : 8
 11-bit up counter                                     : 2
 2-bit down counter                                    : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 3
 8-bit up counter                                      : 1
# Registers                                            : 194
 Flip-Flops                                            : 194
# Comparators                                          : 118
 10-bit comparator greater                             : 74
 10-bit comparator lessequal                           : 8
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 4
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 6
 4-bit comparator greater                              : 1
 8-bit comparator greater                              : 11
 8-bit comparator lessequal                            : 5
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 230
 1-bit 2-to-1 multiplexer                              : 201
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 6
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 21
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <bg_color_0> has a constant value of 1 in block <graphics>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bg_color_2> has a constant value of 1 in block <graphics>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bg_color_3> has a constant value of 0 in block <graphics>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bg_color_4> has a constant value of 1 in block <graphics>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bg_color_6> has a constant value of 1 in block <graphics>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bg_color_7> has a constant value of 0 in block <graphics>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <game_mechanics/FSM_0> on signal <current_player_location[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0100  | 00
 0010  | 01
 0001  | 11
 1000  | 10
-------------------
INFO:Xst:1901 - Instance pixel_clock/pll_base_inst in unit pixel_clock/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    lfsr_2 in unit <LFSR>


Optimizing unit <top_level> ...

Optimizing unit <game_logic> ...

Optimizing unit <SR> ...

Optimizing unit <LFSR> ...

Optimizing unit <pick_a_lane> ...

Optimizing unit <graphics> ...

Optimizing unit <mod_8u_4u> ...

Optimizing unit <mod_10u_4u> ...

Optimizing unit <sseg_dec> ...

Optimizing unit <bin2bcdconv> ...

Optimizing unit <vga_controller_640_60> ...
WARNING:Xst:2677 - Node <sync_module/blank> of sequential type is unconnected in block <top_level>.
INFO:Xst:2261 - The FF/Latch <game_mechanics/scoring_system.count_31> in Unit <top_level> is equivalent to the following 28 FFs/Latches, which will be removed : <game_mechanics/scoring_system.count_30> <game_mechanics/scoring_system.count_29> <game_mechanics/scoring_system.count_28> <game_mechanics/scoring_system.count_27> <game_mechanics/scoring_system.count_26> <game_mechanics/scoring_system.count_25> <game_mechanics/scoring_system.count_24> <game_mechanics/scoring_system.count_23> <game_mechanics/scoring_system.count_22> <game_mechanics/scoring_system.count_21> <game_mechanics/scoring_system.count_20> <game_mechanics/scoring_system.count_19> <game_mechanics/scoring_system.count_18> <game_mechanics/scoring_system.count_17> <game_mechanics/scoring_system.count_16> <game_mechanics/scoring_system.count_15> <game_mechanics/scoring_system.count_14> <game_mechanics/scoring_system.count_13> <game_mechanics/scoring_system.count_12> <game_mechanics/scoring_system.count_11> <game_mechanics/scoring_system.count_10>
   <game_mechanics/scoring_system.count_9> <game_mechanics/scoring_system.count_8> <game_mechanics/scoring_system.count_7> <game_mechanics/scoring_system.count_6> <game_mechanics/scoring_system.count_5> <game_mechanics/scoring_system.count_4> <game_mechanics/scoring_system.count_3> 
INFO:Xst:2261 - The FF/Latch <draw_the_boxes/bg_color_5> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <draw_the_boxes/bg_color_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 6.
FlipFlop game_mechanics/scoring_system.count_31 has been replicated 3 time(s)
FlipFlop sync_module/hcounter_3 has been replicated 1 time(s)
FlipFlop sync_module/hcounter_6 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top_level> :
	Found 26-bit shift register for signal <game_mechanics/obst_generator/lfsr_31>.
Unit <top_level> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 270
 Flip-Flops                                            : 270
# Shift Registers                                      : 1
 26-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 889
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 182
#      LUT2                        : 56
#      LUT3                        : 26
#      LUT4                        : 35
#      LUT5                        : 51
#      LUT6                        : 175
#      MUXCY                       : 182
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 162
# FlipFlops/Latches                : 298
#      FD                          : 60
#      FDCE                        : 168
#      FDE                         : 21
#      FDPE                        : 1
#      FDR                         : 45
#      FDSE                        : 2
#      LDP                         : 1
# Shift Registers                  : 1
#      SRLC32E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 30
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 25
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             298  out of  18224     1%  
 Number of Slice LUTs:                  537  out of   9112     5%  
    Number used as Logic:               536  out of   9112     5%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    615
   Number with an unused Flip Flop:     317  out of    615    51%  
   Number with an unused LUT:            78  out of    615    12%  
   Number of fully used LUT-FF pairs:   220  out of    615    35%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                          | Load  |
-----------------------------------+------------------------------------------------+-------+
game_mechanics/enable_game_update  | BUFG                                           | 203   |
pixel_clock/pll_base_inst/CLKOUT0  | BUFG                                           | 93    |
score_disp/my_clk/tmp_clk          | NONE(score_disp/cnt_dig_1)                     | 2     |
game_mechanics/lose_state          | NONE(game_mechanics/obst_generator/lfsr_2_LDC1)| 1     |
-----------------------------------+------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.419ns (Maximum Frequency: 184.531MHz)
   Minimum input arrival time before clock: 5.676ns
   Maximum output required time after clock: 12.541ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'game_mechanics/enable_game_update'
  Clock period: 5.116ns (frequency: 195.448MHz)
  Total number of paths / destination ports: 8749 / 372
-------------------------------------------------------------------------
Delay:               5.116ns (Levels of Logic = 19)
  Source:            game_mechanics/scoring_system.count_31_1 (FF)
  Destination:       game_mechanics/scoring_system.count_31 (FF)
  Source Clock:      game_mechanics/enable_game_update rising
  Destination Clock: game_mechanics/enable_game_update rising

  Data Path: game_mechanics/scoring_system.count_31_1 to game_mechanics/scoring_system.count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   0.830  game_mechanics/scoring_system.count_31_1 (game_mechanics/scoring_system.count_31_1)
     LUT1:I0->O            1   0.205   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<3>_rt (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<3>_rt)
     MUXCY:S->O            1   0.172   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<3> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<4> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<5> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<6> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<7> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<8> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<9> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<10> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<11> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<12> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<13> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<14> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<15> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<16> (game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_cy<16>)
     XORCY:CI->O           5   0.180   1.059  game_mechanics/Madd_scoring_system.count[31]_GND_10_o_add_39_OUT_xor<17> (game_mechanics/scoring_system.count[31]_GND_10_o_add_39_OUT<17>)
     LUT5:I0->O            1   0.203   0.684  game_mechanics/GND_10_o_scoring_system.count[31]_equal_41_o<31>4_SW0 (N53)
     LUT6:I4->O            1   0.203   0.580  game_mechanics/_n01171_SW1 (N40)
     LUT6:I5->O            4   0.205   0.000  game_mechanics/scoring_system.count_31_rstpot (game_mechanics/scoring_system.count_31_rstpot)
     FD:D                      0.102          game_mechanics/scoring_system.count_31
    ----------------------------------------
    Total                      5.116ns (1.964ns logic, 3.152ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pixel_clock/pll_base_inst/CLKOUT0'
  Clock period: 5.419ns (frequency: 184.531MHz)
  Total number of paths / destination ports: 20095 / 138
-------------------------------------------------------------------------
Delay:               5.419ns (Levels of Logic = 20)
  Source:            game_mechanics/game_freq_gen.count_0 (FF)
  Destination:       game_mechanics/game_freq_gen.count_30 (FF)
  Source Clock:      pixel_clock/pll_base_inst/CLKOUT0 rising
  Destination Clock: pixel_clock/pll_base_inst/CLKOUT0 rising

  Data Path: game_mechanics/game_freq_gen.count_0 to game_mechanics/game_freq_gen.count_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  game_mechanics/game_freq_gen.count_0 (game_mechanics/game_freq_gen.count_0)
     INV:I->O              1   0.206   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_lut<0>_INV_0 (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<0> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<1> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<2> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<3> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<4> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<5> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<6> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<7> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<8> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<9> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<10> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<11> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<12> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<13> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<14> (game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_cy<14>)
     XORCY:CI->O           1   0.180   0.944  game_mechanics/Madd_game_freq_gen.count[31]_GND_10_o_add_4_OUT_xor<15> (game_mechanics/game_freq_gen.count[31]_GND_10_o_add_4_OUT<15>)
     LUT6:I0->O            2   0.203   0.845  game_mechanics/GND_10_o_game_freq_gen.count[31]_equal_6_o<31>4 (game_mechanics/GND_10_o_game_freq_gen.count[31]_equal_6_o<31>3)
     LUT6:I3->O           17   0.205   1.028  game_mechanics/GND_10_o_game_freq_gen.count[31]_equal_6_o<31>7 (game_mechanics/GND_10_o_game_freq_gen.count[31]_equal_6_o)
     LUT2:I1->O            1   0.205   0.000  game_mechanics/game_freq_gen.count_30_rstpot (game_mechanics/game_freq_gen.count_30_rstpot)
     FD:D                      0.102          game_mechanics/game_freq_gen.count_30
    ----------------------------------------
    Total                      5.419ns (1.986ns logic, 3.433ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'score_disp/my_clk/tmp_clk'
  Clock period: 2.242ns (frequency: 446.100MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.242ns (Levels of Logic = 1)
  Source:            score_disp/cnt_dig_0 (FF)
  Destination:       score_disp/cnt_dig_0 (FF)
  Source Clock:      score_disp/my_clk/tmp_clk rising
  Destination Clock: score_disp/my_clk/tmp_clk rising

  Data Path: score_disp/cnt_dig_0 to score_disp/cnt_dig_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   0.908  score_disp/cnt_dig_0 (score_disp/cnt_dig_0)
     INV:I->O              1   0.206   0.579  score_disp/Mcount_cnt_dig_xor<0>11_INV_0 (score_disp/Result<0>)
     FD:D                      0.102          score_disp/cnt_dig_0
    ----------------------------------------
    Total                      2.242ns (0.755ns logic, 1.487ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'game_mechanics/enable_game_update'
  Total number of paths / destination ports: 418 / 371
-------------------------------------------------------------------------
Offset:              5.676ns (Levels of Logic = 5)
  Source:            player_input<0> (PAD)
  Destination:       game_mechanics/scoring_system.count_2 (FF)
  Destination Clock: game_mechanics/enable_game_update rising

  Data Path: player_input<0> to game_mechanics/scoring_system.count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.222   1.342  player_input_0_IBUF (player_input_0_IBUF)
     LUT4:I1->O            4   0.205   0.931  game_mechanics/_n011721 (game_mechanics/_n01172)
     LUT6:I2->O            1   0.203   0.684  game_mechanics/GND_10_o_scoring_system.count[31]_equal_41_o<31>4_SW2 (N56)
     LUT6:I4->O            1   0.203   0.580  game_mechanics/_n01171_SW3 (N43)
     LUT6:I5->O            1   0.205   0.000  game_mechanics/scoring_system.count_2_rstpot (game_mechanics/scoring_system.count_2_rstpot)
     FD:D                      0.102          game_mechanics/scoring_system.count_2
    ----------------------------------------
    Total                      5.676ns (2.140ns logic, 3.536ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'game_mechanics/lose_state'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.587ns (Levels of Logic = 2)
  Source:            player_input<0> (PAD)
  Destination:       game_mechanics/obst_generator/lfsr_2_LDC1 (LATCH)
  Destination Clock: game_mechanics/lose_state falling

  Data Path: player_input<0> to game_mechanics/obst_generator/lfsr_2_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.222   1.114  player_input_0_IBUF (player_input_0_IBUF)
     LUT2:I1->O            2   0.205   0.616  game_mechanics/obst_generator/reset1 (game_mechanics/obst_generator/lfsr_2_LDC)
     LDP:PRE                   0.430          game_mechanics/obst_generator/lfsr_2_LDC1
    ----------------------------------------
    Total                      3.587ns (1.857ns logic, 1.730ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pixel_clock/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 15733 / 10
-------------------------------------------------------------------------
Offset:              12.541ns (Levels of Logic = 9)
  Source:            sync_module/hcounter_8 (FF)
  Destination:       rgb<5> (PAD)
  Source Clock:      pixel_clock/pll_base_inst/CLKOUT0 rising

  Data Path: sync_module/hcounter_8 to rgb<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.447   1.421  sync_module/hcounter_8 (sync_module/hcounter_8)
     LUT3:I0->O           10   0.205   1.104  draw_the_boxes/GND_16_o_x[9]_AND_27_o11 (draw_the_boxes/GND_16_o_x[9]_AND_27_o1)
     LUT6:I2->O            4   0.203   1.048  draw_the_boxes/GND_16_o_x[9]_AND_31_o (draw_the_boxes/GND_16_o_x[9]_AND_31_o)
     LUT6:I0->O            1   0.203   0.580  draw_the_boxes/draw_obst34 (draw_the_boxes/draw_obst34)
     LUT5:I4->O            1   0.205   0.580  draw_the_boxes/draw_obst36_SW0 (N96)
     LUT6:I5->O            1   0.205   0.684  draw_the_boxes/draw_obst36 (draw_the_boxes/draw_obst36)
     LUT6:I4->O            1   0.203   0.924  draw_the_boxes/draw_obst45 (draw_the_boxes/draw_obst45)
     LUT6:I1->O            6   0.203   0.973  draw_the_boxes/draw_obst63 (draw_the_boxes/draw_obst)
     LUT5:I2->O            1   0.205   0.579  draw_the_boxes/Mmux_rgb61 (rgb_5_OBUF)
     OBUF:I->O                 2.571          rgb_5_OBUF (rgb<5>)
    ----------------------------------------
    Total                     12.541ns (4.650ns logic, 7.891ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'game_mechanics/enable_game_update'
  Total number of paths / destination ports: 2672 / 18
-------------------------------------------------------------------------
Offset:              9.810ns (Levels of Logic = 6)
  Source:            game_mechanics/current_score_6 (FF)
  Destination:       Segs<7> (PAD)
  Source Clock:      game_mechanics/enable_game_update rising

  Data Path: game_mechanics/current_score_6 to Segs<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            21   0.447   1.458  game_mechanics/current_score_6 (game_mechanics/current_score_6)
     LUT6:I1->O            2   0.203   0.845  score_disp/my_conv/MSD_OUT<3>1 (score_disp/msd<3>)
     LUT3:I0->O            1   0.205   0.580  score_disp/Mmux_digit12_SW0 (N24)
     LUT6:I5->O            9   0.205   1.194  score_disp/Mmux_digit12 (score_disp/Mmux_digit12)
     LUT6:I0->O            7   0.203   1.118  score_disp/Mmux_digit27 (score_disp/digit<1>)
     LUT5:I0->O            1   0.203   0.579  score_disp/Mram_SEGMENTS21 (Segs_2_OBUF)
     OBUF:I->O                 2.571          Segs_2_OBUF (Segs<2>)
    ----------------------------------------
    Total                      9.810ns (4.037ns logic, 5.773ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'score_disp/my_clk/tmp_clk'
  Total number of paths / destination ports: 120 / 11
-------------------------------------------------------------------------
Offset:              8.040ns (Levels of Logic = 5)
  Source:            score_disp/cnt_dig_1 (FF)
  Destination:       Segs<7> (PAD)
  Source Clock:      score_disp/my_clk/tmp_clk rising

  Data Path: score_disp/cnt_dig_1 to Segs<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.987  score_disp/cnt_dig_1 (score_disp/cnt_dig_1)
     LUT2:I0->O            1   0.203   0.944  score_disp/Mmux_digit23 (score_disp/Mmux_digit22)
     LUT6:I0->O            1   0.203   0.580  score_disp/Mmux_digit26 (score_disp/Mmux_digit25)
     LUT6:I5->O            7   0.205   1.118  score_disp/Mmux_digit27 (score_disp/digit<1>)
     LUT5:I0->O            1   0.203   0.579  score_disp/Mram_SEGMENTS21 (Segs_2_OBUF)
     OBUF:I->O                 2.571          Segs_2_OBUF (Segs<2>)
    ----------------------------------------
    Total                      8.040ns (3.832ns logic, 4.207ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock game_mechanics/enable_game_update
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
game_mechanics/enable_game_update|    5.116|         |         |         |
game_mechanics/lose_state        |         |    1.613|         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock game_mechanics/lose_state
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
game_mechanics/enable_game_update|         |         |    2.684|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pixel_clock/pll_base_inst/CLKOUT0
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
game_mechanics/enable_game_update|    3.222|         |         |         |
pixel_clock/pll_base_inst/CLKOUT0|    5.419|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock score_disp/my_clk/tmp_clk
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
score_disp/my_clk/tmp_clk|    2.242|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.03 secs
 
--> 

Total memory usage is 279148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :   10 (   0 filtered)

