Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sat Jun 10 21:44:08 2017
| Host         : wsguo-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file jtag_axi_wrapper_timing_summary_routed.rpt -rpx jtag_axi_wrapper_timing_summary_routed.rpx
| Design       : jtag_axi_wrapper
| Device       : 7z045-ffv900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: GT_DIFF_REFCLK_clk_p (HIGH)

 There are 299 register/latch pins with no clock driven by root clock pin: INIT_DIFF_CLK_clk_p (HIGH)

 There are 1946 register/latch pins with no clock driven by root clock pin: jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/LOCKED (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6361 pins that are not constrained for maximum delay. (HIGH)

 There are 12 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.366        0.000                      0                26194        0.029        0.000                      0                26079        0.000        0.000                       0                 12603  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                              ------------       ----------      --------------
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                            {0.000 16.500}     33.000          30.303          
diff_clock_rtl_clk_p                                                                                                                                                                               {0.000 5.000}      10.000          100.000         
  clk_out1_jtag_axi_clk_wiz_0                                                                                                                                                                      {0.000 5.000}      10.000          100.000         
  clkfbout_jtag_axi_clk_wiz_0                                                                                                                                                                      {0.000 5.000}      10.000          100.000         
jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {0.000 5.120}      10.240          97.656          
jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK  {0.000 5.120}      10.240          97.656          
  clkfbout                                                                                                                                                                                         {0.000 5.120}      10.240          97.656          
  sync_clk_i                                                                                                                                                                                       {0.000 5.120}      10.240          97.656          
  user_clk_i                                                                                                                                                                                       {0.000 10.240}     20.480          48.828          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                 29.421        0.000                      0                  702        0.073        0.000                      0                  702       15.732        0.000                       0                   391  
diff_clock_rtl_clk_p                                                                                                                                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_jtag_axi_clk_wiz_0                                                                                                                                                                            1.366        0.000                      0                19612        0.057        0.000                      0                19586        0.000        0.000                       0                  9747  
  clkfbout_jtag_axi_clk_wiz_0                                                                                                                                                                                                                                                                                                                        8.592        0.000                       0                     3  
jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK        7.626        0.000                      0                 1177        0.029        0.000                      0                 1177        4.478        0.000                       0                   607  
jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK                                                                                                                                                    2.120        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                                           9.169        0.000                       0                     2  
  sync_clk_i                                                                                                                                                                                             7.963        0.000                      0                   64        0.108        0.000                      0                   64        4.720        0.000                       0                    36  
  user_clk_i                                                                                                                                                                                            16.760        0.000                      0                 3471        0.064        0.000                      0                 3471        9.472        0.000                       0                  1813  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
user_clk_i                   clk_out1_jtag_axi_clk_wiz_0        9.245        0.000                      0                   42                                                                        
clk_out1_jtag_axi_clk_wiz_0  user_clk_i                         9.190        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clk_out1_jtag_axi_clk_wiz_0                                              clk_out1_jtag_axi_clk_wiz_0                                                    5.271        0.000                      0                  791        0.271        0.000                      0                  791  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.549        0.000                      0                  100        0.247        0.000                      0                  100  
**async_default**                                                        user_clk_i                                                               user_clk_i                                                                    17.881        0.000                      0                  188        0.313        0.000                      0                  188  
**default**                                                              clk_out1_jtag_axi_clk_wiz_0                                                                                                                             9.411        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.395ns (12.319%)  route 2.811ns (87.681%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 38.091 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.467     7.105    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT5 (Prop_lut5_I3_O)        0.043     7.148 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.941     8.090    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X114Y16        LUT4 (Prop_lut4_I1_O)        0.043     8.133 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.410     8.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X115Y16        LUT6 (Prop_lut6_I5_O)        0.043     8.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.487     9.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X110Y15        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.459    38.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X110Y15        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.720    38.811    
                         clock uncertainty           -0.035    38.775    
    SLICE_X110Y15        FDRE (Setup_fdre_C_R)       -0.281    38.494    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 29.421    

Slack (MET) :             29.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.395ns (12.319%)  route 2.811ns (87.681%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 38.091 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.467     7.105    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT5 (Prop_lut5_I3_O)        0.043     7.148 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.941     8.090    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X114Y16        LUT4 (Prop_lut4_I1_O)        0.043     8.133 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.410     8.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X115Y16        LUT6 (Prop_lut6_I5_O)        0.043     8.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.487     9.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X110Y15        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.459    38.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X110Y15        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.720    38.811    
                         clock uncertainty           -0.035    38.775    
    SLICE_X110Y15        FDRE (Setup_fdre_C_R)       -0.281    38.494    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 29.421    

Slack (MET) :             29.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.395ns (12.319%)  route 2.811ns (87.681%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 38.091 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.467     7.105    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT5 (Prop_lut5_I3_O)        0.043     7.148 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.941     8.090    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X114Y16        LUT4 (Prop_lut4_I1_O)        0.043     8.133 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.410     8.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X115Y16        LUT6 (Prop_lut6_I5_O)        0.043     8.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.487     9.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X110Y15        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.459    38.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X110Y15        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.720    38.811    
                         clock uncertainty           -0.035    38.775    
    SLICE_X110Y15        FDRE (Setup_fdre_C_R)       -0.281    38.494    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 29.421    

Slack (MET) :             29.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.502ns (14.495%)  route 2.961ns (85.505%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 38.081 - 33.000 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.583     5.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X105Y22        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y22        FDRE (Prop_fdre_C_Q)         0.204     6.049 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.482     6.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][1]
    SLICE_X105Y22        LUT6 (Prop_lut6_I5_O)        0.126     6.657 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.543     7.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X111Y21        LUT3 (Prop_lut3_I2_O)        0.043     7.243 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.395     7.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X108Y22        LUT4 (Prop_lut4_I1_O)        0.043     7.681 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.647     8.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X119Y19        LUT6 (Prop_lut6_I0_O)        0.043     8.371 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.354     8.725    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X118Y19        LUT6 (Prop_lut6_I0_O)        0.043     8.768 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.540     9.308    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X108Y23        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.449    38.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X108Y23        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.720    38.801    
                         clock uncertainty           -0.035    38.765    
    SLICE_X108Y23        FDPE (Setup_fdpe_C_D)       -0.031    38.734    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 29.426    

Slack (MET) :             29.549ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.502ns (14.972%)  route 2.851ns (85.028%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 38.081 - 33.000 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.583     5.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X105Y22        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y22        FDRE (Prop_fdre_C_Q)         0.204     6.049 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.482     6.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][1]
    SLICE_X105Y22        LUT6 (Prop_lut6_I5_O)        0.126     6.657 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.543     7.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X111Y21        LUT3 (Prop_lut3_I2_O)        0.043     7.243 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.395     7.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X108Y22        LUT4 (Prop_lut4_I1_O)        0.043     7.681 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.647     8.328    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X119Y19        LUT6 (Prop_lut6_I0_O)        0.043     8.371 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.354     8.725    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X118Y19        LUT6 (Prop_lut6_I0_O)        0.043     8.768 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.429     9.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X108Y23        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.449    38.081    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X108Y23        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.720    38.801    
                         clock uncertainty           -0.035    38.765    
    SLICE_X108Y23        FDPE (Setup_fdpe_C_D)       -0.019    38.746    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                 29.549    

Slack (MET) :             29.584ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.395ns (13.078%)  route 2.625ns (86.922%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 38.091 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.467     7.105    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT5 (Prop_lut5_I3_O)        0.043     7.148 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.941     8.090    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X114Y16        LUT4 (Prop_lut4_I1_O)        0.043     8.133 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.410     8.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X115Y16        LUT6 (Prop_lut6_I5_O)        0.043     8.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.301     8.887    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X112Y15        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.459    38.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X112Y15        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.720    38.811    
                         clock uncertainty           -0.035    38.775    
    SLICE_X112Y15        FDRE (Setup_fdre_C_R)       -0.304    38.471    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                 29.584    

Slack (MET) :             29.584ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.395ns (13.078%)  route 2.625ns (86.922%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 38.091 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.467     7.105    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT5 (Prop_lut5_I3_O)        0.043     7.148 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.941     8.090    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X114Y16        LUT4 (Prop_lut4_I1_O)        0.043     8.133 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.410     8.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X115Y16        LUT6 (Prop_lut6_I5_O)        0.043     8.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.301     8.887    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X112Y15        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.459    38.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X112Y15        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.720    38.811    
                         clock uncertainty           -0.035    38.775    
    SLICE_X112Y15        FDRE (Setup_fdre_C_R)       -0.304    38.471    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                 29.584    

Slack (MET) :             29.584ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.395ns (13.078%)  route 2.625ns (86.922%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 38.091 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.467     7.105    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT5 (Prop_lut5_I3_O)        0.043     7.148 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.941     8.090    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X114Y16        LUT4 (Prop_lut4_I1_O)        0.043     8.133 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.410     8.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X115Y16        LUT6 (Prop_lut6_I5_O)        0.043     8.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.301     8.887    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X112Y15        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.459    38.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X112Y15        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.720    38.811    
                         clock uncertainty           -0.035    38.775    
    SLICE_X112Y15        FDRE (Setup_fdre_C_R)       -0.304    38.471    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                 29.584    

Slack (MET) :             29.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.511ns (16.869%)  route 2.518ns (83.131%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 38.094 - 33.000 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.583     5.845    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X105Y22        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y22        FDRE (Prop_fdre_C_Q)         0.204     6.049 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.482     6.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][1]
    SLICE_X105Y22        LUT6 (Prop_lut6_I5_O)        0.126     6.657 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.378     7.035    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/empty_fwft_i_reg
    SLICE_X111Y20        LUT5 (Prop_lut5_I4_O)        0.043     7.078 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_8/O
                         net (fo=1, routed)           0.538     7.615    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_8_n_0
    SLICE_X108Y18        LUT6 (Prop_lut6_I0_O)        0.043     7.658 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_4/O
                         net (fo=1, routed)           0.418     8.076    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/shift_reg_in_reg[17]
    SLICE_X113Y16        LUT6 (Prop_lut6_I2_O)        0.043     8.119 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_2/O
                         net (fo=1, routed)           0.415     8.534    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]_0
    SLICE_X115Y16        LUT4 (Prop_lut4_I3_O)        0.052     8.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.288     8.874    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X120Y16        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.462    38.094    dbg_hub/inst/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X120Y16        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.720    38.814    
                         clock uncertainty           -0.035    38.778    
    SLICE_X120Y16        FDRE (Setup_fdre_C_D)       -0.115    38.663    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         38.663    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                 29.789    

Slack (MET) :             29.883ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.725ns (23.435%)  route 2.369ns (76.565%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 38.101 - 33.000 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.604     5.866    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X133Y17        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y17        FDRE (Prop_fdre_C_Q)         0.204     6.070 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          0.898     6.968    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X128Y14        LUT5 (Prop_lut5_I1_O)        0.123     7.091 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.555     7.645    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X126Y14        LUT6 (Prop_lut6_I3_O)        0.043     7.688 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.688    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X126Y14        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.947 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.947    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X126Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.916     8.916    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X132Y16        LUT6 (Prop_lut6_I4_O)        0.043     8.959 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.959    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X132Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.469    38.101    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.743    38.844    
                         clock uncertainty           -0.035    38.808    
    SLICE_X132Y16        FDRE (Setup_fdre_C_D)        0.034    38.842    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.842    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                 29.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.816%)  route 0.108ns (54.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.650     3.011    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X105Y25        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDCE (Prop_fdce_C_Q)         0.091     3.102 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.108     3.209    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X106Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.890     3.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X106Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.590     3.043    
    SLICE_X106Y25        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     3.137    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.390%)  route 0.120ns (54.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.650     3.011    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X105Y25        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDCE (Prop_fdce_C_Q)         0.100     3.111 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.120     3.231    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X106Y24        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.890     3.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X106Y24        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.590     3.043    
    SLICE_X106Y24        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     3.149    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.502%)  route 0.107ns (47.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.653     3.014    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X106Y23        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDCE (Prop_fdce_C_Q)         0.118     3.132 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.107     3.238    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X106Y24        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.890     3.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X106Y24        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.609     3.024    
    SLICE_X106Y24        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.734%)  route 0.070ns (35.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.655     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X103Y19        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y19        FDRE (Prop_fdre_C_Q)         0.100     3.116 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg/Q
                         net (fo=3, routed)           0.070     3.185    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en
    SLICE_X102Y19        LUT3 (Prop_lut3_I1_O)        0.028     3.213 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.213    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__2_n_0
    SLICE_X102Y19        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.894     3.637    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X102Y19        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/C
                         clock pessimism             -0.610     3.027    
    SLICE_X102Y19        FDRE (Hold_fdre_C_D)         0.087     3.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.114    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.631ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.649     3.010    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X97Y20         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y20         FDRE (Prop_fdre_C_Q)         0.100     3.110 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     3.164    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X97Y20         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.888     3.631    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X97Y20         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.621     3.010    
    SLICE_X97Y20         FDRE (Hold_fdre_C_D)         0.047     3.057    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.649     3.010    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X101Y26        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y26        FDCE (Prop_fdce_C_Q)         0.100     3.110 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.164    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X101Y26        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.887     3.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X101Y26        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.620     3.010    
    SLICE_X101Y26        FDCE (Hold_fdce_C_D)         0.047     3.057    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.627ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.646     3.007    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X97Y23         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y23         FDPE (Prop_fdpe_C_Q)         0.100     3.107 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X97Y23         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.884     3.627    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X97Y23         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.620     3.007    
    SLICE_X97Y23         FDPE (Hold_fdpe_C_D)         0.047     3.054    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.632ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.650     3.011    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X97Y19         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y19         FDRE (Prop_fdre_C_Q)         0.100     3.111 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.055     3.165    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X97Y19         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.889     3.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X97Y19         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.621     3.011    
    SLICE_X97Y19         FDRE (Hold_fdre_C_D)         0.047     3.058    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.648     3.009    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X101Y24        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y24        FDCE (Prop_fdce_C_Q)         0.100     3.109 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     3.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X101Y24        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.886     3.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X101Y24        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.620     3.009    
    SLICE_X101Y24        FDCE (Hold_fdce_C_D)         0.047     3.056    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.648     3.009    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X101Y25        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y25        FDCE (Prop_fdce_C_Q)         0.100     3.109 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X101Y25        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.886     3.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X101Y25        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.620     3.009    
    SLICE_X101Y25        FDCE (Hold_fdce_C_D)         0.047     3.056    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X108Y18  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X108Y18  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X106Y19  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X106Y18  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X107Y19  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X105Y19  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X104Y19  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X102Y18  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X103Y19  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y26  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y26  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y26  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y26  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y26  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y26  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y26  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y26  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X106Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_clk_p
  To Clock:  diff_clock_rtl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { diff_clock_rtl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_jtag_axi_clk_wiz_0
  To Clock:  clk_out1_jtag_axi_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_we_cs_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.223ns (7.041%)  route 2.944ns (92.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.756ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.442    -2.195    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X127Y93        FDSE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_we_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y93        FDSE (Prop_fdse_C_Q)         0.223    -1.972 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_we_cs_reg/Q
                         net (fo=5, routed)           2.944     0.972    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_we
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.405     8.524    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                         clock pessimism             -0.756     7.768    
                         clock uncertainty           -0.074     7.694    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -5.356     2.338    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 4.680ns (58.784%)  route 3.281ns (41.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 8.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.756ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.606    -2.031    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[0])
                                                      4.680     2.649 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[0]
                         net (fo=2, routed)           3.281     5.931    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[31]
    SLICE_X131Y86        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.302     8.421    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X131Y86        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[31]/C
                         clock pessimism             -0.756     7.665    
                         clock uncertainty           -0.074     7.591    
    SLICE_X131Y86        FDRE (Setup_fdre_C_D)       -0.019     7.572    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[31]
  -------------------------------------------------------------------
                         required time                          7.572    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 4.680ns (58.842%)  route 3.274ns (41.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 8.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.756ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.606    -2.031    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[0])
                                                      4.680     2.649 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[0]
                         net (fo=2, routed)           3.274     5.923    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[31]
    SLICE_X131Y87        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.302     8.421    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X131Y87        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[7]/C
                         clock pessimism             -0.756     7.665    
                         clock uncertainty           -0.074     7.591    
    SLICE_X131Y87        FDRE (Setup_fdre_C_D)       -0.019     7.572    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[7]
  -------------------------------------------------------------------
                         required time                          7.572    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 4.680ns (58.957%)  route 3.258ns (41.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 8.420 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.756ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.606    -2.031    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[3])
                                                      4.680     2.649 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[3]
                         net (fo=2, routed)           3.258     5.907    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[28]
    SLICE_X128Y85        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.301     8.420    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X128Y85        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[28]/C
                         clock pessimism             -0.756     7.664    
                         clock uncertainty           -0.074     7.590    
    SLICE_X128Y85        FDRE (Setup_fdre_C_D)       -0.019     7.571    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[28]
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 4.680ns (59.045%)  route 3.246ns (40.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 8.423 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.756ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.606    -2.031    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[5])
                                                      4.680     2.649 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[5]
                         net (fo=2, routed)           3.246     5.895    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[26]
    SLICE_X136Y85        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.304     8.423    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X136Y85        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[2]/C
                         clock pessimism             -0.756     7.667    
                         clock uncertainty           -0.074     7.593    
    SLICE_X136Y85        FDRE (Setup_fdre_C_D)       -0.002     7.591    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[2]
  -------------------------------------------------------------------
                         required time                          7.591    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 4.680ns (59.652%)  route 3.166ns (40.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.756ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.606    -2.031    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[3])
                                                      4.680     2.649 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[3]
                         net (fo=2, routed)           3.166     5.815    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[28]
    SLICE_X135Y85        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.303     8.422    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X135Y85        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[4]/C
                         clock pessimism             -0.756     7.666    
                         clock uncertainty           -0.074     7.592    
    SLICE_X135Y85        FDRE (Setup_fdre_C_D)       -0.008     7.584    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[4]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -5.815    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 4.680ns (61.343%)  route 2.949ns (38.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 8.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.606    -2.031    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[26])
                                                      4.680     2.649 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[26]
                         net (fo=1, routed)           2.949     5.599    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[5]
    SLICE_X132Y181       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.109     8.228    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X132Y181       FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[5]/C
                         clock pessimism             -0.743     7.485    
                         clock uncertainty           -0.074     7.411    
    SLICE_X132Y181       FDRE (Setup_fdre_C_D)       -0.031     7.380    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[5]
  -------------------------------------------------------------------
                         required time                          7.380    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 4.680ns (60.000%)  route 3.120ns (40.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.756ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.606    -2.031    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[6])
                                                      4.680     2.649 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[6]
                         net (fo=2, routed)           3.120     5.769    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[25]
    SLICE_X134Y85        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.303     8.422    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X134Y85        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[25]/C
                         clock pessimism             -0.756     7.666    
                         clock uncertainty           -0.074     7.592    
    SLICE_X134Y85        FDRE (Setup_fdre_C_D)       -0.009     7.583    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[25]
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 4.680ns (60.226%)  route 3.091ns (39.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 8.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.756ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.606    -2.031    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[2])
                                                      4.680     2.649 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[2]
                         net (fo=2, routed)           3.091     5.740    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[29]
    SLICE_X128Y87        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.302     8.421    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X128Y87        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[29]/C
                         clock pessimism             -0.756     7.665    
                         clock uncertainty           -0.074     7.591    
    SLICE_X128Y87        FDRE (Setup_fdre_C_D)       -0.022     7.569    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[29]
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 4.680ns (60.321%)  route 3.079ns (39.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.756ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.606    -2.031    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/s_axi_aclk
    ICAP_X0Y1            ICAPE2                                       r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[5])
                                                      4.680     2.649 r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/O[5]
                         net (fo=2, routed)           3.079     5.728    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[26]
    SLICE_X134Y85        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.303     8.422    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/s_axi_aclk
    SLICE_X134Y85        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[26]/C
                         clock pessimism             -0.756     7.666    
                         clock uncertainty           -0.074     7.592    
    SLICE_X134Y85        FDRE (Setup_fdre_C_D)       -0.019     7.573    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[26]
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  1.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.020%)  route 0.117ns (53.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.681    -0.580    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X139Y43        FDRE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y43        FDRE (Prop_fdre_C_Q)         0.100    -0.480 r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[20]/Q
                         net (fo=4, routed)           0.117    -0.363    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/DIC
    SLICE_X136Y42        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.920    -0.599    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/WCLK
    SLICE_X136Y42        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMC/CLK
                         clock pessimism              0.050    -0.549    
    SLICE_X136Y42        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.420    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.598ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.681    -0.580    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X139Y43        FDRE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y43        FDRE (Prop_fdre_C_Q)         0.100    -0.480 r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[20]/Q
                         net (fo=4, routed)           0.102    -0.378    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/DIC
    SLICE_X138Y42        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.921    -0.598    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/WCLK
    SLICE_X138Y42        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/RAMC/CLK
                         clock pessimism              0.031    -0.567    
    SLICE_X138Y42        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.438    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.491%)  route 0.106ns (51.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.598ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.681    -0.580    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X139Y43        FDRE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y43        FDRE (Prop_fdre_C_Q)         0.100    -0.480 r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[19]/Q
                         net (fo=4, routed)           0.106    -0.374    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/DIB
    SLICE_X138Y42        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.921    -0.598    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/WCLK
    SLICE_X138Y42        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/RAMB/CLK
                         clock pessimism              0.031    -0.567    
    SLICE_X138Y42        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.435    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_27_29/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.693%)  route 0.105ns (51.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.680    -0.581    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X141Y40        FDRE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y40        FDRE (Prop_fdre_C_Q)         0.100    -0.481 r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[27]/Q
                         net (fo=4, routed)           0.105    -0.376    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_27_29/DIA
    SLICE_X140Y39        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_27_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.920    -0.599    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_27_29/WCLK
    SLICE_X140Y39        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_27_29/RAMA/CLK
                         clock pessimism              0.031    -0.568    
    SLICE_X140Y39        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131    -0.437    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.643%)  route 0.110ns (52.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.680    -0.581    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X141Y42        FDRE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y42        FDRE (Prop_fdre_C_Q)         0.100    -0.481 r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[0]/Q
                         net (fo=4, routed)           0.110    -0.371    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/DIA
    SLICE_X140Y44        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.922    -0.597    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X140Y44        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.031    -0.566    
    SLICE_X140Y44        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131    -0.435    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.538%)  route 0.110ns (52.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.680    -0.581    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X137Y45        FDRE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y45        FDRE (Prop_fdre_C_Q)         0.100    -0.481 r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[24]/Q
                         net (fo=4, routed)           0.110    -0.371    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/DIA
    SLICE_X136Y47        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.922    -0.597    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/WCLK
    SLICE_X136Y47        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA/CLK
                         clock pessimism              0.031    -0.566    
    SLICE_X136Y47        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131    -0.435    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.244%)  route 0.102ns (52.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.675    -0.586    jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/aclk
    SLICE_X141Y32        FDRE                                         r  jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y32        FDRE (Prop_fdre_C_Q)         0.091    -0.495 r  jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[47]/Q
                         net (fo=4, routed)           0.102    -0.393    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe0[15]
    SLICE_X142Y32        SRL16E                                       r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.914    -0.605    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X142Y32        SRL16E                                       r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.031    -0.574    
    SLICE_X142Y32        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116    -0.458    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/IP2Bus_Data_sampled_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.614    -0.647    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/s_axi_aclk
    SLICE_X111Y62        FDRE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/IP2Bus_Data_sampled_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.100    -0.547 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/IP2Bus_Data_sampled_reg[10]/Q
                         net (fo=1, routed)           0.101    -0.446    jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X114Y62        SRLC32E                                      r  jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.836    -0.683    jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X114Y62        SRLC32E                                      r  jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.070    -0.613    
    SLICE_X114Y62        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102    -0.511    jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.663    -0.598    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X119Y21        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y21        FDRE (Prop_fdre_C_Q)         0.100    -0.498 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/Q
                         net (fo=1, routed)           0.107    -0.391    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X118Y21        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.902    -0.617    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y21        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.030    -0.587    
    SLICE_X118Y21        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.458    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][187]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.277%)  route 0.149ns (55.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.672    -0.589    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X122Y38        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y38        FDRE (Prop_fdre_C_Q)         0.118    -0.471 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][187]/Q
                         net (fo=1, routed)           0.149    -0.323    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[7]
    RAMB36_X5Y7          RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.943    -0.577    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X5Y7          RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.031    -0.545    
    RAMB36_X5Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.390    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_jtag_axi_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     ICAPE2/CLK            n/a            10.000        10.000      0.000      ICAP_X0Y1           jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         10.000      4.286      GTXE2_COMMON_X0Y1   jtag_axi_i/aurora_64b66b_0/inst/gt_common_support/gtxe2_common_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         10.000      7.905      RAMB36_X6Y8         jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         10.000      7.905      RAMB36_X6Y8         jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         10.000      7.905      RAMB36_X5Y8         jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         10.000      7.905      RAMB36_X5Y8         jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         10.000      7.905      RAMB36_X5Y7         jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         10.000      7.905      RAMB36_X5Y7         jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         10.000      7.905      RAMB36_X6Y6         jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5     jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y41       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y41       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y41       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y41       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y40       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y40       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y40       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y40       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X122Y75       jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X122Y75       jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y41       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y41       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y41       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y41       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y40       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y40       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y40       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y40       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y43       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X140Y43       jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_12_14/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_jtag_axi_clk_wiz_0
  To Clock:  clkfbout_jtag_axi_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_jtag_axi_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y17   jtag_axi_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        7.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.478ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.445ns (17.561%)  route 2.089ns (82.439%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 12.845 - 10.240 ) 
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.490     2.826    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X156Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y63        FDRE (Prop_fdre_C_Q)         0.236     3.062 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[19]/Q
                         net (fo=2, routed)           0.444     3.506    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[19]
    SLICE_X154Y66        LUT2 (Prop_lut2_I0_O)        0.123     3.629 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_3/O
                         net (fo=2, routed)           0.442     4.071    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_3_n_0
    SLICE_X155Y66        LUT6 (Prop_lut6_I3_O)        0.043     4.114 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_1/O
                         net (fo=3, routed)           0.799     4.913    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect
    SLICE_X158Y78        LUT2 (Prop_lut2_I0_O)        0.043     4.956 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_pulse_r_i_1/O
                         net (fo=2, routed)           0.404     5.360    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/D[1]
    SLICE_X157Y74        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.343    12.845    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X157Y74        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/C
                         clock pessimism              0.186    13.031    
                         clock uncertainty           -0.035    12.996    
    SLICE_X157Y74        FDRE (Setup_fdre_C_D)       -0.010    12.986    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.445ns (18.243%)  route 1.994ns (81.757%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 12.845 - 10.240 ) 
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.490     2.826    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X156Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y63        FDRE (Prop_fdre_C_Q)         0.236     3.062 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[19]/Q
                         net (fo=2, routed)           0.444     3.506    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[19]
    SLICE_X154Y66        LUT2 (Prop_lut2_I0_O)        0.123     3.629 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_3/O
                         net (fo=2, routed)           0.442     4.071    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_3_n_0
    SLICE_X155Y66        LUT6 (Prop_lut6_I3_O)        0.043     4.114 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_1/O
                         net (fo=3, routed)           0.799     4.913    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect
    SLICE_X158Y78        LUT2 (Prop_lut2_I0_O)        0.043     4.956 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_pulse_r_i_1/O
                         net (fo=2, routed)           0.309     5.265    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/D[1]
    SLICE_X158Y74        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.343    12.845    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X158Y74        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg/C
                         clock pessimism              0.162    13.007    
                         clock uncertainty           -0.035    12.972    
    SLICE_X158Y74        FDRE (Setup_fdre_C_D)       -0.002    12.970    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.653ns (28.022%)  route 1.677ns (71.978%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.612ns = ( 12.852 - 10.240 ) 
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.485     2.821    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X159Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y67        FDRE (Prop_fdre_C_Q)         0.204     3.025 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[7]/Q
                         net (fo=5, routed)           0.495     3.520    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg__0[7]
    SLICE_X159Y67        LUT6 (Prop_lut6_I3_O)        0.126     3.646 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_5/O
                         net (fo=1, routed)           0.534     4.180    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_5_n_0
    SLICE_X160Y65        LUT5 (Prop_lut5_I0_O)        0.047     4.227 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_2/O
                         net (fo=4, routed)           0.314     4.542    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sh_invalid_cnt_equals_zero_i__4
    SLICE_X159Y66        LUT3 (Prop_lut3_I2_O)        0.140     4.682 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_i_3/O
                         net (fo=1, routed)           0.334     5.015    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_i_3_n_0
    SLICE_X160Y67        LUT5 (Prop_lut5_I2_O)        0.136     5.151 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_i_1/O
                         net (fo=1, routed)           0.000     5.151    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_pulse_i
    SLICE_X160Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.350    12.852    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X160Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/C
                         clock pessimism              0.186    13.038    
                         clock uncertainty           -0.035    13.003    
    SLICE_X160Y67        FDRE (Setup_fdre_C_D)        0.065    13.068    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  7.916    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.415ns (18.455%)  route 1.834ns (81.545%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 12.848 - 10.240 ) 
    Source Clock Delay      (SCD):    2.812ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.476     2.812    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X155Y75        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y75        FDRE (Prop_fdre_C_Q)         0.204     3.016 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[26]/Q
                         net (fo=2, routed)           0.933     3.949    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/en32_fifo_din_i[66]
    SLICE_X156Y76        LUT4 (Prop_lut4_I0_O)        0.125     4.074 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_i_6/O
                         net (fo=1, routed)           0.279     4.353    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0
    SLICE_X155Y76        LUT6 (Prop_lut6_I4_O)        0.043     4.396 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_i_2/O
                         net (fo=1, routed)           0.622     5.018    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT1__20
    SLICE_X159Y78        LUT5 (Prop_lut5_I2_O)        0.043     5.061 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_i_1/O
                         net (fo=1, routed)           0.000     5.061    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0
    SLICE_X159Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.346    12.848    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X159Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_reg/C
                         clock pessimism              0.162    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X159Y78        FDRE (Setup_fdre_C_D)        0.034    13.009    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FIRST_CB_BITERR_CB_RESET_OUT_reg
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg/R
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.359ns (18.855%)  route 1.545ns (81.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.851 - 10.240 ) 
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.477     2.813    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/rx_cdrlocked_reg
    SLICE_X160Y76        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y76        FDRE (Prop_fdre_C_Q)         0.236     3.049 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.067     4.116    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X156Y69        LUT3 (Prop_lut3_I1_O)        0.123     4.239 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/any_vld_btf_fifo_din_detect_dlyd_i_1/O
                         net (fo=5, routed)           0.478     4.717    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg0
    SLICE_X157Y69        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.349    12.851    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X157Y69        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg/C
                         clock pessimism              0.162    13.013    
                         clock uncertainty           -0.035    12.978    
    SLICE_X157Y69        FDRE (Setup_fdre_C_R)       -0.304    12.674    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.359ns (18.855%)  route 1.545ns (81.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.851 - 10.240 ) 
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.477     2.813    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/rx_cdrlocked_reg
    SLICE_X160Y76        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y76        FDRE (Prop_fdre_C_Q)         0.236     3.049 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.067     4.116    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X156Y69        LUT3 (Prop_lut3_I1_O)        0.123     4.239 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/any_vld_btf_fifo_din_detect_dlyd_i_1/O
                         net (fo=5, routed)           0.478     4.717    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg0
    SLICE_X157Y69        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.349    12.851    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X157Y69        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_count_reg[0]/C
                         clock pessimism              0.162    13.013    
                         clock uncertainty           -0.035    12.978    
    SLICE_X157Y69        FDRE (Setup_fdre_C_R)       -0.304    12.674    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.359ns (18.855%)  route 1.545ns (81.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.851 - 10.240 ) 
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.477     2.813    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/rx_cdrlocked_reg
    SLICE_X160Y76        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y76        FDRE (Prop_fdre_C_Q)         0.236     3.049 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.067     4.116    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X156Y69        LUT3 (Prop_lut3_I1_O)        0.123     4.239 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/any_vld_btf_fifo_din_detect_dlyd_i_1/O
                         net (fo=5, routed)           0.478     4.717    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg0
    SLICE_X157Y69        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.349    12.851    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X157Y69        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_count_reg[1]/C
                         clock pessimism              0.162    13.013    
                         clock uncertainty           -0.035    12.978    
    SLICE_X157Y69        FDRE (Setup_fdre_C_R)       -0.304    12.674    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             8.012ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r_reg/D
                            (rising edge-triggered cell FDSE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.511ns (22.866%)  route 1.724ns (77.134%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 12.853 - 10.240 ) 
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.485     2.821    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X159Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y67        FDRE (Prop_fdre_C_Q)         0.204     3.025 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[7]/Q
                         net (fo=5, routed)           0.495     3.520    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg__0[7]
    SLICE_X159Y67        LUT6 (Prop_lut6_I3_O)        0.126     3.646 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_5/O
                         net (fo=1, routed)           0.534     4.180    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_5_n_0
    SLICE_X160Y65        LUT5 (Prop_lut5_I0_O)        0.047     4.227 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_done_r_i_2/O
                         net (fo=4, routed)           0.694     4.922    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sh_invalid_cnt_equals_zero_i__4
    SLICE_X160Y66        LUT6 (Prop_lut6_I1_O)        0.134     5.056 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r_i_1__0/O
                         net (fo=1, routed)           0.000     5.056    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/next_begin_c
    SLICE_X160Y66        FDSE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.351    12.853    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X160Y66        FDSE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r_reg/C
                         clock pessimism              0.186    13.039    
                         clock uncertainty           -0.035    13.004    
    SLICE_X160Y66        FDSE (Setup_fdse_C_D)        0.064    13.068    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r_reg
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  8.012    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.388ns (17.861%)  route 1.784ns (82.139%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 12.848 - 10.240 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.491     2.827    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X156Y62        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y62        FDRE (Prop_fdre_C_Q)         0.259     3.086 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/Q
                         net (fo=3, routed)           0.756     3.842    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[24]
    SLICE_X155Y66        LUT6 (Prop_lut6_I1_O)        0.043     3.885 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_2/O
                         net (fo=1, routed)           0.450     4.334    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_2_n_0
    SLICE_X155Y66        LUT6 (Prop_lut6_I0_O)        0.043     4.377 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_1/O
                         net (fo=2, routed)           0.579     4.956    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect0
    SLICE_X154Y71        LUT2 (Prop_lut2_I0_O)        0.043     4.999 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/wdth_conv_1stage[38]_i_1/O
                         net (fo=1, routed)           0.000     4.999    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/D[0]
    SLICE_X154Y71        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.346    12.848    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X154Y71        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[38]/C
                         clock pessimism              0.162    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X154Y71        FDRE (Setup_fdre_C_D)        0.064    13.039    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[38]
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_r_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@10.240ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.459ns (20.908%)  route 1.736ns (79.092%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 12.853 - 10.240 ) 
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.485     2.821    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X159Y67        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y67        FDRE (Prop_fdre_C_Q)         0.204     3.025 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[7]/Q
                         net (fo=5, routed)           0.490     3.515    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg__0[7]
    SLICE_X159Y67        LUT6 (Prop_lut6_I3_O)        0.126     3.641 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_r_i_3/O
                         net (fo=1, routed)           0.328     3.969    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_r_i_3_n_0
    SLICE_X159Y65        LUT6 (Prop_lut6_I4_O)        0.043     4.012 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_r_i_2/O
                         net (fo=5, routed)           0.654     4.666    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_r_i_2_n_0
    SLICE_X161Y65        LUT4 (Prop_lut4_I1_O)        0.043     4.709 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_i_4/O
                         net (fo=2, routed)           0.264     4.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_i_4_n_0
    SLICE_X160Y66        LUT6 (Prop_lut6_I5_O)        0.043     5.016 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_r_i_1/O
                         net (fo=1, routed)           0.000     5.016    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/next_slip_c
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.351    12.853    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X160Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_r_reg/C
                         clock pessimism              0.186    13.039    
                         clock uncertainty           -0.035    13.004    
    SLICE_X160Y66        FDRE (Setup_fdre_C_D)        0.066    13.070    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_r_reg
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  8.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/DI[16]
                            (rising edge-triggered cell FIFO36E1 clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.206ns (32.674%)  route 0.424ns (67.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     1.179    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.262 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.344     2.606    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X154Y73        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y73        FDRE (Prop_fdre_C_Q)         0.206     2.812 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[16]/Q
                         net (fo=2, routed)           0.424     3.236    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/en32_fifo_din_i[16]
    RAMB36_X7Y15         FIFO36E1                                     r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/DI[16]
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.507     2.843    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    RAMB36_X7Y15         FIFO36E1                                     r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
                         clock pessimism             -0.162     2.681    
    RAMB36_X7Y15         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[16])
                                                      0.527     3.208    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo
  -------------------------------------------------------------------
                         required time                         -3.208    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.644     1.211    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X155Y74        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y74        FDRE (Prop_fdre_C_Q)         0.100     1.311 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[29]/Q
                         net (fo=1, routed)           0.055     1.366    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage[29]
    SLICE_X154Y74        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.863     1.476    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X154Y74        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[29]/C
                         clock pessimism             -0.254     1.222    
    SLICE_X154Y74        FDRE (Hold_fdre_C_D)         0.059     1.281    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.647     1.214    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_cdrlocked_reg
    SLICE_X159Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y78        FDRE (Prop_fdre_C_Q)         0.100     1.314 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg4_reg/Q
                         net (fo=1, routed)           0.055     1.369    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg4_reg_n_0
    SLICE_X159Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.867     1.480    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_cdrlocked_reg
    SLICE_X159Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg5_reg/C
                         clock pessimism             -0.266     1.214    
    SLICE_X159Y78        FDRE (Hold_fdre_C_D)         0.049     1.263    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg5_reg
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.646     1.213    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/rx_cdrlocked_reg
    SLICE_X159Y77        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y77        FDRE (Prop_fdre_C_Q)         0.100     1.313 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.368    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X159Y77        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.866     1.479    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/rx_cdrlocked_reg
    SLICE_X159Y77        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/C
                         clock pessimism             -0.266     1.213    
    SLICE_X159Y77        FDRE (Hold_fdre_C_D)         0.047     1.260    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[52]/D
                            (rising edge-triggered cell FDSE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.653     1.220    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X155Y64        FDSE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y64        FDSE (Prop_fdse_C_Q)         0.100     1.320 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[20]/Q
                         net (fo=2, routed)           0.055     1.375    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[13]_0[0]
    SLICE_X155Y64        FDSE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.874     1.487    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X155Y64        FDSE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[52]/C
                         clock pessimism             -0.267     1.220    
    SLICE_X155Y64        FDSE (Hold_fdse_C_D)         0.047     1.267    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.650     1.217    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X159Y68        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y68        FDRE (Prop_fdre_C_Q)         0.100     1.317 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.372    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X159Y68        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.870     1.483    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X159Y68        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/C
                         clock pessimism             -0.266     1.217    
    SLICE_X159Y68        FDRE (Hold_fdre_C_D)         0.047     1.264    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.034%)  route 0.144ns (58.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.653     1.220    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X155Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y64        FDRE (Prop_fdre_C_Q)         0.100     1.320 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[13]/Q
                         net (fo=1, routed)           0.144     1.464    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[13]
    SLICE_X156Y65        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.873     1.486    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X156Y65        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
                         clock pessimism             -0.234     1.252    
    SLICE_X156Y65        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.354    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.647     1.214    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X162Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y78        FDRE (Prop_fdre_C_Q)         0.100     1.314 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     1.374    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X162Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.867     1.480    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X162Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/C
                         clock pessimism             -0.266     1.214    
    SLICE_X162Y78        FDRE (Hold_fdre_C_D)         0.047     1.261    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.647     1.214    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X155Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y78        FDRE (Prop_fdre_C_Q)         0.100     1.314 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[9]/Q
                         net (fo=2, routed)           0.062     1.376    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/en32_fifo_din_i[9]
    SLICE_X155Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.867     1.480    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X155Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[9]/C
                         clock pessimism             -0.266     1.214    
    SLICE_X155Y78        FDRE (Hold_fdre_C_D)         0.049     1.263    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.647     1.214    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X155Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y78        FDRE (Prop_fdre_C_Q)         0.100     1.314 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[3]/Q
                         net (fo=2, routed)           0.062     1.376    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/en32_fifo_din_i[3]
    SLICE_X155Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.867     1.480    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X155Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[3]/C
                         clock pessimism             -0.266     1.214    
    SLICE_X155Y78        FDRE (Hold_fdre_C_D)         0.047     1.261    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         10.240      7.138      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         10.240      7.138      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         10.240      7.816      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         10.240      8.401      RAMB36_X7Y15        jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         10.240      8.831      BUFGCTRL_X0Y1       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         10.240      9.490      SLICE_X153Y69       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[20]/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.240      9.490      SLICE_X153Y69       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[21]/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.240      9.490      SLICE_X153Y69       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[22]/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.240      9.490      SLICE_X155Y68       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[27]/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.240      9.490      SLICE_X155Y68       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[28]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X156Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X156Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X156Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X156Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X156Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X156Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X156Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X156Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X156Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X156Y65       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X152Y67       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X152Y67       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X152Y67       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X152Y67       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X152Y67       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X152Y67       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X152Y67       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X152Y67       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X156Y70       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X156Y70       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
  To Clock:  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.240      7.816      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.240      8.831      BUFGCTRL_X0Y5       jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.240      9.169      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.240      89.760     MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         5.120       2.120      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         5.120       2.120      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         5.120       2.120      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         5.120       2.120      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.240      9.169      MMCME2_ADV_X0Y2  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.240      9.169      MMCME2_ADV_X0Y2  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.240      89.760     MMCME2_ADV_X0Y2  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.240      203.120    MMCME2_ADV_X0Y2  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.395ns (19.867%)  route 1.593ns (80.133%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 15.661 - 10.240 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.489     5.920    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y64        FDRE (Prop_fdre_C_Q)         0.223     6.143 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.450     6.593    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X163Y65        LUT4 (Prop_lut4_I0_O)        0.043     6.636 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.343     6.979    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X163Y64        LUT5 (Prop_lut5_I4_O)        0.043     7.022 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.179     7.202    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X163Y63        LUT6 (Prop_lut6_I5_O)        0.043     7.245 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.477    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X163Y63        LUT2 (Prop_lut2_I0_O)        0.043     7.520 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.389     7.908    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X162Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.351    15.661    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y66        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.474    16.135    
                         clock uncertainty           -0.063    16.072    
    SLICE_X162Y66        FDRE (Setup_fdre_C_CE)      -0.201    15.871    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.871    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.395ns (19.956%)  route 1.584ns (80.044%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 15.662 - 10.240 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.489     5.920    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y64        FDRE (Prop_fdre_C_Q)         0.223     6.143 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.450     6.593    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X163Y65        LUT4 (Prop_lut4_I0_O)        0.043     6.636 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.343     6.979    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X163Y64        LUT5 (Prop_lut5_I4_O)        0.043     7.022 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.179     7.202    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X163Y63        LUT6 (Prop_lut6_I5_O)        0.043     7.245 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.477    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X163Y63        LUT2 (Prop_lut2_I0_O)        0.043     7.520 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.380     7.899    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.352    15.662    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.474    16.136    
                         clock uncertainty           -0.063    16.073    
    SLICE_X162Y65        FDRE (Setup_fdre_C_CE)      -0.201    15.872    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.872    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.395ns (19.956%)  route 1.584ns (80.044%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 15.662 - 10.240 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.489     5.920    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y64        FDRE (Prop_fdre_C_Q)         0.223     6.143 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.450     6.593    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X163Y65        LUT4 (Prop_lut4_I0_O)        0.043     6.636 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.343     6.979    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X163Y64        LUT5 (Prop_lut5_I4_O)        0.043     7.022 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.179     7.202    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X163Y63        LUT6 (Prop_lut6_I5_O)        0.043     7.245 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.477    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X163Y63        LUT2 (Prop_lut2_I0_O)        0.043     7.520 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.380     7.899    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.352    15.662    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.474    16.136    
                         clock uncertainty           -0.063    16.073    
    SLICE_X162Y65        FDRE (Setup_fdre_C_CE)      -0.201    15.872    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.872    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.395ns (19.956%)  route 1.584ns (80.044%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 15.662 - 10.240 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.489     5.920    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y64        FDRE (Prop_fdre_C_Q)         0.223     6.143 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.450     6.593    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X163Y65        LUT4 (Prop_lut4_I0_O)        0.043     6.636 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.343     6.979    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X163Y64        LUT5 (Prop_lut5_I4_O)        0.043     7.022 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.179     7.202    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X163Y63        LUT6 (Prop_lut6_I5_O)        0.043     7.245 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.477    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X163Y63        LUT2 (Prop_lut2_I0_O)        0.043     7.520 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.380     7.899    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.352    15.662    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.474    16.136    
                         clock uncertainty           -0.063    16.073    
    SLICE_X162Y65        FDRE (Setup_fdre_C_CE)      -0.201    15.872    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.872    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.395ns (19.956%)  route 1.584ns (80.044%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 15.662 - 10.240 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.489     5.920    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y64        FDRE (Prop_fdre_C_Q)         0.223     6.143 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.450     6.593    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X163Y65        LUT4 (Prop_lut4_I0_O)        0.043     6.636 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.343     6.979    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X163Y64        LUT5 (Prop_lut5_I4_O)        0.043     7.022 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.179     7.202    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X163Y63        LUT6 (Prop_lut6_I5_O)        0.043     7.245 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.477    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X163Y63        LUT2 (Prop_lut2_I0_O)        0.043     7.520 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.380     7.899    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.352    15.662    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.474    16.136    
                         clock uncertainty           -0.063    16.073    
    SLICE_X162Y65        FDRE (Setup_fdre_C_CE)      -0.201    15.872    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.872    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.395ns (20.813%)  route 1.503ns (79.187%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 15.664 - 10.240 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.489     5.920    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y64        FDRE (Prop_fdre_C_Q)         0.223     6.143 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.450     6.593    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X163Y65        LUT4 (Prop_lut4_I0_O)        0.043     6.636 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.343     6.979    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X163Y64        LUT5 (Prop_lut5_I4_O)        0.043     7.022 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.179     7.202    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X163Y63        LUT6 (Prop_lut6_I5_O)        0.043     7.245 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.477    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X163Y63        LUT2 (Prop_lut2_I0_O)        0.043     7.520 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.298     7.818    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X162Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.354    15.664    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.474    16.138    
                         clock uncertainty           -0.063    16.075    
    SLICE_X162Y63        FDRE (Setup_fdre_C_CE)      -0.201    15.874    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.874    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.395ns (20.813%)  route 1.503ns (79.187%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 15.664 - 10.240 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.489     5.920    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y64        FDRE (Prop_fdre_C_Q)         0.223     6.143 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.450     6.593    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X163Y65        LUT4 (Prop_lut4_I0_O)        0.043     6.636 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.343     6.979    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X163Y64        LUT5 (Prop_lut5_I4_O)        0.043     7.022 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.179     7.202    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X163Y63        LUT6 (Prop_lut6_I5_O)        0.043     7.245 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.477    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X163Y63        LUT2 (Prop_lut2_I0_O)        0.043     7.520 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.298     7.818    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X162Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.354    15.664    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.474    16.138    
                         clock uncertainty           -0.063    16.075    
    SLICE_X162Y63        FDRE (Setup_fdre_C_CE)      -0.201    15.874    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.874    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.395ns (20.813%)  route 1.503ns (79.187%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 15.664 - 10.240 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.489     5.920    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y64        FDRE (Prop_fdre_C_Q)         0.223     6.143 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.450     6.593    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X163Y65        LUT4 (Prop_lut4_I0_O)        0.043     6.636 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.343     6.979    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X163Y64        LUT5 (Prop_lut5_I4_O)        0.043     7.022 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.179     7.202    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X163Y63        LUT6 (Prop_lut6_I5_O)        0.043     7.245 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.477    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X163Y63        LUT2 (Prop_lut2_I0_O)        0.043     7.520 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.298     7.818    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X162Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.354    15.664    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.474    16.138    
                         clock uncertainty           -0.063    16.075    
    SLICE_X162Y63        FDRE (Setup_fdre_C_CE)      -0.201    15.874    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.874    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.395ns (20.813%)  route 1.503ns (79.187%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 15.664 - 10.240 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.489     5.920    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y64        FDRE (Prop_fdre_C_Q)         0.223     6.143 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.450     6.593    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X163Y65        LUT4 (Prop_lut4_I0_O)        0.043     6.636 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.343     6.979    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X163Y64        LUT5 (Prop_lut5_I4_O)        0.043     7.022 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.179     7.202    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X163Y63        LUT6 (Prop_lut6_I5_O)        0.043     7.245 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.477    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X163Y63        LUT2 (Prop_lut2_I0_O)        0.043     7.520 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.298     7.818    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X162Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.354    15.664    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.474    16.138    
                         clock uncertainty           -0.063    16.075    
    SLICE_X162Y63        FDRE (Setup_fdre_C_CE)      -0.201    15.874    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.874    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.083ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (sync_clk_i rise@10.240ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.395ns (20.866%)  route 1.498ns (79.134%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.423ns = ( 15.663 - 10.240 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.489     5.920    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y64        FDRE (Prop_fdre_C_Q)         0.223     6.143 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.450     6.593    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X163Y65        LUT4 (Prop_lut4_I0_O)        0.043     6.636 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.343     6.979    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X163Y64        LUT5 (Prop_lut5_I4_O)        0.043     7.022 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.179     7.202    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X163Y63        LUT6 (Prop_lut6_I5_O)        0.043     7.245 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.232     7.477    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X163Y63        LUT2 (Prop_lut2_I0_O)        0.043     7.520 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.293     7.813    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.353    15.663    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.497    16.160    
                         clock uncertainty           -0.063    16.097    
    SLICE_X162Y64        FDRE (Setup_fdre_C_CE)      -0.201    15.896    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.896    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  8.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X163Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y64        FDRE (Prop_fdre_C_Q)         0.100     2.592 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.647    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X163Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.874     3.046    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X163Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.554     2.492    
    SLICE_X163Y64        FDRE (Hold_fdre_C_D)         0.047     2.539    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.656     2.495    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X161Y57        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y57        FDRE (Prop_fdre_C_Q)         0.100     2.595 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.650    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X161Y57        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.878     3.050    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X161Y57        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.555     2.495    
    SLICE_X161Y57        FDRE (Hold_fdre_C_D)         0.047     2.542    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X160Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y64        FDRE (Prop_fdre_C_Q)         0.118     2.610 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.665    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X160Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.874     3.046    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X160Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.554     2.492    
    SLICE_X160Y64        FDRE (Hold_fdre_C_D)         0.042     2.534    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.656     2.495    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X161Y57        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y57        FDRE (Prop_fdre_C_Q)         0.091     2.586 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.692    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2
    SLICE_X161Y57        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.878     3.050    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X161Y57        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
                         clock pessimism             -0.555     2.495    
    SLICE_X161Y57        FDRE (Hold_fdre_C_D)         0.006     2.501    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.129ns (48.655%)  route 0.136ns (51.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X163Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y63        FDRE (Prop_fdre_C_Q)         0.100     2.592 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.136     2.728    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/in0
    SLICE_X163Y63        LUT4 (Prop_lut4_I0_O)        0.029     2.757 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.757    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_0
    SLICE_X163Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.874     3.046    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X163Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.554     2.492    
    SLICE_X163Y63        FDRE (Hold_fdre_C_D)         0.070     2.562    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.522%)  route 0.160ns (61.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.656     2.495    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X161Y57        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y57        FDRE (Prop_fdre_C_Q)         0.100     2.595 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/Q
                         net (fo=1, routed)           0.160     2.755    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_n_0
    SLICE_X161Y57        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.878     3.050    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X161Y57        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/C
                         clock pessimism             -0.555     2.495    
    SLICE_X161Y57        FDRE (Hold_fdre_C_D)         0.041     2.536    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.179ns (60.164%)  route 0.119ns (39.836%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y64        FDRE (Prop_fdre_C_Q)         0.100     2.592 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.119     2.711    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X162Y64        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.790 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.790    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_5
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.874     3.046    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism             -0.554     2.492    
    SLICE_X162Y64        FDRE (Hold_fdre_C_D)         0.071     2.563    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.179ns (60.164%)  route 0.119ns (39.836%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y63        FDRE (Prop_fdre_C_Q)         0.100     2.592 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.119     2.711    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X162Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.790 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.790    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_5
    SLICE_X162Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.874     3.046    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism             -0.554     2.492    
    SLICE_X162Y63        FDRE (Hold_fdre_C_D)         0.071     2.563    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.939%)  route 0.143ns (61.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X163Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y64        FDRE (Prop_fdre_C_Q)         0.091     2.583 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/Q
                         net (fo=1, routed)           0.143     2.726    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2
    SLICE_X163Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.874     3.046    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X163Y64        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
                         clock pessimism             -0.554     2.492    
    SLICE_X163Y64        FDRE (Hold_fdre_C_D)         0.006     2.498    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.179ns (59.868%)  route 0.120ns (40.132%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.653     2.492    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y65        FDRE (Prop_fdre_C_Q)         0.100     2.592 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.120     2.712    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X162Y65        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.791 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.791    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_5
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.873     3.045    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X162Y65        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism             -0.553     2.492    
    SLICE_X162Y65        FDRE (Hold_fdre_C_D)         0.071     2.563    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         10.240      7.138      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.240      8.831      BUFGCTRL_X0Y4       jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         10.240      9.169      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         10.240      9.490      SLICE_X160Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         10.240      9.490      SLICE_X160Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         10.240      9.490      SLICE_X163Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         10.240      9.490      SLICE_X163Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         10.240      9.490      SLICE_X161Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         10.240      9.490      SLICE_X161Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.700         10.240      9.540      SLICE_X163Y63       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       10.240      203.120    MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X160Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X160Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X160Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X160Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X163Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X163Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X163Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X163Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X161Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         5.120       4.720      SLICE_X161Y57       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X162Y66       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X160Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X163Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X163Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X163Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         5.120       4.770      SLICE_X163Y64       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       16.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.760ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.459ns (12.612%)  route 3.180ns (87.388%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 25.896 - 20.480 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.479     5.910    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X149Y80        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y80        FDRE (Prop_fdre_C_Q)         0.204     6.114 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/Q
                         net (fo=4, routed)           0.783     6.897    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_2_in2_in
    SLICE_X149Y83        LUT5 (Prop_lut5_I1_O)        0.126     7.023 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30/O
                         net (fo=2, routed)           0.444     7.467    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30_n_0
    SLICE_X148Y83        LUT6 (Prop_lut6_I5_O)        0.043     7.510 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9/O
                         net (fo=7, routed)           0.840     8.350    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9_n_0
    SLICE_X149Y82        LUT6 (Prop_lut6_I2_O)        0.043     8.393 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_2/O
                         net (fo=57, routed)          1.113     9.506    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[0]
    SLICE_X144Y83        LUT6 (Prop_lut6_I1_O)        0.043     9.549 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[28]_i_1/O
                         net (fo=1, routed)           0.000     9.549    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/dec_data[28]
    SLICE_X144Y83        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.346    25.896    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X144Y83        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[28]/C
                         clock pessimism              0.449    26.345    
                         clock uncertainty           -0.069    26.276    
    SLICE_X144Y83        FDRE (Setup_fdre_C_D)        0.033    26.309    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         26.309    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                 16.760    

Slack (MET) :             16.798ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 1.067ns (31.518%)  route 2.318ns (68.482%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 25.891 - 20.480 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.480     5.911    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/axi_c2c_phy_clk
    SLICE_X145Y82        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y82        FDRE (Prop_fdre_C_Q)         0.204     6.115 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[5]/Q
                         net (fo=3, routed)           0.799     6.914    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram[5]
    SLICE_X143Y79        LUT3 (Prop_lut3_I1_O)        0.124     7.038 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/rx_intr_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.038    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/S[1]
    SLICE_X143Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.305 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.305    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry_n_0
    SLICE_X143Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.358 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.358    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__0_n_0
    SLICE_X143Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.411 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.411    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__1_n_0
    SLICE_X143Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.464 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.464    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__2_n_0
    SLICE_X143Y83        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.603 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__3/CO[0]
                         net (fo=1, routed)           0.711     8.314    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/CO[0]
    SLICE_X144Y78        LUT6 (Prop_lut6_I4_O)        0.131     8.445 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_6/O
                         net (fo=1, routed)           0.444     8.889    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_6_n_0
    SLICE_X144Y79        LUT5 (Prop_lut5_I4_O)        0.043     8.932 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_1/O
                         net (fo=3, routed)           0.364     9.296    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/E[0]
    SLICE_X144Y78        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.341    25.891    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_c2c_phy_clk
    SLICE_X144Y78        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[0]/C
                         clock pessimism              0.473    26.364    
                         clock uncertainty           -0.069    26.295    
    SLICE_X144Y78        FDRE (Setup_fdre_C_CE)      -0.201    26.094    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[0]
  -------------------------------------------------------------------
                         required time                         26.094    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                 16.798    

Slack (MET) :             16.798ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 1.067ns (31.518%)  route 2.318ns (68.482%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 25.891 - 20.480 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.480     5.911    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/axi_c2c_phy_clk
    SLICE_X145Y82        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y82        FDRE (Prop_fdre_C_Q)         0.204     6.115 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[5]/Q
                         net (fo=3, routed)           0.799     6.914    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram[5]
    SLICE_X143Y79        LUT3 (Prop_lut3_I1_O)        0.124     7.038 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/rx_intr_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.038    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/S[1]
    SLICE_X143Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.305 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.305    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry_n_0
    SLICE_X143Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.358 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.358    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__0_n_0
    SLICE_X143Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.411 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.411    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__1_n_0
    SLICE_X143Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.464 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.464    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__2_n_0
    SLICE_X143Y83        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.603 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__3/CO[0]
                         net (fo=1, routed)           0.711     8.314    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/CO[0]
    SLICE_X144Y78        LUT6 (Prop_lut6_I4_O)        0.131     8.445 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_6/O
                         net (fo=1, routed)           0.444     8.889    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_6_n_0
    SLICE_X144Y79        LUT5 (Prop_lut5_I4_O)        0.043     8.932 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_1/O
                         net (fo=3, routed)           0.364     9.296    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/E[0]
    SLICE_X144Y78        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.341    25.891    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_c2c_phy_clk
    SLICE_X144Y78        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[1]/C
                         clock pessimism              0.473    26.364    
                         clock uncertainty           -0.069    26.295    
    SLICE_X144Y78        FDRE (Setup_fdre_C_CE)      -0.201    26.094    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[1]
  -------------------------------------------------------------------
                         required time                         26.094    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                 16.798    

Slack (MET) :             16.798ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 1.067ns (31.518%)  route 2.318ns (68.482%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 25.891 - 20.480 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.480     5.911    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/axi_c2c_phy_clk
    SLICE_X145Y82        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y82        FDRE (Prop_fdre_C_Q)         0.204     6.115 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[5]/Q
                         net (fo=3, routed)           0.799     6.914    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram[5]
    SLICE_X143Y79        LUT3 (Prop_lut3_I1_O)        0.124     7.038 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/rx_intr_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.038    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/S[1]
    SLICE_X143Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.305 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.305    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry_n_0
    SLICE_X143Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.358 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.358    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__0_n_0
    SLICE_X143Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.411 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.411    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__1_n_0
    SLICE_X143Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.464 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.464    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__2_n_0
    SLICE_X143Y83        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.603 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_intr_data1_carry__3/CO[0]
                         net (fo=1, routed)           0.711     8.314    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/CO[0]
    SLICE_X144Y78        LUT6 (Prop_lut6_I4_O)        0.131     8.445 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_6/O
                         net (fo=1, routed)           0.444     8.889    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_6_n_0
    SLICE_X144Y79        LUT5 (Prop_lut5_I4_O)        0.043     8.932 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/intr_data[3]_i_1/O
                         net (fo=3, routed)           0.364     9.296    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/E[0]
    SLICE_X144Y78        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.341    25.891    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_c2c_phy_clk
    SLICE_X144Y78        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[2]/C
                         clock pessimism              0.473    26.364    
                         clock uncertainty           -0.069    26.295    
    SLICE_X144Y78        FDRE (Setup_fdre_C_CE)      -0.201    26.094    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/master_ecc_err_intr_gen.slave_ecc_err_reg[2]
  -------------------------------------------------------------------
                         required time                         26.094    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                 16.798    

Slack (MET) :             16.852ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.459ns (12.931%)  route 3.091ns (87.069%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 25.897 - 20.480 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.479     5.910    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X149Y80        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y80        FDRE (Prop_fdre_C_Q)         0.204     6.114 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/Q
                         net (fo=4, routed)           0.783     6.897    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_2_in2_in
    SLICE_X149Y83        LUT5 (Prop_lut5_I1_O)        0.126     7.023 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30/O
                         net (fo=2, routed)           0.444     7.467    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30_n_0
    SLICE_X148Y83        LUT6 (Prop_lut6_I5_O)        0.043     7.510 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9/O
                         net (fo=7, routed)           0.840     8.350    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9_n_0
    SLICE_X149Y82        LUT6 (Prop_lut6_I2_O)        0.043     8.393 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_2/O
                         net (fo=57, routed)          1.023     9.417    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[0]
    SLICE_X144Y84        LUT6 (Prop_lut6_I1_O)        0.043     9.460 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[54]_i_1/O
                         net (fo=1, routed)           0.000     9.460    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/dec_data[54]
    SLICE_X144Y84        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.347    25.897    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X144Y84        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[54]/C
                         clock pessimism              0.449    26.346    
                         clock uncertainty           -0.069    26.277    
    SLICE_X144Y84        FDRE (Setup_fdre_C_D)        0.034    26.311    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[54]
  -------------------------------------------------------------------
                         required time                         26.311    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 16.852    

Slack (MET) :             16.852ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/error_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.459ns (12.940%)  route 3.088ns (87.060%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 25.895 - 20.480 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.479     5.910    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X149Y80        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y80        FDRE (Prop_fdre_C_Q)         0.204     6.114 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/Q
                         net (fo=4, routed)           0.783     6.897    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_2_in2_in
    SLICE_X149Y83        LUT5 (Prop_lut5_I1_O)        0.126     7.023 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30/O
                         net (fo=2, routed)           0.444     7.467    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30_n_0
    SLICE_X148Y83        LUT6 (Prop_lut6_I5_O)        0.043     7.510 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9/O
                         net (fo=7, routed)           0.840     8.350    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9_n_0
    SLICE_X149Y82        LUT6 (Prop_lut6_I2_O)        0.043     8.393 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_2/O
                         net (fo=57, routed)          1.021     9.414    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[0]
    SLICE_X145Y82        LUT6 (Prop_lut6_I0_O)        0.043     9.457 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/error[1]_i_1/O
                         net (fo=1, routed)           0.000     9.457    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/error[1]_i_1_n_0
    SLICE_X145Y82        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/error_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.345    25.895    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X145Y82        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/error_reg[1]/C
                         clock pessimism              0.449    26.344    
                         clock uncertainty           -0.069    26.275    
    SLICE_X145Y82        FDRE (Setup_fdre_C_D)        0.034    26.309    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/error_reg[1]
  -------------------------------------------------------------------
                         required time                         26.309    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                 16.852    

Slack (MET) :             16.903ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.459ns (13.039%)  route 3.061ns (86.961%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 25.895 - 20.480 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.479     5.910    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X149Y80        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y80        FDRE (Prop_fdre_C_Q)         0.204     6.114 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/Q
                         net (fo=4, routed)           0.783     6.897    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_2_in2_in
    SLICE_X149Y83        LUT5 (Prop_lut5_I1_O)        0.126     7.023 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30/O
                         net (fo=2, routed)           0.444     7.467    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30_n_0
    SLICE_X148Y83        LUT6 (Prop_lut6_I5_O)        0.043     7.510 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9/O
                         net (fo=7, routed)           0.840     8.350    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9_n_0
    SLICE_X149Y82        LUT6 (Prop_lut6_I2_O)        0.043     8.393 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_2/O
                         net (fo=57, routed)          0.994     9.387    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[0]
    SLICE_X147Y81        LUT6 (Prop_lut6_I1_O)        0.043     9.430 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[42]_i_1/O
                         net (fo=1, routed)           0.000     9.430    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/dec_data[42]
    SLICE_X147Y81        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.345    25.895    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X147Y81        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[42]/C
                         clock pessimism              0.473    26.368    
                         clock uncertainty           -0.069    26.299    
    SLICE_X147Y81        FDRE (Setup_fdre_C_D)        0.034    26.333    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[42]
  -------------------------------------------------------------------
                         required time                         26.333    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                 16.903    

Slack (MET) :             16.908ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.459ns (13.152%)  route 3.031ns (86.848%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.414ns = ( 25.894 - 20.480 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.479     5.910    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X149Y80        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y80        FDRE (Prop_fdre_C_Q)         0.204     6.114 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/Q
                         net (fo=4, routed)           0.783     6.897    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_2_in2_in
    SLICE_X149Y83        LUT5 (Prop_lut5_I1_O)        0.126     7.023 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30/O
                         net (fo=2, routed)           0.444     7.467    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30_n_0
    SLICE_X148Y83        LUT6 (Prop_lut6_I5_O)        0.043     7.510 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9/O
                         net (fo=7, routed)           0.840     8.350    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9_n_0
    SLICE_X149Y82        LUT6 (Prop_lut6_I2_O)        0.043     8.393 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_2/O
                         net (fo=57, routed)          0.964     9.357    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[0]
    SLICE_X144Y80        LUT6 (Prop_lut6_I0_O)        0.043     9.400 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000     9.400    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/dec_data[9]
    SLICE_X144Y80        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.344    25.894    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X144Y80        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[9]/C
                         clock pessimism              0.449    26.343    
                         clock uncertainty           -0.069    26.274    
    SLICE_X144Y80        FDRE (Setup_fdre_C_D)        0.034    26.308    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         26.308    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                 16.908    

Slack (MET) :             16.910ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.459ns (13.160%)  route 3.029ns (86.840%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.414ns = ( 25.894 - 20.480 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.479     5.910    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X149Y80        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y80        FDRE (Prop_fdre_C_Q)         0.204     6.114 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/Q
                         net (fo=4, routed)           0.783     6.897    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_2_in2_in
    SLICE_X149Y83        LUT5 (Prop_lut5_I1_O)        0.126     7.023 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30/O
                         net (fo=2, routed)           0.444     7.467    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30_n_0
    SLICE_X148Y83        LUT6 (Prop_lut6_I5_O)        0.043     7.510 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9/O
                         net (fo=7, routed)           0.840     8.350    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9_n_0
    SLICE_X149Y82        LUT6 (Prop_lut6_I2_O)        0.043     8.393 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_2/O
                         net (fo=57, routed)          0.962     9.355    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[0]
    SLICE_X145Y80        LUT6 (Prop_lut6_I0_O)        0.043     9.398 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[14]_i_1/O
                         net (fo=1, routed)           0.000     9.398    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/dec_data[14]
    SLICE_X145Y80        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.344    25.894    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X145Y80        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[14]/C
                         clock pessimism              0.449    26.343    
                         clock uncertainty           -0.069    26.274    
    SLICE_X145Y80        FDRE (Setup_fdre_C_D)        0.034    26.308    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         26.308    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                 16.910    

Slack (MET) :             16.957ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.459ns (13.330%)  route 2.984ns (86.670%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 25.896 - 20.480 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.479     5.910    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X149Y80        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y80        FDRE (Prop_fdre_C_Q)         0.204     6.114 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_in_flop_reg[25]/Q
                         net (fo=4, routed)           0.783     6.897    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/p_2_in2_in
    SLICE_X149Y83        LUT5 (Prop_lut5_I1_O)        0.126     7.023 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30/O
                         net (fo=2, routed)           0.444     7.467    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_30_n_0
    SLICE_X148Y83        LUT6 (Prop_lut6_I5_O)        0.043     7.510 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9/O
                         net (fo=7, routed)           0.840     8.350    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_9_n_0
    SLICE_X149Y82        LUT6 (Prop_lut6_I2_O)        0.043     8.393 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[55]_i_2/O
                         net (fo=57, routed)          0.917     9.310    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/syndrome__6[0]
    SLICE_X144Y83        LUT6 (Prop_lut6_I1_O)        0.043     9.353 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out[32]_i_1/O
                         net (fo=1, routed)           0.000     9.353    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/dec_data[32]
    SLICE_X144Y83        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.346    25.896    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/axi_c2c_phy_clk
    SLICE_X144Y83        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[32]/C
                         clock pessimism              0.449    26.345    
                         clock uncertainty           -0.069    26.276    
    SLICE_X144Y83        FDRE (Setup_fdre_C_D)        0.034    26.310    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst/data_out_reg[32]
  -------------------------------------------------------------------
                         required time                         26.310    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                 16.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.160ns (39.618%)  route 0.244ns (60.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.624     2.463    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/axi_c2c_phy_clk
    SLICE_X127Y51        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y51        FDRE (Prop_fdre_C_Q)         0.091     2.554 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.244     2.798    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X127Y49        LUT5 (Prop_lut5_I1_O)        0.069     2.867 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.867    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__1[4]
    SLICE_X127Y49        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.917     3.089    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/axi_c2c_phy_clk
    SLICE_X127Y49        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.361     2.728    
    SLICE_X127Y49        FDRE (Hold_fdre_C_D)         0.075     2.803    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.157ns (39.166%)  route 0.244ns (60.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.624     2.463    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/axi_c2c_phy_clk
    SLICE_X127Y51        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y51        FDRE (Prop_fdre_C_Q)         0.091     2.554 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.244     2.798    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X127Y49        LUT4 (Prop_lut4_I3_O)        0.066     2.864 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.864    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__1[3]
    SLICE_X127Y49        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.917     3.089    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/axi_c2c_phy_clk
    SLICE_X127Y49        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.361     2.728    
    SLICE_X127Y49        FDRE (Hold_fdre_C_D)         0.060     2.788    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.133ns (44.198%)  route 0.168ns (55.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.710     2.549    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/out
    SLICE_X159Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y49        FDRE (Prop_fdre_C_Q)         0.100     2.649 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA_reg[10]/Q
                         net (fo=1, routed)           0.168     2.817    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA[10]
    SLICE_X159Y50        LUT3 (Prop_lut3_I0_O)        0.033     2.850 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_DATA[13]_i_1/O
                         net (fo=1, routed)           0.000     2.850    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_PE_DATA_reg[10]
    SLICE_X159Y50        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.880     3.052    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLICE_X159Y50        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[13]/C
                         clock pessimism             -0.361     2.691    
    SLICE_X159Y50        FDRE (Hold_fdre_C_D)         0.075     2.766    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.122ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.708     2.547    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X153Y48        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y48        FDRE (Prop_fdre_C_Q)         0.100     2.647 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[39]/Q
                         net (fo=1, routed)           0.055     2.702    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg_n_0_[39]
    SLICE_X152Y48        LUT3 (Prop_lut3_I0_O)        0.028     2.730 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1[39]_i_1__0/O
                         net (fo=1, routed)           0.000     2.730    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1[39]_i_1__0_n_0
    SLICE_X152Y48        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.950     3.122    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X152Y48        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[39]/C
                         clock pessimism             -0.564     2.558    
    SLICE_X152Y48        FDRE (Hold_fdre_C_D)         0.087     2.645    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.157ns (54.085%)  route 0.133ns (45.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.708     2.547    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X153Y49        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y49        FDRE (Prop_fdre_C_Q)         0.091     2.638 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[55]/Q
                         net (fo=1, routed)           0.133     2.771    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg_n_0_[55]
    SLICE_X153Y50        LUT3 (Prop_lut3_I0_O)        0.066     2.837 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1[55]_i_1/O
                         net (fo=1, routed)           0.000     2.837    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1[55]_i_1_n_0
    SLICE_X153Y50        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.878     3.050    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X153Y50        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[55]/C
                         clock pessimism             -0.361     2.689    
    SLICE_X153Y50        FDRE (Hold_fdre_C_D)         0.061     2.750    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_logic_cbcc_i/master_do_rd_en_out_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.178ns (38.513%)  route 0.284ns (61.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.941ns
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179     1.179    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.262 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285     2.547    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.620 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367     3.987    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.070 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.344     5.414    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_logic_cbcc_i/MMCM_RESET_reg
    SLICE_X157Y76        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_logic_cbcc_i/master_do_rd_en_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y76        FDRE (Prop_fdre_C_Q)         0.178     5.592 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_logic_cbcc_i/master_do_rd_en_out_reg/Q
                         net (fo=2, routed)           0.284     5.876    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/master_do_rd_en_out_reg
    RAMB36_X7Y15         FIFO36E1                                     r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.510     5.941    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/MMCM_RESET_reg
    RAMB36_X7Y15         FIFO36E1                                     r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
                         clock pessimism             -0.449     5.492    
    RAMB36_X7Y15         FIFO36E1 (Hold_fifo36e1_RDCLK_RDEN)
                                                      0.296     5.788    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo
  -------------------------------------------------------------------
                         required time                         -5.788    
                         arrival time                           5.876    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/CC_RXLOSSOFSYNC_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.524%)  route 0.064ns (33.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.645     2.484    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/out
    SLICE_X159Y73        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y73        FDRE (Prop_fdre_C_Q)         0.100     2.584 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg5_reg/Q
                         net (fo=2, routed)           0.064     2.648    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/stg5_reg
    SLICE_X158Y73        LUT2 (Prop_lut2_I1_O)        0.028     2.676 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/CC_RXLOSSOFSYNC_OUT_i_1/O
                         net (fo=1, routed)           0.000     2.676    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in_n_0
    SLICE_X158Y73        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/CC_RXLOSSOFSYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.864     3.036    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/MMCM_RESET_reg
    SLICE_X158Y73        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/CC_RXLOSSOFSYNC_OUT_reg/C
                         clock pessimism             -0.541     2.495    
    SLICE_X158Y73        FDRE (Hold_fdre_C_D)         0.087     2.582    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/CC_RXLOSSOFSYNC_OUT_reg
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA_V_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.180%)  route 0.065ns (33.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.657     2.496    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X157Y55        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y55        FDRE (Prop_fdre_C_Q)         0.100     2.596 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state_reg[0]/Q
                         net (fo=3, routed)           0.065     2.661    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_control_sm_i/s_axi_tx_tvalid
    SLICE_X156Y55        LUT2 (Prop_lut2_I0_O)        0.028     2.689 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_control_sm_i/TX_PE_DATA_V_i_1/O
                         net (fo=1, routed)           0.000     2.689    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/tx_dst_rdy_n_r_reg
    SLICE_X156Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA_V_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.879     3.051    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/out
    SLICE_X156Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA_V_reg/C
                         clock pessimism             -0.544     2.507    
    SLICE_X156Y55        FDRE (Hold_fdre_C_D)         0.087     2.594    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA_V_reg
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.245%)  route 0.147ns (61.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.017ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.676     2.515    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/axi_c2c_phy_clk
    SLICE_X127Y49        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y49        FDRE (Prop_fdre_C_Q)         0.091     2.606 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.147     2.753    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[4]
    SLICE_X127Y50        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.845     3.017    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/axi_c2c_phy_clk
    SLICE_X127Y50        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.361     2.656    
    SLICE_X127Y50        FDRE (Hold_fdre_C_D)        -0.002     2.654    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.159ns (50.113%)  route 0.158ns (49.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.710     2.549    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/out
    SLICE_X159Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y49        FDRE (Prop_fdre_C_Q)         0.091     2.640 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA_reg[8]/Q
                         net (fo=1, routed)           0.158     2.798    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_PE_DATA[8]
    SLICE_X159Y50        LUT3 (Prop_lut3_I0_O)        0.068     2.866 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/tx_stream_i/tx_stream_datapath_i/TX_DATA[15]_i_1/O
                         net (fo=1, routed)           0.000     2.866    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_PE_DATA_reg[8]
    SLICE_X159Y50        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.880     3.052    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLICE_X159Y50        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[15]/C
                         clock pessimism             -0.361     2.691    
    SLICE_X159Y50        FDRE (Hold_fdre_C_D)         0.075     2.766    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform(ns):       { 0.000 10.240 }
Period(ns):         20.480
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         20.480      14.276     GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         20.480      18.641     RAMB36_X5Y10        jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            1.839         20.480      18.641     RAMB18_X6Y30        jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         20.480      18.641     RAMB36_X6Y11        jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         20.480      18.641     RAMB36_X6Y10        jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         20.480      18.641     RAMB36_X7Y15        jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     BUFG/I                   n/a            1.409         20.480      19.071     BUFGCTRL_X0Y0       jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.071         20.480      19.409     MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            0.750         20.480      19.730     SLICE_X140Y55       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
Min Period        n/a     FDRE/C                   n/a            0.750         20.480      19.730     SLICE_X144Y56       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       20.480      192.880    MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X136Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X136Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X136Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X136Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X138Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X138Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X138Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X138Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X136Y80       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X136Y80       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X136Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X136Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X136Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X136Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X138Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X138Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X138Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X138Y79       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X136Y80       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         10.240      9.472      SLICE_X136Y80       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  clk_out1_jtag_axi_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.245ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.245ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.750ns  (logic 0.223ns (29.717%)  route 0.527ns (70.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y52                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X147Y52        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.527     0.750    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X147Y53        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X147Y53        FDCE (Setup_fdce_C_D)       -0.005     9.995    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  9.245    

Slack (MET) :             9.296ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.695ns  (logic 0.223ns (32.079%)  route 0.472ns (67.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y51                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X124Y51        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.472     0.695    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X124Y52        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X124Y52        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  9.296    

Slack (MET) :             9.304ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.605ns  (logic 0.204ns (33.715%)  route 0.401ns (66.285%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y50                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X146Y50        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.401     0.605    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X146Y49        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X146Y49        FDCE (Setup_fdce_C_D)       -0.091     9.909    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  9.304    

Slack (MET) :             9.307ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.683ns  (logic 0.223ns (32.670%)  route 0.460ns (67.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y51                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X125Y51        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.460     0.683    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X129Y51        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X129Y51        FDCE (Setup_fdce_C_D)       -0.010     9.990    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  9.307    

Slack (MET) :             9.318ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.673ns  (logic 0.223ns (33.138%)  route 0.450ns (66.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y50                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X146Y50        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.450     0.673    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X147Y50        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X147Y50        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  9.318    

Slack (MET) :             9.328ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.698ns  (logic 0.259ns (37.123%)  route 0.439ns (62.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y57                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X140Y57        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.439     0.698    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X140Y58        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X140Y58        FDCE (Setup_fdce_C_D)        0.026    10.026    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  9.328    

Slack (MET) :             9.337ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.656ns  (logic 0.223ns (34.010%)  route 0.433ns (65.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y52                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X147Y52        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.433     0.656    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X146Y53        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X146Y53        FDCE (Setup_fdce_C_D)       -0.007     9.993    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  9.337    

Slack (MET) :             9.361ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.630ns  (logic 0.223ns (35.386%)  route 0.407ns (64.614%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y74                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X144Y74        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.407     0.630    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X143Y72        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X143Y72        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  9.361    

Slack (MET) :             9.376ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.614ns  (logic 0.223ns (36.317%)  route 0.391ns (63.683%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y50                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X144Y50        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.391     0.614    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X144Y52        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X144Y52        FDCE (Setup_fdce_C_D)       -0.010     9.990    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  9.376    

Slack (MET) :             9.382ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.527ns  (logic 0.204ns (38.735%)  route 0.323ns (61.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y74                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X145Y74        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.323     0.527    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X143Y73        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X143Y73        FDCE (Setup_fdce_C_D)       -0.091     9.909    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  9.382    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_jtag_axi_clk_wiz_0
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        9.190ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.190ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.836ns  (logic 0.223ns (26.661%)  route 0.613ns (73.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y50                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X147Y50        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.613     0.836    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X148Y53        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X148Y53        FDCE (Setup_fdce_C_D)        0.026    10.026    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  9.190    

Slack (MET) :             9.241ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.754ns  (logic 0.223ns (29.561%)  route 0.531ns (70.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y52                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X124Y52        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.531     0.754    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X126Y50        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X126Y50        FDCE (Setup_fdce_C_D)       -0.005     9.995    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  9.241    

Slack (MET) :             9.305ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.685ns  (logic 0.223ns (32.553%)  route 0.462ns (67.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y50                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X145Y50        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.462     0.685    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X147Y51        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X147Y51        FDCE (Setup_fdce_C_D)       -0.010     9.990    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  9.305    

Slack (MET) :             9.314ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.593ns  (logic 0.204ns (34.390%)  route 0.389ns (65.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y75                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X145Y75        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.389     0.593    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X146Y73        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X146Y73        FDCE (Setup_fdce_C_D)       -0.093     9.907    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  9.314    

Slack (MET) :             9.326ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.667ns  (logic 0.223ns (33.419%)  route 0.444ns (66.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y50                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X147Y50        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.444     0.667    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X147Y52        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X147Y52        FDCE (Setup_fdce_C_D)       -0.007     9.993    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  9.326    

Slack (MET) :             9.350ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.555ns  (logic 0.204ns (36.744%)  route 0.351ns (63.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y52                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X124Y52        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.351     0.555    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X125Y52        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X125Y52        FDCE (Setup_fdce_C_D)       -0.095     9.905    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  9.350    

Slack (MET) :             9.354ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.637ns  (logic 0.223ns (34.994%)  route 0.414ns (65.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y75                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X144Y75        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.414     0.637    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X146Y72        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X146Y72        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  9.354    

Slack (MET) :             9.355ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.553ns  (logic 0.204ns (36.913%)  route 0.349ns (63.087%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y52                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X146Y52        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.349     0.553    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X146Y51        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X146Y51        FDCE (Setup_fdce_C_D)       -0.092     9.908    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  9.355    

Slack (MET) :             9.379ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.612ns  (logic 0.259ns (42.288%)  route 0.353ns (57.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y56                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X140Y56        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.353     0.612    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X141Y56        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X141Y56        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  9.379    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.527%)  route 0.371ns (62.473%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y57                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X143Y57        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.371     0.594    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X137Y57        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X137Y57        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  9.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_jtag_axi_clk_wiz_0
  To Clock:  clk_out1_jtag_axi_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.359ns (8.240%)  route 3.998ns (91.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.669    -1.968    jtag_axi_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X154Y44        FDRE                                         r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y44        FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=128, routed)         0.571    -1.161    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/aresetn
    SLICE_X152Y43        LUT3 (Prop_lut3_I2_O)        0.123    -1.038 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.426     2.389    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_rst_ff3_reg
    SLICE_X142Y21        FDPE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.468     8.587    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X142Y21        FDPE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.666     7.921    
                         clock uncertainty           -0.074     7.847    
    SLICE_X142Y21        FDPE (Recov_fdpe_C_PRE)     -0.187     7.660    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.359ns (8.240%)  route 3.998ns (91.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.669    -1.968    jtag_axi_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X154Y44        FDRE                                         r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y44        FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=128, routed)         0.571    -1.161    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/aresetn
    SLICE_X152Y43        LUT3 (Prop_lut3_I2_O)        0.123    -1.038 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.426     2.389    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_rst_ff3_reg
    SLICE_X142Y21        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.468     8.587    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X142Y21        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.666     7.921    
                         clock uncertainty           -0.074     7.847    
    SLICE_X142Y21        FDCE (Recov_fdce_C_CLR)     -0.187     7.660    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.359ns (8.240%)  route 3.998ns (91.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.669    -1.968    jtag_axi_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X154Y44        FDRE                                         r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y44        FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=128, routed)         0.571    -1.161    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/aresetn
    SLICE_X152Y43        LUT3 (Prop_lut3_I2_O)        0.123    -1.038 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.426     2.389    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_rst_ff3_reg
    SLICE_X142Y21        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.468     8.587    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X142Y21        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.666     7.921    
                         clock uncertainty           -0.074     7.847    
    SLICE_X142Y21        FDCE (Recov_fdce_C_CLR)     -0.154     7.693    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.359ns (8.240%)  route 3.998ns (91.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.669    -1.968    jtag_axi_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X154Y44        FDRE                                         r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y44        FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=128, routed)         0.571    -1.161    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/aresetn
    SLICE_X152Y43        LUT3 (Prop_lut3_I2_O)        0.123    -1.038 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.426     2.389    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_rst_ff3_reg
    SLICE_X142Y21        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.468     8.587    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X142Y21        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.666     7.921    
                         clock uncertainty           -0.074     7.847    
    SLICE_X142Y21        FDCE (Recov_fdce_C_CLR)     -0.154     7.693    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.359ns (8.304%)  route 3.964ns (91.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.669    -1.968    jtag_axi_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X154Y44        FDRE                                         r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y44        FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=128, routed)         0.571    -1.161    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/aresetn
    SLICE_X152Y43        LUT3 (Prop_lut3_I2_O)        0.123    -1.038 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.393     2.355    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/fifo_rst_ff3_reg
    SLICE_X138Y19        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.471     8.590    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/aclk
    SLICE_X138Y19        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.666     7.924    
                         clock uncertainty           -0.074     7.850    
    SLICE_X138Y19        FDCE (Recov_fdce_C_CLR)     -0.187     7.663    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.359ns (8.304%)  route 3.964ns (91.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.669    -1.968    jtag_axi_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X154Y44        FDRE                                         r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y44        FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=128, routed)         0.571    -1.161    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/aresetn
    SLICE_X152Y43        LUT3 (Prop_lut3_I2_O)        0.123    -1.038 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.393     2.355    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/fifo_rst_ff3_reg
    SLICE_X138Y19        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.471     8.590    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/aclk
    SLICE_X138Y19        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.666     7.924    
                         clock uncertainty           -0.074     7.850    
    SLICE_X138Y19        FDCE (Recov_fdce_C_CLR)     -0.187     7.663    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.359ns (8.304%)  route 3.964ns (91.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.669    -1.968    jtag_axi_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X154Y44        FDRE                                         r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y44        FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=128, routed)         0.571    -1.161    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/aresetn
    SLICE_X152Y43        LUT3 (Prop_lut3_I2_O)        0.123    -1.038 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.393     2.355    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/fifo_rst_ff3_reg
    SLICE_X138Y19        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.471     8.590    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/aclk
    SLICE_X138Y19        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.666     7.924    
                         clock uncertainty           -0.074     7.850    
    SLICE_X138Y19        FDCE (Recov_fdce_C_CLR)     -0.187     7.663    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.359ns (8.304%)  route 3.964ns (91.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.669    -1.968    jtag_axi_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X154Y44        FDRE                                         r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y44        FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=128, routed)         0.571    -1.161    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/aresetn
    SLICE_X152Y43        LUT3 (Prop_lut3_I2_O)        0.123    -1.038 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.393     2.355    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/fifo_rst_ff3_reg
    SLICE_X138Y19        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.471     8.590    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/aclk
    SLICE_X138Y19        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.666     7.924    
                         clock uncertainty           -0.074     7.850    
    SLICE_X138Y19        FDCE (Recov_fdce_C_CLR)     -0.154     7.696    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.359ns (8.304%)  route 3.964ns (91.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.669    -1.968    jtag_axi_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X154Y44        FDRE                                         r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y44        FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=128, routed)         0.571    -1.161    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/aresetn
    SLICE_X152Y43        LUT3 (Prop_lut3_I2_O)        0.123    -1.038 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.393     2.355    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/fifo_rst_ff3_reg
    SLICE_X138Y19        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.471     8.590    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/aclk
    SLICE_X138Y19        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.666     7.924    
                         clock uncertainty           -0.074     7.850    
    SLICE_X138Y19        FDCE (Recov_fdce_C_CLR)     -0.154     7.696    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@10.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.359ns (8.304%)  route 3.964ns (91.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.666ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.669    -1.968    jtag_axi_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X154Y44        FDRE                                         r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y44        FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  jtag_axi_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=128, routed)         0.571    -1.161    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/aresetn
    SLICE_X152Y43        LUT3 (Prop_lut3_I2_O)        0.123    -1.038 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.393     2.355    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/fifo_rst_ff3_reg
    SLICE_X138Y19        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    10.778 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.764    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     5.248 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     7.036    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.119 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        1.471     8.590    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/aclk
    SLICE_X138Y19        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.666     7.924    
                         clock uncertainty           -0.074     7.850    
    SLICE_X138Y19        FDCE (Recov_fdce_C_CLR)     -0.154     7.696    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  5.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.430%)  route 0.154ns (60.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.656    -0.605    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X105Y20        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y20        FDCE (Prop_fdce_C_Q)         0.100    -0.505 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.154    -0.351    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X106Y20        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.897    -0.622    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X106Y20        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.050    -0.572    
    SLICE_X106Y20        FDCE (Remov_fdce_C_CLR)     -0.050    -0.622    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.773%)  route 0.152ns (56.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.652    -0.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y27         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDPE (Prop_fdpe_C_Q)         0.118    -0.491 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.152    -0.339    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X102Y27        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.893    -0.626    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.050    -0.576    
    SLICE_X102Y27        FDCE (Remov_fdce_C_CLR)     -0.050    -0.626    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.773%)  route 0.152ns (56.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.652    -0.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y27         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDPE (Prop_fdpe_C_Q)         0.118    -0.491 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.152    -0.339    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X102Y27        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.893    -0.626    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.050    -0.576    
    SLICE_X102Y27        FDCE (Remov_fdce_C_CLR)     -0.050    -0.626    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.773%)  route 0.152ns (56.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.652    -0.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y27         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDPE (Prop_fdpe_C_Q)         0.118    -0.491 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.152    -0.339    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X102Y27        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.893    -0.626    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y27        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.050    -0.576    
    SLICE_X102Y27        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.628    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.100ns (20.438%)  route 0.389ns (79.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.567ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.657    -0.604    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_aclk
    SLICE_X146Y56        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y56        FDRE (Prop_fdre_C_Q)         0.100    -0.504 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=66, routed)          0.389    -0.115    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X146Y49        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.952    -0.567    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X146Y49        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.230    -0.337    
    SLICE_X146Y49        FDCE (Remov_fdce_C_CLR)     -0.069    -0.406    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.100ns (20.438%)  route 0.389ns (79.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.567ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.657    -0.604    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_aclk
    SLICE_X146Y56        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y56        FDRE (Prop_fdre_C_Q)         0.100    -0.504 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=66, routed)          0.389    -0.115    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X146Y49        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.952    -0.567    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X146Y49        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.230    -0.337    
    SLICE_X146Y49        FDCE (Remov_fdce_C_CLR)     -0.069    -0.406    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.100ns (20.438%)  route 0.389ns (79.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.567ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.657    -0.604    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_aclk
    SLICE_X146Y56        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y56        FDRE (Prop_fdre_C_Q)         0.100    -0.504 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=66, routed)          0.389    -0.115    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X146Y49        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.952    -0.567    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/s_aclk
    SLICE_X146Y49        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.230    -0.337    
    SLICE_X146Y49        FDCE (Remov_fdce_C_CLR)     -0.069    -0.406    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.608%)  route 0.159ns (61.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.656    -0.605    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X105Y20        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y20        FDCE (Prop_fdce_C_Q)         0.100    -0.505 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.159    -0.346    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X107Y20        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.897    -0.622    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X107Y20        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.050    -0.572    
    SLICE_X107Y20        FDCE (Remov_fdce_C_CLR)     -0.069    -0.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.655%)  route 0.166ns (62.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.624    -0.637    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X131Y89        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y89        FDRE (Prop_fdre_C_Q)         0.100    -0.537 f  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=50, routed)          0.166    -0.371    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X135Y89        FDCE                                         f  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.846    -0.673    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_axi_aclk
    SLICE_X135Y89        FDCE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.070    -0.603    
    SLICE_X135Y89        FDCE (Remov_fdce_C_CLR)     -0.069    -0.672    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.655%)  route 0.166ns (62.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.624    -0.637    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X131Y89        FDRE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y89        FDRE (Prop_fdre_C_Q)         0.100    -0.537 f  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=50, routed)          0.166    -0.371    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X135Y89        FDCE                                         f  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9745, routed)        0.846    -0.673    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_axi_aclk
    SLICE_X135Y89        FDCE                                         r  jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism              0.070    -0.603    
    SLICE_X135Y89        FDCE (Remov_fdce_C_CLR)     -0.069    -0.672    jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.301    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.549ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.352ns (16.384%)  route 1.796ns (83.616%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 38.092 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.111    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT4 (Prop_lut4_I3_O)        0.043     7.154 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.512     7.666    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X120Y16        LUT1 (Prop_lut1_I0_O)        0.043     7.709 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.015    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y16        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.460    38.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y16        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.720    38.812    
                         clock uncertainty           -0.035    38.776    
    SLICE_X115Y16        FDCE (Recov_fdce_C_CLR)     -0.212    38.564    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 30.549    

Slack (MET) :             30.549ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.352ns (16.384%)  route 1.796ns (83.616%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 38.092 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.111    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT4 (Prop_lut4_I3_O)        0.043     7.154 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.512     7.666    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X120Y16        LUT1 (Prop_lut1_I0_O)        0.043     7.709 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.015    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y16        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.460    38.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y16        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.720    38.812    
                         clock uncertainty           -0.035    38.776    
    SLICE_X115Y16        FDCE (Recov_fdce_C_CLR)     -0.212    38.564    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 30.549    

Slack (MET) :             30.549ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.352ns (16.384%)  route 1.796ns (83.616%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 38.092 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.111    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT4 (Prop_lut4_I3_O)        0.043     7.154 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.512     7.666    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X120Y16        LUT1 (Prop_lut1_I0_O)        0.043     7.709 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.015    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y16        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.460    38.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y16        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.720    38.812    
                         clock uncertainty           -0.035    38.776    
    SLICE_X115Y16        FDCE (Recov_fdce_C_CLR)     -0.212    38.564    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 30.549    

Slack (MET) :             30.549ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.352ns (16.384%)  route 1.796ns (83.616%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 38.092 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.111    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT4 (Prop_lut4_I3_O)        0.043     7.154 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.512     7.666    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X120Y16        LUT1 (Prop_lut1_I0_O)        0.043     7.709 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.015    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y16        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.460    38.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y16        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.720    38.812    
                         clock uncertainty           -0.035    38.776    
    SLICE_X115Y16        FDCE (Recov_fdce_C_CLR)     -0.212    38.564    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 30.549    

Slack (MET) :             30.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.352ns (16.384%)  route 1.796ns (83.616%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 38.092 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.111    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT4 (Prop_lut4_I3_O)        0.043     7.154 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.512     7.666    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X120Y16        LUT1 (Prop_lut1_I0_O)        0.043     7.709 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.015    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y16        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.460    38.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y16        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.720    38.812    
                         clock uncertainty           -0.035    38.776    
    SLICE_X114Y16        FDCE (Recov_fdce_C_CLR)     -0.187    38.589    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 30.574    

Slack (MET) :             30.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.352ns (16.384%)  route 1.796ns (83.616%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 38.092 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.111    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT4 (Prop_lut4_I3_O)        0.043     7.154 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.512     7.666    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X120Y16        LUT1 (Prop_lut1_I0_O)        0.043     7.709 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.015    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y16        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.460    38.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y16        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.720    38.812    
                         clock uncertainty           -0.035    38.776    
    SLICE_X114Y16        FDCE (Recov_fdce_C_CLR)     -0.187    38.589    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 30.574    

Slack (MET) :             30.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.352ns (16.384%)  route 1.796ns (83.616%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 38.092 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.111    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT4 (Prop_lut4_I3_O)        0.043     7.154 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.512     7.666    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X120Y16        LUT1 (Prop_lut1_I0_O)        0.043     7.709 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.015    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y16        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.460    38.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y16        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.720    38.812    
                         clock uncertainty           -0.035    38.776    
    SLICE_X114Y16        FDCE (Recov_fdce_C_CLR)     -0.154    38.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 30.607    

Slack (MET) :             30.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.352ns (16.384%)  route 1.796ns (83.616%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 38.092 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.111    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT4 (Prop_lut4_I3_O)        0.043     7.154 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.512     7.666    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X120Y16        LUT1 (Prop_lut1_I0_O)        0.043     7.709 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.015    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y16        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.460    38.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y16        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.720    38.812    
                         clock uncertainty           -0.035    38.776    
    SLICE_X114Y16        FDCE (Recov_fdce_C_CLR)     -0.154    38.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 30.607    

Slack (MET) :             30.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.352ns (16.384%)  route 1.796ns (83.616%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 38.092 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.111    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT4 (Prop_lut4_I3_O)        0.043     7.154 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.512     7.666    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X120Y16        LUT1 (Prop_lut1_I0_O)        0.043     7.709 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.015    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y16        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.460    38.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y16        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.720    38.812    
                         clock uncertainty           -0.035    38.776    
    SLICE_X114Y16        FDCE (Recov_fdce_C_CLR)     -0.154    38.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 30.607    

Slack (MET) :             30.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.352ns (16.384%)  route 1.796ns (83.616%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 38.092 - 33.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.605     5.867    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y16        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y16        FDRE (Prop_fdre_C_Q)         0.223     6.090 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.506     6.595    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X128Y18        LUT6 (Prop_lut6_I2_O)        0.043     6.638 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.111    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X126Y18        LUT4 (Prop_lut4_I3_O)        0.043     7.154 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.512     7.666    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X120Y16        LUT1 (Prop_lut1_I0_O)        0.043     7.709 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     8.015    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y16        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.460    38.092    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y16        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.720    38.812    
                         clock uncertainty           -0.035    38.776    
    SLICE_X114Y16        FDCE (Recov_fdce_C_CLR)     -0.154    38.622    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 30.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.091%)  route 0.108ns (51.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.655     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X107Y21        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDPE (Prop_fdpe_C_Q)         0.100     3.116 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.108     3.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X106Y22        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.893     3.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X106Y22        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.609     3.027    
    SLICE_X106Y22        FDCE (Remov_fdce_C_CLR)     -0.050     2.977    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.091%)  route 0.108ns (51.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.655     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X107Y21        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDPE (Prop_fdpe_C_Q)         0.100     3.116 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.108     3.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X106Y22        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.893     3.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X106Y22        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.609     3.027    
    SLICE_X106Y22        FDCE (Remov_fdce_C_CLR)     -0.050     2.977    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.091%)  route 0.108ns (51.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.655     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X107Y21        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDPE (Prop_fdpe_C_Q)         0.100     3.116 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.108     3.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X106Y22        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.893     3.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X106Y22        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.609     3.027    
    SLICE_X106Y22        FDCE (Remov_fdce_C_CLR)     -0.050     2.977    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.091%)  route 0.108ns (51.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.655     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X107Y21        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDPE (Prop_fdpe_C_Q)         0.100     3.116 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.108     3.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X106Y22        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.893     3.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X106Y22        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.609     3.027    
    SLICE_X106Y22        FDPE (Remov_fdpe_C_PRE)     -0.052     2.975    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.091%)  route 0.108ns (51.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.655     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X107Y21        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDPE (Prop_fdpe_C_Q)         0.100     3.116 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.108     3.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X106Y22        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.893     3.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X106Y22        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.609     3.027    
    SLICE_X106Y22        FDPE (Remov_fdpe_C_PRE)     -0.052     2.975    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.091%)  route 0.108ns (51.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.655     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X107Y21        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDPE (Prop_fdpe_C_Q)         0.100     3.116 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.108     3.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X106Y22        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.893     3.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X106Y22        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.609     3.027    
    SLICE_X106Y22        FDPE (Remov_fdpe_C_PRE)     -0.052     2.975    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.523%)  route 0.098ns (45.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.648     3.009    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y24         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y24         FDPE (Prop_fdpe_C_Q)         0.118     3.127 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     3.225    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X100Y24        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.886     3.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X100Y24        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.609     3.020    
    SLICE_X100Y24        FDCE (Remov_fdce_C_CLR)     -0.050     2.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.523%)  route 0.098ns (45.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.648     3.009    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y24         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y24         FDPE (Prop_fdpe_C_Q)         0.118     3.127 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     3.225    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X100Y24        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.886     3.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X100Y24        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.609     3.020    
    SLICE_X100Y24        FDCE (Remov_fdce_C_CLR)     -0.050     2.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.523%)  route 0.098ns (45.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.648     3.009    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y24         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y24         FDPE (Prop_fdpe_C_Q)         0.118     3.127 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     3.225    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X100Y24        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.886     3.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X100Y24        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.609     3.020    
    SLICE_X100Y24        FDCE (Remov_fdce_C_CLR)     -0.050     2.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.523%)  route 0.098ns (45.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.648     3.009    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X98Y24         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y24         FDPE (Prop_fdpe_C_Q)         0.118     3.127 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     3.225    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X100Y24        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.886     3.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X100Y24        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.609     3.020    
    SLICE_X100Y24        FDCE (Remov_fdce_C_CLR)     -0.050     2.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       17.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.881ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.204ns (9.530%)  route 1.937ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 25.853 - 20.480 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.489     5.920    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X145Y57        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y57        FDRE (Prop_fdre_C_Q)         0.204     6.124 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.937     8.061    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/out
    SLICE_X125Y52        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.303    25.853    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X125Y52        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.449    26.302    
                         clock uncertainty           -0.069    26.233    
    SLICE_X125Y52        FDCE (Recov_fdce_C_CLR)     -0.292    25.941    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.941    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 17.881    

Slack (MET) :             17.881ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.204ns (9.530%)  route 1.937ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 25.853 - 20.480 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.489     5.920    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X145Y57        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y57        FDRE (Prop_fdre_C_Q)         0.204     6.124 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.937     8.061    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/out
    SLICE_X125Y52        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.303    25.853    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X125Y52        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.449    26.302    
                         clock uncertainty           -0.069    26.233    
    SLICE_X125Y52        FDCE (Recov_fdce_C_CLR)     -0.292    25.941    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.941    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 17.881    

Slack (MET) :             17.881ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.204ns (9.530%)  route 1.937ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 25.853 - 20.480 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.489     5.920    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X145Y57        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y57        FDRE (Prop_fdre_C_Q)         0.204     6.124 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.937     8.061    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/out
    SLICE_X125Y52        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.303    25.853    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X125Y52        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.449    26.302    
                         clock uncertainty           -0.069    26.233    
    SLICE_X125Y52        FDCE (Recov_fdce_C_CLR)     -0.292    25.941    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.941    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 17.881    

Slack (MET) :             17.881ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.204ns (9.530%)  route 1.937ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 25.853 - 20.480 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.489     5.920    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X145Y57        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y57        FDRE (Prop_fdre_C_Q)         0.204     6.124 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.937     8.061    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/out
    SLICE_X125Y52        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.303    25.853    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X125Y52        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.449    26.302    
                         clock uncertainty           -0.069    26.233    
    SLICE_X125Y52        FDCE (Recov_fdce_C_CLR)     -0.292    25.941    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.941    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 17.881    

Slack (MET) :             17.881ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.204ns (9.530%)  route 1.937ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 25.853 - 20.480 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.489     5.920    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X145Y57        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y57        FDRE (Prop_fdre_C_Q)         0.204     6.124 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.937     8.061    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X125Y52        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.303    25.853    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X125Y52        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.449    26.302    
                         clock uncertainty           -0.069    26.233    
    SLICE_X125Y52        FDCE (Recov_fdce_C_CLR)     -0.292    25.941    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.941    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 17.881    

Slack (MET) :             17.881ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.204ns (9.530%)  route 1.937ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 25.853 - 20.480 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.489     5.920    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X145Y57        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y57        FDRE (Prop_fdre_C_Q)         0.204     6.124 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.937     8.061    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X125Y52        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.303    25.853    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X125Y52        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.449    26.302    
                         clock uncertainty           -0.069    26.233    
    SLICE_X125Y52        FDCE (Recov_fdce_C_CLR)     -0.292    25.941    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.941    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 17.881    

Slack (MET) :             17.988ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.204ns (10.029%)  route 1.830ns (89.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 25.854 - 20.480 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.489     5.920    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X145Y57        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y57        FDRE (Prop_fdre_C_Q)         0.204     6.124 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.830     7.954    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X128Y50        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.304    25.854    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X128Y50        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.449    26.303    
                         clock uncertainty           -0.069    26.234    
    SLICE_X128Y50        FDCE (Recov_fdce_C_CLR)     -0.292    25.942    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         25.942    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                 17.988    

Slack (MET) :             18.074ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.204ns (10.475%)  route 1.743ns (89.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 25.853 - 20.480 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.489     5.920    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X145Y57        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y57        FDRE (Prop_fdre_C_Q)         0.204     6.124 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.743     7.867    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/out
    SLICE_X126Y50        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.303    25.853    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X126Y50        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.449    26.302    
                         clock uncertainty           -0.069    26.233    
    SLICE_X126Y50        FDCE (Recov_fdce_C_CLR)     -0.292    25.941    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.941    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                 18.074    

Slack (MET) :             18.074ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.204ns (10.475%)  route 1.743ns (89.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 25.853 - 20.480 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.489     5.920    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X145Y57        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y57        FDRE (Prop_fdre_C_Q)         0.204     6.124 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.743     7.867    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/out
    SLICE_X126Y50        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.303    25.853    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X126Y50        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.449    26.302    
                         clock uncertainty           -0.069    26.233    
    SLICE_X126Y50        FDCE (Recov_fdce_C_CLR)     -0.292    25.941    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.941    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                 18.074    

Slack (MET) :             18.074ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.480ns  (user_clk_i rise@20.480ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.204ns (10.475%)  route 1.743ns (89.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 25.853 - 20.480 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.489     5.920    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X145Y57        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y57        FDRE (Prop_fdre_C_Q)         0.204     6.124 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=66, routed)          1.743     7.867    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X126Y50        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     20.480    20.480 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    20.480 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    21.659    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    21.742 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    23.027    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    23.100 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    24.467    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    24.550 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        1.303    25.853    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X126Y50        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.449    26.302    
                         clock uncertainty           -0.069    26.233    
    SLICE_X126Y50        FDCE (Recov_fdce_C_CLR)     -0.292    25.941    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.941    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                 18.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.698%)  route 0.197ns (66.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.650     2.489    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X144Y65        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y65        FDPE (Prop_fdpe_C_Q)         0.100     2.589 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=149, routed)         0.197     2.786    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sync_reset_out_reg
    SLICE_X148Y64        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.872     3.044    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X148Y64        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/C
                         clock pessimism             -0.521     2.523    
    SLICE_X148Y64        FDCE (Remov_fdce_C_CLR)     -0.050     2.473    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.698%)  route 0.197ns (66.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.650     2.489    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X144Y65        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y65        FDPE (Prop_fdpe_C_Q)         0.100     2.589 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=149, routed)         0.197     2.786    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sync_reset_out_reg
    SLICE_X148Y64        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.872     3.044    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X148Y64        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/C
                         clock pessimism             -0.521     2.523    
    SLICE_X148Y64        FDCE (Remov_fdce_C_CLR)     -0.050     2.473    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/PRE
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.698%)  route 0.197ns (66.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.650     2.489    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X144Y65        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y65        FDPE (Prop_fdpe_C_Q)         0.100     2.589 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=149, routed)         0.197     2.786    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sync_reset_out_reg
    SLICE_X148Y64        FDPE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.872     3.044    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X148Y64        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/C
                         clock pessimism             -0.521     2.523    
    SLICE_X148Y64        FDPE (Remov_fdpe_C_PRE)     -0.052     2.471    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.698%)  route 0.197ns (66.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.650     2.489    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X144Y65        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y65        FDPE (Prop_fdpe_C_Q)         0.100     2.589 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=149, routed)         0.197     2.786    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sync_reset_out_reg
    SLICE_X149Y64        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.872     3.044    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X149Y64        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/C
                         clock pessimism             -0.521     2.523    
    SLICE_X149Y64        FDCE (Remov_fdce_C_CLR)     -0.069     2.454    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.698%)  route 0.197ns (66.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.650     2.489    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X144Y65        FDPE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y65        FDPE (Prop_fdpe_C_Q)         0.100     2.589 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=149, routed)         0.197     2.786    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sync_reset_out_reg
    SLICE_X149Y64        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.872     3.044    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X149Y64        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/C
                         clock pessimism             -0.521     2.523    
    SLICE_X149Y64        FDCE (Remov_fdce_C_CLR)     -0.069     2.454    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.634%)  route 0.216ns (68.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.642     2.481    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X149Y75        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y75        FDRE (Prop_fdre_C_Q)         0.100     2.581 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.216     2.797    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X145Y74        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.860     3.032    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X145Y74        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.521     2.511    
    SLICE_X145Y74        FDCE (Remov_fdce_C_CLR)     -0.069     2.442    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.634%)  route 0.216ns (68.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.642     2.481    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X149Y75        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y75        FDRE (Prop_fdre_C_Q)         0.100     2.581 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.216     2.797    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X145Y74        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.860     3.032    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X145Y74        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.521     2.511    
    SLICE_X145Y74        FDCE (Remov_fdce_C_CLR)     -0.069     2.442    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.634%)  route 0.216ns (68.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.642     2.481    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X149Y75        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y75        FDRE (Prop_fdre_C_Q)         0.100     2.581 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.216     2.797    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X145Y74        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.860     3.032    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X145Y74        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.521     2.511    
    SLICE_X145Y74        FDCE (Remov_fdce_C_CLR)     -0.069     2.442    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.634%)  route 0.216ns (68.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.642     2.481    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X149Y75        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y75        FDRE (Prop_fdre_C_Q)         0.100     2.581 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.216     2.797    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X145Y74        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.860     3.032    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X145Y74        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.521     2.511    
    SLICE_X145Y74        FDCE (Remov_fdce_C_CLR)     -0.069     2.442    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@10.240ns period=20.480ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.634%)  route 0.216ns (68.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.642     2.481    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X149Y75        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y75        FDRE (Prop_fdre_C_Q)         0.100     2.581 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.216     2.797    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X145Y74        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1811, routed)        0.860     3.032    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X145Y74        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.521     2.511    
    SLICE_X145Y74        FDCE (Remov_fdce_C_CLR)     -0.069     2.442    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_jtag_axi_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.411ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.411ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.498ns  (logic 0.204ns (40.972%)  route 0.294ns (59.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y75                                     0.000     0.000 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X124Y75        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.294     0.498    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X125Y75        FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X125Y75        FDCE (Setup_fdce_C_D)       -0.091     9.909    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  9.411    

Slack (MET) :             9.416ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.575ns  (logic 0.223ns (38.797%)  route 0.352ns (61.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y73                                     0.000     0.000 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X123Y73        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.352     0.575    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X123Y74        FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X123Y74        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  9.416    

Slack (MET) :             9.525ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.383ns  (logic 0.204ns (53.264%)  route 0.179ns (46.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y73                                     0.000     0.000 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X123Y73        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.179     0.383    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X123Y74        FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X123Y74        FDCE (Setup_fdce_C_D)       -0.092     9.908    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  9.525    

Slack (MET) :             9.579ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.412ns  (logic 0.223ns (54.077%)  route 0.189ns (45.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y75                                     0.000     0.000 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X124Y75        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.189     0.412    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X124Y76        FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X124Y76        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  9.579    

Slack (MET) :             9.581ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.410ns  (logic 0.223ns (54.432%)  route 0.187ns (45.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y75                                     0.000     0.000 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X123Y75        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.187     0.410    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X123Y76        FDCE                                         r  jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X123Y76        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  9.581    





