s1(28Sep2024:14:24:21):  irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog0 
s2(28Sep2024:14:24:23):  irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog1 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog1 
s3(28Sep2024:14:24:24):  irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog2 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog2 
s4(28Sep2024:14:24:26):  irun /home/WangYanTing/VLSI/hw1/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1/./src+/home/WangYanTing/VLSI/hw1/./include+/home/WangYanTing/VLSI/hw1/./sim +define+prog3 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1/./sim/prog3 
