# Hardware-implemented-image-processing-algorithms
Hardware implemented image processing algorithms like Box blur or Gaussian blur on a Basys3 FPGA. Images are stored in BRAM memory of the FPGA board and displayed on the VGA port. Implementation using VHDL language.

Implemented Processing Algorithms:
    * Grayscale
    * Box Blur
    * Gaussian Blur
    * Invert Colors
    * Swap Colors

Main Block Diagram:
![schema bloc principala](https://user-images.githubusercontent.com/92437439/227289096-76529bfa-d5fe-4ad6-b365-ee7495820cd6.svg)


Final Results:
Blur:
![20221201_202051](https://user-images.githubusercontent.com/92437439/227290420-b55db8d1-56c0-4897-b437-f4d85044098d.jpg)

Grayscale:
![20221201_202102](https://user-images.githubusercontent.com/92437439/227290564-3d61e061-8d8c-4102-88f5-0b44f94aeb51.jpg)

Color swap:
![20221201_202154](https://user-images.githubusercontent.com/92437439/227290769-bef9187d-79af-432d-8905-380d4959eb35.jpg)
