

================================================================
== Vivado HLS Report for 'midpoint_line'
================================================================
* Date:           Wed Aug 22 07:50:07 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        midpoint
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.404|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   465|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    48|
|Register         |        -|      -|    226|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|    226|   513|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|      1|     6|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |d_1_fu_214_p2      |     +    |      0|  0|  39|          32|          32|
    |midpoint_PX        |     +    |      0|  0|  39|          32|           1|
    |y_1_fu_193_p2      |     +    |      0|  0|  39|          32|           1|
    |d_fu_162_p2        |     -    |      0|  0|  39|          32|          32|
    |dx_fu_97_p2        |     -    |      0|  0|  39|          32|          32|
    |dy_fu_119_p2       |     -    |      0|  0|  39|          32|          32|
    |p_neg_fu_103_p2    |     -    |      0|  0|  39|           1|          32|
    |p_neg_t_fu_135_p2  |     -    |      0|  0|  39|           1|          32|
    |tmp_2_fu_168_p2    |     -    |      0|  0|  39|          32|          32|
    |tmp_3_fu_173_p2    |   icmp   |      0|  0|  18|          32|          32|
    |dy_0_s_fu_199_p3   |  select  |      0|  0|  32|           1|          32|
    |midpoint_PY        |  select  |      0|  0|  32|           1|          32|
    |tmp_fu_154_p3      |  select  |      0|  0|  32|           1|          32|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 465|         261|         354|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    |d1_reg_70  |   9|          2|   32|         64|
    |x1_reg_79  |   9|          2|   32|         64|
    |y1_reg_88  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  48|         10|   97|        196|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   3|   0|    3|          0|
    |d1_reg_70       |  32|   0|   32|          0|
    |dx_reg_230      |  32|   0|   32|          0|
    |dy_reg_247      |  32|   0|   32|          0|
    |p_lshr_reg_237  |  31|   0|   31|          0|
    |tmp_2_reg_257   |  32|   0|   32|          0|
    |x1_reg_79       |  32|   0|   32|          0|
    |y1_reg_88       |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 226|   0|  226|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------+-----+-----+------------+----------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | midpoint::line | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | midpoint::line | return value |
|ap_start            |  in |    1| ap_ctrl_hs | midpoint::line | return value |
|ap_done             | out |    1| ap_ctrl_hs | midpoint::line | return value |
|ap_idle             | out |    1| ap_ctrl_hs | midpoint::line | return value |
|ap_ready            | out |    1| ap_ctrl_hs | midpoint::line | return value |
|midpoint_X0         |  in |   32|   ap_none  |   midpoint_X0  |    pointer   |
|midpoint_Y0         |  in |   32|   ap_none  |   midpoint_Y0  |    pointer   |
|midpoint_X1         |  in |   32|   ap_none  |   midpoint_X1  |    pointer   |
|midpoint_Y1         |  in |   32|   ap_none  |   midpoint_Y1  |    pointer   |
|midpoint_PX         | out |   32|   ap_vld   |   midpoint_PX  |    pointer   |
|midpoint_PX_ap_vld  | out |    1|   ap_vld   |   midpoint_PX  |    pointer   |
|midpoint_PY         | out |   32|   ap_vld   |   midpoint_PY  |    pointer   |
|midpoint_PY_ap_vld  | out |    1|   ap_vld   |   midpoint_PY  |    pointer   |
+--------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (tmp_3)

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.40>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%midpoint_X1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %midpoint_X1)" [../../Cpp/src/midpoint.cpp:25]   --->   Operation 4 'read' 'midpoint_X1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %midpoint_X0)" [../../Cpp/src/midpoint.cpp:25]   --->   Operation 5 'read' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.70ns)   --->   "%dx = sub nsw i32 %midpoint_X1_read, %x" [../../Cpp/src/midpoint.cpp:25]   --->   Operation 6 'sub' 'dx' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (2.70ns)   --->   "%p_neg = sub i32 0, %dx" [../../Cpp/src/midpoint.cpp:29]   --->   Operation 7 'sub' 'p_neg' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)" [../../Cpp/src/midpoint.cpp:29]   --->   Operation 8 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %midpoint_X0), !map !14"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %midpoint_Y0), !map !18"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %midpoint_X1), !map !22"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %midpoint_Y1), !map !26"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %midpoint_PX), !map !30"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %midpoint_PY), !map !34"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @midpoint_KD_KD_line) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%midpoint_Y1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %midpoint_Y1)" [../../Cpp/src/midpoint.cpp:26]   --->   Operation 16 'read' 'midpoint_Y1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%y = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %midpoint_Y0)" [../../Cpp/src/midpoint.cpp:26]   --->   Operation 17 'read' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.70ns)   --->   "%dy = sub nsw i32 %midpoint_Y1_read, %y" [../../Cpp/src/midpoint.cpp:26]   --->   Operation 18 'sub' 'dy' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node d)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %dx, i32 31)" [../../Cpp/src/midpoint.cpp:29]   --->   Operation 19 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = zext i31 %p_lshr to i32" [../../Cpp/src/midpoint.cpp:29]   --->   Operation 20 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.66ns)   --->   "%p_neg_t = sub i32 0, %tmp_1" [../../Cpp/src/midpoint.cpp:29]   --->   Operation 21 'sub' 'p_neg_t' <Predicate = true> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node d)   --->   "%p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %dx, i32 1, i32 31)" [../../Cpp/src/midpoint.cpp:29]   --->   Operation 22 'partselect' 'p_lshr_f' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node d)   --->   "%tmp_4 = zext i31 %p_lshr_f to i32" [../../Cpp/src/midpoint.cpp:29]   --->   Operation 23 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node d)   --->   "%tmp = select i1 %tmp_5, i32 %p_neg_t, i32 %tmp_4" [../../Cpp/src/midpoint.cpp:29]   --->   Operation 24 'select' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.70ns) (out node of the LUT)   --->   "%d = sub nsw i32 %dy, %tmp" [../../Cpp/src/midpoint.cpp:29]   --->   Operation 25 'sub' 'd' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.70ns)   --->   "%tmp_2 = sub nsw i32 %dy, %dx" [../../Cpp/src/midpoint.cpp:49]   --->   Operation 26 'sub' 'tmp_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.66ns)   --->   "br label %1" [../../Cpp/src/midpoint.cpp:38]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.07>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%d1 = phi i32 [ %d, %0 ], [ %d_1, %2 ]"   --->   Operation 28 'phi' 'd1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%x1 = phi i32 [ %x, %0 ], [ %x_1, %2 ]"   --->   Operation 29 'phi' 'x1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%y1 = phi i32 [ %y, %0 ], [ %y_0_s, %2 ]"   --->   Operation 30 'phi' 'y1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.43ns)   --->   "%tmp_3 = icmp slt i32 %x1, %midpoint_X1_read" [../../Cpp/src/midpoint.cpp:38]   --->   Operation 31 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %2, label %3" [../../Cpp/src/midpoint.cpp:38]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.70ns)   --->   "%x_1 = add nsw i32 %x1, 1" [../../Cpp/src/midpoint.cpp:40]   --->   Operation 33 'add' 'x_1' <Predicate = (tmp_3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %d1, i32 31)" [../../Cpp/src/midpoint.cpp:43]   --->   Operation 34 'bitselect' 'tmp_6' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.70ns)   --->   "%y_1 = add nsw i32 %y1, 1" [../../Cpp/src/midpoint.cpp:50]   --->   Operation 35 'add' 'y_1' <Predicate = (tmp_3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node d_1)   --->   "%dy_0_s = select i1 %tmp_6, i32 %dy, i32 %tmp_2" [../../Cpp/src/midpoint.cpp:43]   --->   Operation 36 'select' 'dy_0_s' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.37ns)   --->   "%y_0_s = select i1 %tmp_6, i32 %y1, i32 %y_1" [../../Cpp/src/midpoint.cpp:43]   --->   Operation 37 'select' 'y_0_s' <Predicate = (tmp_3)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.70ns) (out node of the LUT)   --->   "%d_1 = add nsw i32 %dy_0_s, %d1" [../../Cpp/src/midpoint.cpp:44]   --->   Operation 38 'add' 'd_1' <Predicate = (tmp_3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %midpoint_PX, i32 %x_1)" [../../Cpp/src/midpoint.cpp:56]   --->   Operation 39 'write' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %midpoint_PY, i32 %y_0_s)" [../../Cpp/src/midpoint.cpp:57]   --->   Operation 40 'write' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [../../Cpp/src/midpoint.cpp:59]   --->   Operation 41 'br' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [../../Cpp/src/midpoint.cpp:60]   --->   Operation 42 'ret' <Predicate = (!tmp_3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ midpoint_X0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ midpoint_Y0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ midpoint_X1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ midpoint_Y1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ midpoint_PX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ midpoint_PY]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
midpoint_X1_read (read         ) [ 0011]
x                (read         ) [ 0011]
dx               (sub          ) [ 0010]
p_neg            (sub          ) [ 0000]
p_lshr           (partselect   ) [ 0010]
StgValue_9       (specbitsmap  ) [ 0000]
StgValue_10      (specbitsmap  ) [ 0000]
StgValue_11      (specbitsmap  ) [ 0000]
StgValue_12      (specbitsmap  ) [ 0000]
StgValue_13      (specbitsmap  ) [ 0000]
StgValue_14      (specbitsmap  ) [ 0000]
StgValue_15      (spectopmodule) [ 0000]
midpoint_Y1_read (read         ) [ 0000]
y                (read         ) [ 0011]
dy               (sub          ) [ 0001]
tmp_5            (bitselect    ) [ 0000]
tmp_1            (zext         ) [ 0000]
p_neg_t          (sub          ) [ 0000]
p_lshr_f         (partselect   ) [ 0000]
tmp_4            (zext         ) [ 0000]
tmp              (select       ) [ 0000]
d                (sub          ) [ 0011]
tmp_2            (sub          ) [ 0001]
StgValue_27      (br           ) [ 0011]
d1               (phi          ) [ 0001]
x1               (phi          ) [ 0001]
y1               (phi          ) [ 0001]
tmp_3            (icmp         ) [ 0001]
StgValue_32      (br           ) [ 0000]
x_1              (add          ) [ 0011]
tmp_6            (bitselect    ) [ 0000]
y_1              (add          ) [ 0000]
dy_0_s           (select       ) [ 0000]
y_0_s            (select       ) [ 0011]
d_1              (add          ) [ 0011]
StgValue_39      (write        ) [ 0000]
StgValue_40      (write        ) [ 0000]
StgValue_41      (br           ) [ 0011]
StgValue_42      (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="midpoint_X0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="midpoint_X0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="midpoint_Y0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="midpoint_Y0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="midpoint_X1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="midpoint_X1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="midpoint_Y1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="midpoint_Y1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="midpoint_PX">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="midpoint_PX"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="midpoint_PY">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="midpoint_PY"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="midpoint_KD_KD_line"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="midpoint_X1_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="midpoint_X1_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="x_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="midpoint_Y1_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="midpoint_Y1_read/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="y_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="StgValue_39_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="StgValue_40_write_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="0" index="2" bw="32" slack="0"/>
<pin id="67" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_40/3 "/>
</bind>
</comp>

<comp id="70" class="1005" name="d1_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="d1 (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="d1_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d1/3 "/>
</bind>
</comp>

<comp id="79" class="1005" name="x1_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="81" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="x1 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="x1_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="2"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1/3 "/>
</bind>
</comp>

<comp id="88" class="1005" name="y1_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="y1 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="y1_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y1/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="dx_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="dx/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="p_neg_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_lshr_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="31" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="0" index="3" bw="6" slack="0"/>
<pin id="114" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="dy_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="dy/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_5_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="1"/>
<pin id="128" dir="0" index="2" bw="6" slack="0"/>
<pin id="129" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="31" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_neg_t_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="31" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_lshr_f_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="31" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="0" index="3" bw="6" slack="0"/>
<pin id="146" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_4_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="d_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="d/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="x_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_6_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="y_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="dy_0_s_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="0" index="2" bw="32" slack="1"/>
<pin id="203" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dy_0_s/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="y_0_s_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_0_s/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="d_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d_1/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="midpoint_X1_read_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2"/>
<pin id="222" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="midpoint_X1_read "/>
</bind>
</comp>

<comp id="225" class="1005" name="x_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2"/>
<pin id="227" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="230" class="1005" name="dx_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dx "/>
</bind>
</comp>

<comp id="237" class="1005" name="p_lshr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="31" slack="1"/>
<pin id="239" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr "/>
</bind>
</comp>

<comp id="242" class="1005" name="y_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="247" class="1005" name="dy_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dy "/>
</bind>
</comp>

<comp id="252" class="1005" name="d_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_2_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="x_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="y_0_s_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_0_s "/>
</bind>
</comp>

<comp id="275" class="1005" name="d_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="d_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="30" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="101"><net_src comp="32" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="38" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="97" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="103" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="123"><net_src comp="44" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="50" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="153"><net_src comp="141" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="125" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="135" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="119" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="154" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="119" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="82" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="82" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="178" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="73" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="91" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="185" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="185" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="91" pin="4"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="193" pin="2"/><net_sink comp="205" pin=2"/></net>

<net id="213"><net_src comp="205" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="218"><net_src comp="199" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="73" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="32" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="228"><net_src comp="38" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="233"><net_src comp="97" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="240"><net_src comp="109" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="245"><net_src comp="50" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="250"><net_src comp="119" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="255"><net_src comp="162" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="260"><net_src comp="168" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="268"><net_src comp="178" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="273"><net_src comp="205" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="278"><net_src comp="214" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="73" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: midpoint_PX | {3 }
	Port: midpoint_PY | {3 }
 - Input state : 
	Port: midpoint::line : midpoint_X0 | {1 }
	Port: midpoint::line : midpoint_Y0 | {2 }
	Port: midpoint::line : midpoint_X1 | {1 }
	Port: midpoint::line : midpoint_Y1 | {2 }
  - Chain level:
	State 1
		p_neg : 1
		p_lshr : 2
	State 2
		p_neg_t : 1
		tmp_4 : 1
		tmp : 2
		d : 3
		tmp_2 : 1
	State 3
		tmp_3 : 1
		StgValue_32 : 2
		x_1 : 1
		tmp_6 : 1
		y_1 : 1
		dy_0_s : 2
		y_0_s : 2
		d_1 : 3
		StgValue_39 : 2
		StgValue_40 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |           dx_fu_97          |    0    |    39   |
|          |         p_neg_fu_103        |    0    |    39   |
|    sub   |          dy_fu_119          |    0    |    39   |
|          |        p_neg_t_fu_135       |    0    |    38   |
|          |           d_fu_162          |    0    |    39   |
|          |         tmp_2_fu_168        |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |          x_1_fu_178         |    0    |    39   |
|    add   |          y_1_fu_193         |    0    |    39   |
|          |          d_1_fu_214         |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_154         |    0    |    32   |
|  select  |        dy_0_s_fu_199        |    0    |    32   |
|          |         y_0_s_fu_205        |    0    |    32   |
|----------|-----------------------------|---------|---------|
|   icmp   |         tmp_3_fu_173        |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          | midpoint_X1_read_read_fu_32 |    0    |    0    |
|   read   |         x_read_fu_38        |    0    |    0    |
|          | midpoint_Y1_read_read_fu_44 |    0    |    0    |
|          |         y_read_fu_50        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_39_write_fu_56   |    0    |    0    |
|          |   StgValue_40_write_fu_63   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|        p_lshr_fu_109        |    0    |    0    |
|          |       p_lshr_f_fu_141       |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|         tmp_5_fu_125        |    0    |    0    |
|          |         tmp_6_fu_185        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |         tmp_1_fu_132        |    0    |    0    |
|          |         tmp_4_fu_150        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   464   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        d1_reg_70       |   32   |
|       d_1_reg_275      |   32   |
|        d_reg_252       |   32   |
|       dx_reg_230       |   32   |
|       dy_reg_247       |   32   |
|midpoint_X1_read_reg_220|   32   |
|     p_lshr_reg_237     |   31   |
|      tmp_2_reg_257     |   32   |
|        x1_reg_79       |   32   |
|       x_1_reg_265      |   32   |
|        x_reg_225       |   32   |
|        y1_reg_88       |   32   |
|      y_0_s_reg_270     |   32   |
|        y_reg_242       |   32   |
+------------------------+--------+
|          Total         |   447  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   464  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   447  |    -   |
+-----------+--------+--------+
|   Total   |   447  |   464  |
+-----------+--------+--------+
