
UART_RX_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032c8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  080033d4  080033d4  000133d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035ac  080035ac  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080035ac  080035ac  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080035ac  080035ac  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035ac  080035ac  000135ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080035b0  080035b0  000135b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080035b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  20000070  08003624  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08003624  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c6d2  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000022b9  00000000  00000000  0002c76b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ca0  00000000  00000000  0002ea28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b88  00000000  00000000  0002f6c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016690  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c0ca  00000000  00000000  000468e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00076e48  00000000  00000000  000529aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c97f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036f4  00000000  00000000  000c9870  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080033bc 	.word	0x080033bc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080033bc 	.word	0x080033bc

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
 8000178:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800017a:	683b      	ldr	r3, [r7, #0]
 800017c:	3b01      	subs	r3, #1
 800017e:	4a0a      	ldr	r2, [pc, #40]	; (80001a8 <LL_DMA_EnableChannel+0x38>)
 8000180:	5cd3      	ldrb	r3, [r2, r3]
 8000182:	461a      	mov	r2, r3
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	4413      	add	r3, r2
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	683a      	ldr	r2, [r7, #0]
 800018c:	3a01      	subs	r2, #1
 800018e:	4906      	ldr	r1, [pc, #24]	; (80001a8 <LL_DMA_EnableChannel+0x38>)
 8000190:	5c8a      	ldrb	r2, [r1, r2]
 8000192:	4611      	mov	r1, r2
 8000194:	687a      	ldr	r2, [r7, #4]
 8000196:	440a      	add	r2, r1
 8000198:	f043 0301 	orr.w	r3, r3, #1
 800019c:	6013      	str	r3, [r2, #0]
}
 800019e:	bf00      	nop
 80001a0:	370c      	adds	r7, #12
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bc80      	pop	{r7}
 80001a6:	4770      	bx	lr
 80001a8:	08003548 	.word	0x08003548

080001ac <LL_DMA_GetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80001ac:	b480      	push	{r7}
 80001ae:	b083      	sub	sp, #12
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	6078      	str	r0, [r7, #4]
 80001b4:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80001b6:	683b      	ldr	r3, [r7, #0]
 80001b8:	3b01      	subs	r3, #1
 80001ba:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <LL_DMA_GetDataLength+0x28>)
 80001bc:	5cd3      	ldrb	r3, [r2, r3]
 80001be:	461a      	mov	r2, r3
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	4413      	add	r3, r2
 80001c4:	685b      	ldr	r3, [r3, #4]
 80001c6:	b29b      	uxth	r3, r3
                   DMA_CNDTR_NDT));
}
 80001c8:	4618      	mov	r0, r3
 80001ca:	370c      	adds	r7, #12
 80001cc:	46bd      	mov	sp, r7
 80001ce:	bc80      	pop	{r7}
 80001d0:	4770      	bx	lr
 80001d2:	bf00      	nop
 80001d4:	08003548 	.word	0x08003548

080001d8 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]
 80001e0:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80001e2:	683b      	ldr	r3, [r7, #0]
 80001e4:	3b01      	subs	r3, #1
 80001e6:	4a0a      	ldr	r2, [pc, #40]	; (8000210 <LL_DMA_EnableIT_TC+0x38>)
 80001e8:	5cd3      	ldrb	r3, [r2, r3]
 80001ea:	461a      	mov	r2, r3
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	4413      	add	r3, r2
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	683a      	ldr	r2, [r7, #0]
 80001f4:	3a01      	subs	r2, #1
 80001f6:	4906      	ldr	r1, [pc, #24]	; (8000210 <LL_DMA_EnableIT_TC+0x38>)
 80001f8:	5c8a      	ldrb	r2, [r1, r2]
 80001fa:	4611      	mov	r1, r2
 80001fc:	687a      	ldr	r2, [r7, #4]
 80001fe:	440a      	add	r2, r1
 8000200:	f043 0302 	orr.w	r3, r3, #2
 8000204:	6013      	str	r3, [r2, #0]
}
 8000206:	bf00      	nop
 8000208:	370c      	adds	r7, #12
 800020a:	46bd      	mov	sp, r7
 800020c:	bc80      	pop	{r7}
 800020e:	4770      	bx	lr
 8000210:	08003548 	.word	0x08003548

08000214 <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000214:	b480      	push	{r7}
 8000216:	b083      	sub	sp, #12
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
 800021c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 800021e:	683b      	ldr	r3, [r7, #0]
 8000220:	3b01      	subs	r3, #1
 8000222:	4a0a      	ldr	r2, [pc, #40]	; (800024c <LL_DMA_EnableIT_HT+0x38>)
 8000224:	5cd3      	ldrb	r3, [r2, r3]
 8000226:	461a      	mov	r2, r3
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	4413      	add	r3, r2
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	683a      	ldr	r2, [r7, #0]
 8000230:	3a01      	subs	r2, #1
 8000232:	4906      	ldr	r1, [pc, #24]	; (800024c <LL_DMA_EnableIT_HT+0x38>)
 8000234:	5c8a      	ldrb	r2, [r1, r2]
 8000236:	4611      	mov	r1, r2
 8000238:	687a      	ldr	r2, [r7, #4]
 800023a:	440a      	add	r2, r1
 800023c:	f043 0304 	orr.w	r3, r3, #4
 8000240:	6013      	str	r3, [r2, #0]
}
 8000242:	bf00      	nop
 8000244:	370c      	adds	r7, #12
 8000246:	46bd      	mov	sp, r7
 8000248:	bc80      	pop	{r7}
 800024a:	4770      	bx	lr
 800024c:	08003548 	.word	0x08003548

08000250 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000250:	b480      	push	{r7}
 8000252:	b083      	sub	sp, #12
 8000254:	af00      	add	r7, sp, #0
 8000256:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	68db      	ldr	r3, [r3, #12]
 800025c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	60da      	str	r2, [r3, #12]
}
 8000264:	bf00      	nop
 8000266:	370c      	adds	r7, #12
 8000268:	46bd      	mov	sp, r7
 800026a:	bc80      	pop	{r7}
 800026c:	4770      	bx	lr

0800026e <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800026e:	b480      	push	{r7}
 8000270:	b083      	sub	sp, #12
 8000272:	af00      	add	r7, sp, #0
 8000274:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	691b      	ldr	r3, [r3, #16]
 800027a:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	695b      	ldr	r3, [r3, #20]
 8000286:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	615a      	str	r2, [r3, #20]
}
 800028e:	bf00      	nop
 8000290:	370c      	adds	r7, #12
 8000292:	46bd      	mov	sp, r7
 8000294:	bc80      	pop	{r7}
 8000296:	4770      	bx	lr

08000298 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 8000298:	b480      	push	{r7}
 800029a:	b083      	sub	sp, #12
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	68db      	ldr	r3, [r3, #12]
 80002a4:	f043 0210 	orr.w	r2, r3, #16
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	60da      	str	r2, [r3, #12]
}
 80002ac:	bf00      	nop
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bc80      	pop	{r7}
 80002b4:	4770      	bx	lr

080002b6 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 80002b6:	b480      	push	{r7}
 80002b8:	b083      	sub	sp, #12
 80002ba:	af00      	add	r7, sp, #0
 80002bc:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	695b      	ldr	r3, [r3, #20]
 80002c2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	615a      	str	r2, [r3, #20]
}
 80002ca:	bf00      	nop
 80002cc:	370c      	adds	r7, #12
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bc80      	pop	{r7}
 80002d2:	4770      	bx	lr

080002d4 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b085      	sub	sp, #20
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80002dc:	4b08      	ldr	r3, [pc, #32]	; (8000300 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80002de:	695a      	ldr	r2, [r3, #20]
 80002e0:	4907      	ldr	r1, [pc, #28]	; (8000300 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	4313      	orrs	r3, r2
 80002e6:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80002e8:	4b05      	ldr	r3, [pc, #20]	; (8000300 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80002ea:	695a      	ldr	r2, [r3, #20]
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	4013      	ands	r3, r2
 80002f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80002f2:	68fb      	ldr	r3, [r7, #12]
}
 80002f4:	bf00      	nop
 80002f6:	3714      	adds	r7, #20
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bc80      	pop	{r7}
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop
 8000300:	40021000 	.word	0x40021000

08000304 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000304:	b480      	push	{r7}
 8000306:	b085      	sub	sp, #20
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800030c:	4b08      	ldr	r3, [pc, #32]	; (8000330 <LL_APB1_GRP1_EnableClock+0x2c>)
 800030e:	69da      	ldr	r2, [r3, #28]
 8000310:	4907      	ldr	r1, [pc, #28]	; (8000330 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	4313      	orrs	r3, r2
 8000316:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000318:	4b05      	ldr	r3, [pc, #20]	; (8000330 <LL_APB1_GRP1_EnableClock+0x2c>)
 800031a:	69da      	ldr	r2, [r3, #28]
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	4013      	ands	r3, r2
 8000320:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000322:	68fb      	ldr	r3, [r7, #12]
}
 8000324:	bf00      	nop
 8000326:	3714      	adds	r7, #20
 8000328:	46bd      	mov	sp, r7
 800032a:	bc80      	pop	{r7}
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	40021000 	.word	0x40021000

08000334 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000334:	b480      	push	{r7}
 8000336:	b085      	sub	sp, #20
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800033c:	4b08      	ldr	r3, [pc, #32]	; (8000360 <LL_APB2_GRP1_EnableClock+0x2c>)
 800033e:	699a      	ldr	r2, [r3, #24]
 8000340:	4907      	ldr	r1, [pc, #28]	; (8000360 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	4313      	orrs	r3, r2
 8000346:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000348:	4b05      	ldr	r3, [pc, #20]	; (8000360 <LL_APB2_GRP1_EnableClock+0x2c>)
 800034a:	699a      	ldr	r2, [r3, #24]
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	4013      	ands	r3, r2
 8000350:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000352:	68fb      	ldr	r3, [r7, #12]
}
 8000354:	bf00      	nop
 8000356:	3714      	adds	r7, #20
 8000358:	46bd      	mov	sp, r7
 800035a:	bc80      	pop	{r7}
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop
 8000360:	40021000 	.word	0x40021000

08000364 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000364:	b5b0      	push	{r4, r5, r7, lr}
 8000366:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000368:	f000 fefc 	bl	8001164 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800036c:	f000 f88e 	bl	800048c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000370:	f000 f9a0 	bl	80006b4 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000374:	f000 f8d0 	bl	8000518 <MX_USART2_UART_Init>
	offAllLed;
 8000378:	2201      	movs	r2, #1
 800037a:	2120      	movs	r1, #32
 800037c:	4839      	ldr	r0, [pc, #228]	; (8000464 <main+0x100>)
 800037e:	f001 f95d 	bl	800163c <HAL_GPIO_WritePin>
 8000382:	2201      	movs	r2, #1
 8000384:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000388:	4837      	ldr	r0, [pc, #220]	; (8000468 <main+0x104>)
 800038a:	f001 f957 	bl	800163c <HAL_GPIO_WritePin>
 800038e:	2201      	movs	r2, #1
 8000390:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000394:	4834      	ldr	r0, [pc, #208]	; (8000468 <main+0x104>)
 8000396:	f001 f951 	bl	800163c <HAL_GPIO_WritePin>
 800039a:	2201      	movs	r2, #1
 800039c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003a0:	4830      	ldr	r0, [pc, #192]	; (8000464 <main+0x100>)
 80003a2:	f001 f94b 	bl	800163c <HAL_GPIO_WritePin>
	/* USER CODE BEGIN 2 */
	if (xErrorCount != 0)
 80003a6:	4b31      	ldr	r3, [pc, #196]	; (800046c <main+0x108>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d017      	beq.n	80003de <main+0x7a>
	{
		print("Initialize failed\r\n");
 80003ae:	4a30      	ldr	r2, [pc, #192]	; (8000470 <main+0x10c>)
 80003b0:	4b30      	ldr	r3, [pc, #192]	; (8000474 <main+0x110>)
 80003b2:	4615      	mov	r5, r2
 80003b4:	461c      	mov	r4, r3
 80003b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80003b8:	6028      	str	r0, [r5, #0]
 80003ba:	6069      	str	r1, [r5, #4]
 80003bc:	60aa      	str	r2, [r5, #8]
 80003be:	60eb      	str	r3, [r5, #12]
 80003c0:	6820      	ldr	r0, [r4, #0]
 80003c2:	6128      	str	r0, [r5, #16]
 80003c4:	492a      	ldr	r1, [pc, #168]	; (8000470 <main+0x10c>)
 80003c6:	482c      	ldr	r0, [pc, #176]	; (8000478 <main+0x114>)
 80003c8:	f000 fbee 	bl	8000ba8 <vUARTSend>
		print(&xErrorCount);
 80003cc:	4927      	ldr	r1, [pc, #156]	; (800046c <main+0x108>)
 80003ce:	4828      	ldr	r0, [pc, #160]	; (8000470 <main+0x10c>)
 80003d0:	f002 fbfa 	bl	8002bc8 <strcpy>
 80003d4:	4926      	ldr	r1, [pc, #152]	; (8000470 <main+0x10c>)
 80003d6:	4828      	ldr	r0, [pc, #160]	; (8000478 <main+0x114>)
 80003d8:	f000 fbe6 	bl	8000ba8 <vUARTSend>
 80003dc:	e00f      	b.n	80003fe <main+0x9a>
	}
	else
	{
		print("Initialize successful\r\n");
 80003de:	4a24      	ldr	r2, [pc, #144]	; (8000470 <main+0x10c>)
 80003e0:	4b26      	ldr	r3, [pc, #152]	; (800047c <main+0x118>)
 80003e2:	4615      	mov	r5, r2
 80003e4:	461c      	mov	r4, r3
 80003e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80003e8:	6028      	str	r0, [r5, #0]
 80003ea:	6069      	str	r1, [r5, #4]
 80003ec:	60aa      	str	r2, [r5, #8]
 80003ee:	60eb      	str	r3, [r5, #12]
 80003f0:	cc03      	ldmia	r4!, {r0, r1}
 80003f2:	6128      	str	r0, [r5, #16]
 80003f4:	6169      	str	r1, [r5, #20]
 80003f6:	491e      	ldr	r1, [pc, #120]	; (8000470 <main+0x10c>)
 80003f8:	481f      	ldr	r0, [pc, #124]	; (8000478 <main+0x114>)
 80003fa:	f000 fbd5 	bl	8000ba8 <vUARTSend>
	}

	xTickPrev_LED = HAL_GetTick();
 80003fe:	f000 fed9 	bl	80011b4 <HAL_GetTick>
 8000402:	4602      	mov	r2, r0
 8000404:	4b1e      	ldr	r3, [pc, #120]	; (8000480 <main+0x11c>)
 8000406:	601a      	str	r2, [r3, #0]
	xTickPrev_MENU = HAL_GetTick();
 8000408:	f000 fed4 	bl	80011b4 <HAL_GetTick>
 800040c:	4602      	mov	r2, r0
 800040e:	4b1d      	ldr	r3, [pc, #116]	; (8000484 <main+0x120>)
 8000410:	601a      	str	r2, [r3, #0]
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{

		if (HAL_GetTick() - xTickPrev_LED >= defineDELAY_LED)
 8000412:	f000 fecf 	bl	80011b4 <HAL_GetTick>
 8000416:	4602      	mov	r2, r0
 8000418:	4b19      	ldr	r3, [pc, #100]	; (8000480 <main+0x11c>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	1ad3      	subs	r3, r2, r3
 800041e:	2bc7      	cmp	r3, #199	; 0xc7
 8000420:	d909      	bls.n	8000436 <main+0xd2>
		{
			toggleLed4;
 8000422:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000426:	480f      	ldr	r0, [pc, #60]	; (8000464 <main+0x100>)
 8000428:	f001 f920 	bl	800166c <HAL_GPIO_TogglePin>
			xTickPrev_LED = HAL_GetTick();
 800042c:	f000 fec2 	bl	80011b4 <HAL_GetTick>
 8000430:	4602      	mov	r2, r0
 8000432:	4b13      	ldr	r3, [pc, #76]	; (8000480 <main+0x11c>)
 8000434:	601a      	str	r2, [r3, #0]
		}

		if (HAL_GetTick() - xTickPrev_MENU >= defineDELAY_USART_MENU)
 8000436:	f000 febd 	bl	80011b4 <HAL_GetTick>
 800043a:	4602      	mov	r2, r0
 800043c:	4b11      	ldr	r3, [pc, #68]	; (8000484 <main+0x120>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	1ad3      	subs	r3, r2, r3
 8000442:	2b63      	cmp	r3, #99	; 0x63
 8000444:	d9e5      	bls.n	8000412 <main+0xae>
		{
			if (ucParseUserString())
 8000446:	f000 f9c7 	bl	80007d8 <ucParseUserString>
 800044a:	4603      	mov	r3, r0
 800044c:	2b00      	cmp	r3, #0
 800044e:	d002      	beq.n	8000456 <main+0xf2>
			{
				vCompareString((uint8_t *)ucUserString);
 8000450:	480d      	ldr	r0, [pc, #52]	; (8000488 <main+0x124>)
 8000452:	f000 fa5b 	bl	800090c <vCompareString>
			}
			xTickPrev_MENU = HAL_GetTick();
 8000456:	f000 fead 	bl	80011b4 <HAL_GetTick>
 800045a:	4602      	mov	r2, r0
 800045c:	4b09      	ldr	r3, [pc, #36]	; (8000484 <main+0x120>)
 800045e:	601a      	str	r2, [r3, #0]
		if (HAL_GetTick() - xTickPrev_LED >= defineDELAY_LED)
 8000460:	e7d7      	b.n	8000412 <main+0xae>
 8000462:	bf00      	nop
 8000464:	40010c00 	.word	0x40010c00
 8000468:	40010800 	.word	0x40010800
 800046c:	2000008c 	.word	0x2000008c
 8000470:	20000110 	.word	0x20000110
 8000474:	080033d4 	.word	0x080033d4
 8000478:	40004400 	.word	0x40004400
 800047c:	080033e8 	.word	0x080033e8
 8000480:	20000090 	.word	0x20000090
 8000484:	20000094 	.word	0x20000094
 8000488:	200000a8 	.word	0x200000a8

0800048c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b090      	sub	sp, #64	; 0x40
 8000490:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000492:	f107 0318 	add.w	r3, r7, #24
 8000496:	2228      	movs	r2, #40	; 0x28
 8000498:	2100      	movs	r1, #0
 800049a:	4618      	mov	r0, r3
 800049c:	f002 fb6c 	bl	8002b78 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004a0:	1d3b      	adds	r3, r7, #4
 80004a2:	2200      	movs	r2, #0
 80004a4:	601a      	str	r2, [r3, #0]
 80004a6:	605a      	str	r2, [r3, #4]
 80004a8:	609a      	str	r2, [r3, #8]
 80004aa:	60da      	str	r2, [r3, #12]
 80004ac:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004ae:	2301      	movs	r3, #1
 80004b0:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004b6:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80004b8:	2300      	movs	r3, #0
 80004ba:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004bc:	2301      	movs	r3, #1
 80004be:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004c0:	2302      	movs	r3, #2
 80004c2:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004c8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80004ca:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80004ce:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004d0:	f107 0318 	add.w	r3, r7, #24
 80004d4:	4618      	mov	r0, r3
 80004d6:	f001 f903 	bl	80016e0 <HAL_RCC_OscConfig>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <SystemClock_Config+0x58>
	{
		Error_Handler();
 80004e0:	f000 fb3c 	bl	8000b5c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80004e4:	230f      	movs	r3, #15
 80004e6:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004e8:	2302      	movs	r3, #2
 80004ea:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ec:	2300      	movs	r3, #0
 80004ee:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004f4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004f6:	2300      	movs	r3, #0
 80004f8:	617b      	str	r3, [r7, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004fa:	1d3b      	adds	r3, r7, #4
 80004fc:	2102      	movs	r1, #2
 80004fe:	4618      	mov	r0, r3
 8000500:	f001 fb6e 	bl	8001be0 <HAL_RCC_ClockConfig>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d001      	beq.n	800050e <SystemClock_Config+0x82>
	{
		Error_Handler();
 800050a:	f000 fb27 	bl	8000b5c <Error_Handler>
	}
}
 800050e:	bf00      	nop
 8000510:	3740      	adds	r7, #64	; 0x40
 8000512:	46bd      	mov	sp, r7
 8000514:	bd80      	pop	{r7, pc}
	...

08000518 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b098      	sub	sp, #96	; 0x60
 800051c:	af00      	add	r7, sp, #0
	uint32_t xStatus = 0;
 800051e:	2300      	movs	r3, #0
 8000520:	65fb      	str	r3, [r7, #92]	; 0x5c
	/* USER CODE BEGIN USART2_Init 0 */
	// LL_DMA_InitTypeDef DMA_TX_Handle = {0};
	LL_DMA_InitTypeDef DMA_RX_Handle = {0};
 8000522:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000526:	2228      	movs	r2, #40	; 0x28
 8000528:	2100      	movs	r1, #0
 800052a:	4618      	mov	r0, r3
 800052c:	f002 fb24 	bl	8002b78 <memset>
	/* USER CODE END USART2_Init 0 */
	LL_USART_InitTypeDef USART_InitStruct = {0};
 8000530:	f107 0318 	add.w	r3, r7, #24
 8000534:	2200      	movs	r2, #0
 8000536:	601a      	str	r2, [r3, #0]
 8000538:	605a      	str	r2, [r3, #4]
 800053a:	609a      	str	r2, [r3, #8]
 800053c:	60da      	str	r2, [r3, #12]
 800053e:	611a      	str	r2, [r3, #16]
 8000540:	615a      	str	r2, [r3, #20]
 8000542:	619a      	str	r2, [r3, #24]
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000544:	1d3b      	adds	r3, r7, #4
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
 800054a:	605a      	str	r2, [r3, #4]
 800054c:	609a      	str	r2, [r3, #8]
 800054e:	60da      	str	r2, [r3, #12]
 8000550:	611a      	str	r2, [r3, #16]

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000552:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000556:	f7ff fed5 	bl	8000304 <LL_APB1_GRP1_EnableClock>
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 800055a:	2004      	movs	r0, #4
 800055c:	f7ff feea 	bl	8000334 <LL_APB2_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8000560:	2001      	movs	r0, #1
 8000562:	f7ff feb7 	bl	80002d4 <LL_AHB1_GRP1_EnableClock>

	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000566:	2003      	movs	r0, #3
 8000568:	f000 fed8 	bl	800131c <HAL_NVIC_SetPriorityGrouping>
	/**USART2 GPIO Configuration
	 PA2   ------> USART2_TX
	 PA3   ------> USART2_RX
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800056c:	f240 4304 	movw	r3, #1028	; 0x404
 8000570:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000572:	2309      	movs	r3, #9
 8000574:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000576:	2303      	movs	r3, #3
 8000578:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800057a:	2300      	movs	r3, #0
 800057c:	613b      	str	r3, [r7, #16]
	xStatus = LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800057e:	1d3b      	adds	r3, r7, #4
 8000580:	4619      	mov	r1, r3
 8000582:	4846      	ldr	r0, [pc, #280]	; (800069c <MX_USART2_UART_Init+0x184>)
 8000584:	f002 f86a 	bl	800265c <LL_GPIO_Init>
 8000588:	4603      	mov	r3, r0
 800058a:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (xStatus != SUCCESS)
 800058c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800058e:	2b00      	cmp	r3, #0
 8000590:	d004      	beq.n	800059c <MX_USART2_UART_Init+0x84>
		xErrorCount++;
 8000592:	4b43      	ldr	r3, [pc, #268]	; (80006a0 <MX_USART2_UART_Init+0x188>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	3301      	adds	r3, #1
 8000598:	4a41      	ldr	r2, [pc, #260]	; (80006a0 <MX_USART2_UART_Init+0x188>)
 800059a:	6013      	str	r3, [r2, #0]

	GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 800059c:	f640 0308 	movw	r3, #2056	; 0x808
 80005a0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 80005a2:	2304      	movs	r3, #4
 80005a4:	60bb      	str	r3, [r7, #8]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a6:	1d3b      	adds	r3, r7, #4
 80005a8:	4619      	mov	r1, r3
 80005aa:	483c      	ldr	r0, [pc, #240]	; (800069c <MX_USART2_UART_Init+0x184>)
 80005ac:	f002 f856 	bl	800265c <LL_GPIO_Init>

	/* USART2 DMA Init */
	/* Configure DMA for USART RX */

	LL_DMA_StructInit(&DMA_RX_Handle);
 80005b0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80005b4:	4618      	mov	r0, r3
 80005b6:	f001 ff72 	bl	800249e <LL_DMA_StructInit>
	DMA_RX_Handle.MemoryOrM2MDstAddress = (uint32_t)UART_Buffer;
 80005ba:	4b3a      	ldr	r3, [pc, #232]	; (80006a4 <MX_USART2_UART_Init+0x18c>)
 80005bc:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_RX_Handle.PeriphOrM2MSrcAddress = (uint32_t)&USART2->DR;
 80005be:	4b3a      	ldr	r3, [pc, #232]	; (80006a8 <MX_USART2_UART_Init+0x190>)
 80005c0:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_RX_Handle.NbData = UART_RX_BUFFER_SIZE;
 80005c2:	2364      	movs	r3, #100	; 0x64
 80005c4:	657b      	str	r3, [r7, #84]	; 0x54
	DMA_RX_Handle.Priority = LL_DMA_PRIORITY_VERYHIGH;
 80005c6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80005ca:	65bb      	str	r3, [r7, #88]	; 0x58
	DMA_RX_Handle.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 80005cc:	2300      	movs	r3, #0
 80005ce:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMA_RX_Handle.Mode = LL_DMA_MODE_CIRCULAR;
 80005d0:	2320      	movs	r3, #32
 80005d2:	643b      	str	r3, [r7, #64]	; 0x40
	DMA_RX_Handle.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 80005d4:	2380      	movs	r3, #128	; 0x80
 80005d6:	64bb      	str	r3, [r7, #72]	; 0x48
	DMA_RX_Handle.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 80005d8:	2300      	movs	r3, #0
 80005da:	647b      	str	r3, [r7, #68]	; 0x44
	DMA_RX_Handle.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 80005dc:	2300      	movs	r3, #0
 80005de:	64fb      	str	r3, [r7, #76]	; 0x4c
	DMA_RX_Handle.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 80005e0:	2300      	movs	r3, #0
 80005e2:	653b      	str	r3, [r7, #80]	; 0x50
	xStatus = LL_DMA_Init(DMA1, LL_DMA_CHANNEL_6, &DMA_RX_Handle);
 80005e4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80005e8:	461a      	mov	r2, r3
 80005ea:	2106      	movs	r1, #6
 80005ec:	482f      	ldr	r0, [pc, #188]	; (80006ac <MX_USART2_UART_Init+0x194>)
 80005ee:	f001 ff1d 	bl	800242c <LL_DMA_Init>
 80005f2:	65f8      	str	r0, [r7, #92]	; 0x5c
	if (xStatus != SUCCESS)
 80005f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d004      	beq.n	8000604 <MX_USART2_UART_Init+0xec>
		xErrorCount++;
 80005fa:	4b29      	ldr	r3, [pc, #164]	; (80006a0 <MX_USART2_UART_Init+0x188>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	3301      	adds	r3, #1
 8000600:	4a27      	ldr	r2, [pc, #156]	; (80006a0 <MX_USART2_UART_Init+0x188>)
 8000602:	6013      	str	r3, [r2, #0]

	/* Enable DMA1 Channel6 Tranmission Complete Interrupt DMA_CCR_TCIE & DMA_CCR_HTIE*/
	/* Enable HT & TC interrupts */
	LL_DMA_EnableIT_HT(DMA1, LL_DMA_CHANNEL_6);
 8000604:	2106      	movs	r1, #6
 8000606:	4829      	ldr	r0, [pc, #164]	; (80006ac <MX_USART2_UART_Init+0x194>)
 8000608:	f7ff fe04 	bl	8000214 <LL_DMA_EnableIT_HT>
	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 800060c:	2106      	movs	r1, #6
 800060e:	4827      	ldr	r0, [pc, #156]	; (80006ac <MX_USART2_UART_Init+0x194>)
 8000610:	f7ff fde2 	bl	80001d8 <LL_DMA_EnableIT_TC>

	/* DMA1_Channel6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000614:	2200      	movs	r2, #0
 8000616:	2100      	movs	r1, #0
 8000618:	2010      	movs	r0, #16
 800061a:	f000 fe8a 	bl	8001332 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800061e:	2010      	movs	r0, #16
 8000620:	f000 fea3 	bl	800136a <HAL_NVIC_EnableIRQ>
	// if(xStatus != SUCCESS) xErrorCount++;
	/* DMA1_Channel7_IRQn interrupt configuration */
	// HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 2, 0);
	// HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
	/* USER CODE BEGIN USART2_Init 1 */
	USART_InitStruct.BaudRate = 115200;
 8000624:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000628:	61bb      	str	r3, [r7, #24]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800062a:	2300      	movs	r3, #0
 800062c:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800062e:	2300      	movs	r3, #0
 8000630:	623b      	str	r3, [r7, #32]
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000632:	2300      	movs	r3, #0
 8000634:	627b      	str	r3, [r7, #36]	; 0x24
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000636:	230c      	movs	r3, #12
 8000638:	62bb      	str	r3, [r7, #40]	; 0x28
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800063a:	2300      	movs	r3, #0
 800063c:	62fb      	str	r3, [r7, #44]	; 0x2c
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800063e:	2300      	movs	r3, #0
 8000640:	633b      	str	r3, [r7, #48]	; 0x30
	xStatus = LL_USART_Init(USART2, &USART_InitStruct);
 8000642:	f107 0318 	add.w	r3, r7, #24
 8000646:	4619      	mov	r1, r3
 8000648:	4819      	ldr	r0, [pc, #100]	; (80006b0 <MX_USART2_UART_Init+0x198>)
 800064a:	f002 fa0b 	bl	8002a64 <LL_USART_Init>
 800064e:	4603      	mov	r3, r0
 8000650:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (xStatus != SUCCESS)
 8000652:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000654:	2b00      	cmp	r3, #0
 8000656:	d004      	beq.n	8000662 <MX_USART2_UART_Init+0x14a>
		xErrorCount++;
 8000658:	4b11      	ldr	r3, [pc, #68]	; (80006a0 <MX_USART2_UART_Init+0x188>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	3301      	adds	r3, #1
 800065e:	4a10      	ldr	r2, [pc, #64]	; (80006a0 <MX_USART2_UART_Init+0x188>)
 8000660:	6013      	str	r3, [r2, #0]

	LL_USART_ConfigAsyncMode(USART2);
 8000662:	4813      	ldr	r0, [pc, #76]	; (80006b0 <MX_USART2_UART_Init+0x198>)
 8000664:	f7ff fe03 	bl	800026e <LL_USART_ConfigAsyncMode>
	/* Enable RX DMA Request USART_CR3_DMAR*/
	LL_USART_EnableDMAReq_RX(USART2);
 8000668:	4811      	ldr	r0, [pc, #68]	; (80006b0 <MX_USART2_UART_Init+0x198>)
 800066a:	f7ff fe24 	bl	80002b6 <LL_USART_EnableDMAReq_RX>
	/* Enable IDLE Interrupt USART_CR1_IDLEIE*/
	LL_USART_EnableIT_IDLE(USART2);
 800066e:	4810      	ldr	r0, [pc, #64]	; (80006b0 <MX_USART2_UART_Init+0x198>)
 8000670:	f7ff fe12 	bl	8000298 <LL_USART_EnableIT_IDLE>
	// /* Enable TX DMA Request USART_CR3_DMAT*/
	// LL_USART_EnableDMAReq_TX(USART2);
	/* USART2 interrupt Init */
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000674:	2200      	movs	r2, #0
 8000676:	2100      	movs	r1, #0
 8000678:	2026      	movs	r0, #38	; 0x26
 800067a:	f000 fe5a 	bl	8001332 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 800067e:	2026      	movs	r0, #38	; 0x26
 8000680:	f000 fe73 	bl	800136a <HAL_NVIC_EnableIRQ>

	/* Set bit USART_CR1_UE */
	LL_USART_Enable(USART2);
 8000684:	480a      	ldr	r0, [pc, #40]	; (80006b0 <MX_USART2_UART_Init+0x198>)
 8000686:	f7ff fde3 	bl	8000250 <LL_USART_Enable>
	/* Enable DMA USART RX Stream DMA_CCR_EN*/
	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 800068a:	2106      	movs	r1, #6
 800068c:	4807      	ldr	r0, [pc, #28]	; (80006ac <MX_USART2_UART_Init+0x194>)
 800068e:	f7ff fd6f 	bl	8000170 <LL_DMA_EnableChannel>
}
 8000692:	bf00      	nop
 8000694:	3760      	adds	r7, #96	; 0x60
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	40010800 	.word	0x40010800
 80006a0:	2000008c 	.word	0x2000008c
 80006a4:	20000174 	.word	0x20000174
 80006a8:	40004404 	.word	0x40004404
 80006ac:	40020000 	.word	0x40020000
 80006b0:	40004400 	.word	0x40004400

080006b4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b088      	sub	sp, #32
 80006b8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ba:	f107 0310 	add.w	r3, r7, #16
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]
 80006c2:	605a      	str	r2, [r3, #4]
 80006c4:	609a      	str	r2, [r3, #8]
 80006c6:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80006c8:	4b33      	ldr	r3, [pc, #204]	; (8000798 <MX_GPIO_Init+0xe4>)
 80006ca:	699b      	ldr	r3, [r3, #24]
 80006cc:	4a32      	ldr	r2, [pc, #200]	; (8000798 <MX_GPIO_Init+0xe4>)
 80006ce:	f043 0320 	orr.w	r3, r3, #32
 80006d2:	6193      	str	r3, [r2, #24]
 80006d4:	4b30      	ldr	r3, [pc, #192]	; (8000798 <MX_GPIO_Init+0xe4>)
 80006d6:	699b      	ldr	r3, [r3, #24]
 80006d8:	f003 0320 	and.w	r3, r3, #32
 80006dc:	60fb      	str	r3, [r7, #12]
 80006de:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80006e0:	4b2d      	ldr	r3, [pc, #180]	; (8000798 <MX_GPIO_Init+0xe4>)
 80006e2:	699b      	ldr	r3, [r3, #24]
 80006e4:	4a2c      	ldr	r2, [pc, #176]	; (8000798 <MX_GPIO_Init+0xe4>)
 80006e6:	f043 0304 	orr.w	r3, r3, #4
 80006ea:	6193      	str	r3, [r2, #24]
 80006ec:	4b2a      	ldr	r3, [pc, #168]	; (8000798 <MX_GPIO_Init+0xe4>)
 80006ee:	699b      	ldr	r3, [r3, #24]
 80006f0:	f003 0304 	and.w	r3, r3, #4
 80006f4:	60bb      	str	r3, [r7, #8]
 80006f6:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80006f8:	4b27      	ldr	r3, [pc, #156]	; (8000798 <MX_GPIO_Init+0xe4>)
 80006fa:	699b      	ldr	r3, [r3, #24]
 80006fc:	4a26      	ldr	r2, [pc, #152]	; (8000798 <MX_GPIO_Init+0xe4>)
 80006fe:	f043 0308 	orr.w	r3, r3, #8
 8000702:	6193      	str	r3, [r2, #24]
 8000704:	4b24      	ldr	r3, [pc, #144]	; (8000798 <MX_GPIO_Init+0xe4>)
 8000706:	699b      	ldr	r3, [r3, #24]
 8000708:	f003 0308 	and.w	r3, r3, #8
 800070c:	607b      	str	r3, [r7, #4]
 800070e:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, USER_LED_3_Pin | USER_LED_2_Pin, GPIO_PIN_RESET);
 8000710:	2200      	movs	r2, #0
 8000712:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8000716:	4821      	ldr	r0, [pc, #132]	; (800079c <MX_GPIO_Init+0xe8>)
 8000718:	f000 ff90 	bl	800163c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, USER_LED_1_Pin | USER_LED_4_Pin, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	f44f 7190 	mov.w	r1, #288	; 0x120
 8000722:	481f      	ldr	r0, [pc, #124]	; (80007a0 <MX_GPIO_Init+0xec>)
 8000724:	f000 ff8a 	bl	800163c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : BT_UP_Pin BT_CENTER_Pin BT_DOWN_Pin */
	GPIO_InitStruct.Pin = BT_UP_Pin | BT_CENTER_Pin | BT_DOWN_Pin;
 8000728:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800072c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800072e:	4b1d      	ldr	r3, [pc, #116]	; (80007a4 <MX_GPIO_Init+0xf0>)
 8000730:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000732:	2301      	movs	r3, #1
 8000734:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000736:	f107 0310 	add.w	r3, r7, #16
 800073a:	4619      	mov	r1, r3
 800073c:	4817      	ldr	r0, [pc, #92]	; (800079c <MX_GPIO_Init+0xe8>)
 800073e:	f000 fe23 	bl	8001388 <HAL_GPIO_Init>

	/*Configure GPIO pins : USER_LED_3_Pin USER_LED_2_Pin */
	GPIO_InitStruct.Pin = USER_LED_3_Pin | USER_LED_2_Pin;
 8000742:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000746:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000748:	2301      	movs	r3, #1
 800074a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	2300      	movs	r3, #0
 800074e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000750:	2302      	movs	r3, #2
 8000752:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000754:	f107 0310 	add.w	r3, r7, #16
 8000758:	4619      	mov	r1, r3
 800075a:	4810      	ldr	r0, [pc, #64]	; (800079c <MX_GPIO_Init+0xe8>)
 800075c:	f000 fe14 	bl	8001388 <HAL_GPIO_Init>

	/*Configure GPIO pins : USER_LED_1_Pin USER_LED_4_Pin */
	GPIO_InitStruct.Pin = USER_LED_1_Pin | USER_LED_4_Pin;
 8000760:	f44f 7390 	mov.w	r3, #288	; 0x120
 8000764:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000766:	2301      	movs	r3, #1
 8000768:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076a:	2300      	movs	r3, #0
 800076c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076e:	2302      	movs	r3, #2
 8000770:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000772:	f107 0310 	add.w	r3, r7, #16
 8000776:	4619      	mov	r1, r3
 8000778:	4809      	ldr	r0, [pc, #36]	; (80007a0 <MX_GPIO_Init+0xec>)
 800077a:	f000 fe05 	bl	8001388 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 800077e:	2200      	movs	r2, #0
 8000780:	2102      	movs	r1, #2
 8000782:	2017      	movs	r0, #23
 8000784:	f000 fdd5 	bl	8001332 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000788:	2017      	movs	r0, #23
 800078a:	f000 fdee 	bl	800136a <HAL_NVIC_EnableIRQ>
}
 800078e:	bf00      	nop
 8000790:	3720      	adds	r7, #32
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	40021000 	.word	0x40021000
 800079c:	40010800 	.word	0x40010800
 80007a0:	40010c00 	.word	0x40010c00
 80007a4:	10210000 	.word	0x10210000

080007a8 <vUSART_Check>:

/* USER CODE BEGIN 4 */
void vUSART_Check(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
	toggleLed1;
 80007ac:	2120      	movs	r1, #32
 80007ae:	4807      	ldr	r0, [pc, #28]	; (80007cc <vUSART_Check+0x24>)
 80007b0:	f000 ff5c 	bl	800166c <HAL_GPIO_TogglePin>

	/* Calculate current position in buffer */
	pos = UART_RX_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 80007b4:	2106      	movs	r1, #6
 80007b6:	4806      	ldr	r0, [pc, #24]	; (80007d0 <vUSART_Check+0x28>)
 80007b8:	f7ff fcf8 	bl	80001ac <LL_DMA_GetDataLength>
 80007bc:	4603      	mov	r3, r0
 80007be:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 80007c2:	4a04      	ldr	r2, [pc, #16]	; (80007d4 <vUSART_Check+0x2c>)
 80007c4:	6013      	str	r3, [r2, #0]
}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40010c00 	.word	0x40010c00
 80007d0:	40020000 	.word	0x40020000
 80007d4:	2000010c 	.word	0x2000010c

080007d8 <ucParseUserString>:
/**
 * @brief Get string from user into a buffer 
 * 
 */
uint8_t ucParseUserString(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0
	uint32_t index = 0, i;
 80007de:	2300      	movs	r3, #0
 80007e0:	60fb      	str	r3, [r7, #12]
	uint8_t isNewString = 0;
 80007e2:	2300      	movs	r3, #0
 80007e4:	71fb      	strb	r3, [r7, #7]
	if (pos != old_pos)
 80007e6:	4b41      	ldr	r3, [pc, #260]	; (80008ec <ucParseUserString+0x114>)
 80007e8:	681a      	ldr	r2, [r3, #0]
 80007ea:	4b41      	ldr	r3, [pc, #260]	; (80008f0 <ucParseUserString+0x118>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	429a      	cmp	r2, r3
 80007f0:	d06c      	beq.n	80008cc <ucParseUserString+0xf4>
	{ /* Check change in received data */
		printVar(pos);
 80007f2:	4b3e      	ldr	r3, [pc, #248]	; (80008ec <ucParseUserString+0x114>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	461a      	mov	r2, r3
 80007f8:	493e      	ldr	r1, [pc, #248]	; (80008f4 <ucParseUserString+0x11c>)
 80007fa:	483f      	ldr	r0, [pc, #252]	; (80008f8 <ucParseUserString+0x120>)
 80007fc:	f002 f9c4 	bl	8002b88 <siprintf>
 8000800:	493d      	ldr	r1, [pc, #244]	; (80008f8 <ucParseUserString+0x120>)
 8000802:	483e      	ldr	r0, [pc, #248]	; (80008fc <ucParseUserString+0x124>)
 8000804:	f000 f9d0 	bl	8000ba8 <vUARTSend>
		endln;
 8000808:	493d      	ldr	r1, [pc, #244]	; (8000900 <ucParseUserString+0x128>)
 800080a:	483c      	ldr	r0, [pc, #240]	; (80008fc <ucParseUserString+0x124>)
 800080c:	f000 f9cc 	bl	8000ba8 <vUARTSend>
		isNewString = 1;
 8000810:	2301      	movs	r3, #1
 8000812:	71fb      	strb	r3, [r7, #7]
		memset(ucUserString, 0, UART_RX_BUFFER_SIZE);
 8000814:	2264      	movs	r2, #100	; 0x64
 8000816:	2100      	movs	r1, #0
 8000818:	483a      	ldr	r0, [pc, #232]	; (8000904 <ucParseUserString+0x12c>)
 800081a:	f002 f9ad 	bl	8002b78 <memset>
		if (pos > old_pos)
 800081e:	4b33      	ldr	r3, [pc, #204]	; (80008ec <ucParseUserString+0x114>)
 8000820:	681a      	ldr	r2, [r3, #0]
 8000822:	4b33      	ldr	r3, [pc, #204]	; (80008f0 <ucParseUserString+0x118>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	429a      	cmp	r2, r3
 8000828:	d919      	bls.n	800085e <ucParseUserString+0x86>
			// print("User string (pos > old_pos): ");
			// vUSART_ProcessData((uint8_t *)(UART_Buffer + old_pos),
			// 				   pos - old_pos);
			// endln;

			for (i = old_pos; i < pos; i++)
 800082a:	4b31      	ldr	r3, [pc, #196]	; (80008f0 <ucParseUserString+0x118>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	60bb      	str	r3, [r7, #8]
 8000830:	e00f      	b.n	8000852 <ucParseUserString+0x7a>
			{
				ucUserString[index] = UART_Buffer[i];
 8000832:	4a35      	ldr	r2, [pc, #212]	; (8000908 <ucParseUserString+0x130>)
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	4413      	add	r3, r2
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	b2d9      	uxtb	r1, r3
 800083c:	4a31      	ldr	r2, [pc, #196]	; (8000904 <ucParseUserString+0x12c>)
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	4413      	add	r3, r2
 8000842:	460a      	mov	r2, r1
 8000844:	701a      	strb	r2, [r3, #0]
				index++;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	3301      	adds	r3, #1
 800084a:	60fb      	str	r3, [r7, #12]
			for (i = old_pos; i < pos; i++)
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	3301      	adds	r3, #1
 8000850:	60bb      	str	r3, [r7, #8]
 8000852:	4b26      	ldr	r3, [pc, #152]	; (80008ec <ucParseUserString+0x114>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	68ba      	ldr	r2, [r7, #8]
 8000858:	429a      	cmp	r2, r3
 800085a:	d3ea      	bcc.n	8000832 <ucParseUserString+0x5a>
 800085c:	e032      	b.n	80008c4 <ucParseUserString+0xec>
			// vUSART_ProcessData((uint8_t *)(UART_Buffer + old_pos),
			// 				   UART_RX_BUFFER_SIZE - old_pos);
			// vUSART_ProcessData((uint8_t *)(UART_Buffer + 0), pos);
			// endln;

			for (i = old_pos; i < UART_RX_BUFFER_SIZE; i++)
 800085e:	4b24      	ldr	r3, [pc, #144]	; (80008f0 <ucParseUserString+0x118>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	60bb      	str	r3, [r7, #8]
 8000864:	e00f      	b.n	8000886 <ucParseUserString+0xae>
			{
				ucUserString[index] = UART_Buffer[i];
 8000866:	4a28      	ldr	r2, [pc, #160]	; (8000908 <ucParseUserString+0x130>)
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	4413      	add	r3, r2
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	b2d9      	uxtb	r1, r3
 8000870:	4a24      	ldr	r2, [pc, #144]	; (8000904 <ucParseUserString+0x12c>)
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	4413      	add	r3, r2
 8000876:	460a      	mov	r2, r1
 8000878:	701a      	strb	r2, [r3, #0]
				index++;
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	3301      	adds	r3, #1
 800087e:	60fb      	str	r3, [r7, #12]
			for (i = old_pos; i < UART_RX_BUFFER_SIZE; i++)
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	3301      	adds	r3, #1
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	2b63      	cmp	r3, #99	; 0x63
 800088a:	d9ec      	bls.n	8000866 <ucParseUserString+0x8e>
			}
			for (i = 0; i < pos; i++)
 800088c:	2300      	movs	r3, #0
 800088e:	60bb      	str	r3, [r7, #8]
 8000890:	e00f      	b.n	80008b2 <ucParseUserString+0xda>
			{
				ucUserString[index] = UART_Buffer[i];
 8000892:	4a1d      	ldr	r2, [pc, #116]	; (8000908 <ucParseUserString+0x130>)
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	4413      	add	r3, r2
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	b2d9      	uxtb	r1, r3
 800089c:	4a19      	ldr	r2, [pc, #100]	; (8000904 <ucParseUserString+0x12c>)
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	4413      	add	r3, r2
 80008a2:	460a      	mov	r2, r1
 80008a4:	701a      	strb	r2, [r3, #0]
				index++;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	3301      	adds	r3, #1
 80008aa:	60fb      	str	r3, [r7, #12]
			for (i = 0; i < pos; i++)
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	3301      	adds	r3, #1
 80008b0:	60bb      	str	r3, [r7, #8]
 80008b2:	4b0e      	ldr	r3, [pc, #56]	; (80008ec <ucParseUserString+0x114>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	68ba      	ldr	r2, [r7, #8]
 80008b8:	429a      	cmp	r2, r3
 80008ba:	d3ea      	bcc.n	8000892 <ucParseUserString+0xba>
			}
			endln;
 80008bc:	4910      	ldr	r1, [pc, #64]	; (8000900 <ucParseUserString+0x128>)
 80008be:	480f      	ldr	r0, [pc, #60]	; (80008fc <ucParseUserString+0x124>)
 80008c0:	f000 f972 	bl	8000ba8 <vUARTSend>
		}
		old_pos = pos; /* Save current position as old */
 80008c4:	4b09      	ldr	r3, [pc, #36]	; (80008ec <ucParseUserString+0x114>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a09      	ldr	r2, [pc, #36]	; (80008f0 <ucParseUserString+0x118>)
 80008ca:	6013      	str	r3, [r2, #0]
	}
	/* Check and manually update if we reached end of buffer */
	if (old_pos == UART_RX_BUFFER_SIZE)
 80008cc:	4b08      	ldr	r3, [pc, #32]	; (80008f0 <ucParseUserString+0x118>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	2b64      	cmp	r3, #100	; 0x64
 80008d2:	d106      	bne.n	80008e2 <ucParseUserString+0x10a>
	{
		endln;
 80008d4:	490a      	ldr	r1, [pc, #40]	; (8000900 <ucParseUserString+0x128>)
 80008d6:	4809      	ldr	r0, [pc, #36]	; (80008fc <ucParseUserString+0x124>)
 80008d8:	f000 f966 	bl	8000ba8 <vUARTSend>
		old_pos = 0;
 80008dc:	4b04      	ldr	r3, [pc, #16]	; (80008f0 <ucParseUserString+0x118>)
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
	}
	return isNewString;
 80008e2:	79fb      	ldrb	r3, [r7, #7]
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3710      	adds	r7, #16
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	2000010c 	.word	0x2000010c
 80008f0:	20000098 	.word	0x20000098
 80008f4:	08003400 	.word	0x08003400
 80008f8:	20000110 	.word	0x20000110
 80008fc:	40004400 	.word	0x40004400
 8000900:	08003414 	.word	0x08003414
 8000904:	200000a8 	.word	0x200000a8
 8000908:	20000174 	.word	0x20000174

0800090c <vCompareString>:
 * 
 * @param str 
 * @return int8_t value: 1 if src > des, 0 if src == des, -1 if src < des
 */
void vCompareString(uint8_t *str)
{
 800090c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
	if (IsString(str, "led3 1\r"))
 8000914:	4977      	ldr	r1, [pc, #476]	; (8000af4 <vCompareString+0x1e8>)
 8000916:	6878      	ldr	r0, [r7, #4]
 8000918:	f7ff fc18 	bl	800014c <strcmp>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d106      	bne.n	8000930 <vCompareString+0x24>
	{
		onLed3;
 8000922:	2200      	movs	r2, #0
 8000924:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000928:	4873      	ldr	r0, [pc, #460]	; (8000af8 <vCompareString+0x1ec>)
 800092a:	f000 fe87 	bl	800163c <HAL_GPIO_WritePin>
		return;
 800092e:	e0de      	b.n	8000aee <vCompareString+0x1e2>
	}
	if (IsString(str, "led3 0\r"))
 8000930:	4972      	ldr	r1, [pc, #456]	; (8000afc <vCompareString+0x1f0>)
 8000932:	6878      	ldr	r0, [r7, #4]
 8000934:	f7ff fc0a 	bl	800014c <strcmp>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d106      	bne.n	800094c <vCompareString+0x40>
	{
		offLed3;
 800093e:	2201      	movs	r2, #1
 8000940:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000944:	486c      	ldr	r0, [pc, #432]	; (8000af8 <vCompareString+0x1ec>)
 8000946:	f000 fe79 	bl	800163c <HAL_GPIO_WritePin>
		return;
 800094a:	e0d0      	b.n	8000aee <vCompareString+0x1e2>
	}
	if (IsString(str, "led2 1\r"))
 800094c:	496c      	ldr	r1, [pc, #432]	; (8000b00 <vCompareString+0x1f4>)
 800094e:	6878      	ldr	r0, [r7, #4]
 8000950:	f7ff fbfc 	bl	800014c <strcmp>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d106      	bne.n	8000968 <vCompareString+0x5c>
	{

		onLed2;
 800095a:	2200      	movs	r2, #0
 800095c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000960:	4865      	ldr	r0, [pc, #404]	; (8000af8 <vCompareString+0x1ec>)
 8000962:	f000 fe6b 	bl	800163c <HAL_GPIO_WritePin>
		return;
 8000966:	e0c2      	b.n	8000aee <vCompareString+0x1e2>
	}
	if (IsString(str, "led2 0\rn"))
 8000968:	4966      	ldr	r1, [pc, #408]	; (8000b04 <vCompareString+0x1f8>)
 800096a:	6878      	ldr	r0, [r7, #4]
 800096c:	f7ff fbee 	bl	800014c <strcmp>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d106      	bne.n	8000984 <vCompareString+0x78>
	{
		offLed2;
 8000976:	2201      	movs	r2, #1
 8000978:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800097c:	485e      	ldr	r0, [pc, #376]	; (8000af8 <vCompareString+0x1ec>)
 800097e:	f000 fe5d 	bl	800163c <HAL_GPIO_WritePin>
		return;
 8000982:	e0b4      	b.n	8000aee <vCompareString+0x1e2>
	}
	if (IsString(str, "leds 1\r"))
 8000984:	4960      	ldr	r1, [pc, #384]	; (8000b08 <vCompareString+0x1fc>)
 8000986:	6878      	ldr	r0, [r7, #4]
 8000988:	f7ff fbe0 	bl	800014c <strcmp>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d117      	bne.n	80009c2 <vCompareString+0xb6>
	{
		onAllLed;
 8000992:	2200      	movs	r2, #0
 8000994:	2120      	movs	r1, #32
 8000996:	485d      	ldr	r0, [pc, #372]	; (8000b0c <vCompareString+0x200>)
 8000998:	f000 fe50 	bl	800163c <HAL_GPIO_WritePin>
 800099c:	2200      	movs	r2, #0
 800099e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009a2:	4855      	ldr	r0, [pc, #340]	; (8000af8 <vCompareString+0x1ec>)
 80009a4:	f000 fe4a 	bl	800163c <HAL_GPIO_WritePin>
 80009a8:	2200      	movs	r2, #0
 80009aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009ae:	4852      	ldr	r0, [pc, #328]	; (8000af8 <vCompareString+0x1ec>)
 80009b0:	f000 fe44 	bl	800163c <HAL_GPIO_WritePin>
 80009b4:	2200      	movs	r2, #0
 80009b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ba:	4854      	ldr	r0, [pc, #336]	; (8000b0c <vCompareString+0x200>)
 80009bc:	f000 fe3e 	bl	800163c <HAL_GPIO_WritePin>
		return;
 80009c0:	e095      	b.n	8000aee <vCompareString+0x1e2>
	}
	if (IsString(str, "leds 0\r"))
 80009c2:	4953      	ldr	r1, [pc, #332]	; (8000b10 <vCompareString+0x204>)
 80009c4:	6878      	ldr	r0, [r7, #4]
 80009c6:	f7ff fbc1 	bl	800014c <strcmp>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d117      	bne.n	8000a00 <vCompareString+0xf4>
	{
		offAllLed;
 80009d0:	2201      	movs	r2, #1
 80009d2:	2120      	movs	r1, #32
 80009d4:	484d      	ldr	r0, [pc, #308]	; (8000b0c <vCompareString+0x200>)
 80009d6:	f000 fe31 	bl	800163c <HAL_GPIO_WritePin>
 80009da:	2201      	movs	r2, #1
 80009dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009e0:	4845      	ldr	r0, [pc, #276]	; (8000af8 <vCompareString+0x1ec>)
 80009e2:	f000 fe2b 	bl	800163c <HAL_GPIO_WritePin>
 80009e6:	2201      	movs	r2, #1
 80009e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009ec:	4842      	ldr	r0, [pc, #264]	; (8000af8 <vCompareString+0x1ec>)
 80009ee:	f000 fe25 	bl	800163c <HAL_GPIO_WritePin>
 80009f2:	2201      	movs	r2, #1
 80009f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009f8:	4844      	ldr	r0, [pc, #272]	; (8000b0c <vCompareString+0x200>)
 80009fa:	f000 fe1f 	bl	800163c <HAL_GPIO_WritePin>
		return;
 80009fe:	e076      	b.n	8000aee <vCompareString+0x1e2>
	}
	if (IsString(str, "help\r"))
 8000a00:	4944      	ldr	r1, [pc, #272]	; (8000b14 <vCompareString+0x208>)
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f7ff fba2 	bl	800014c <strcmp>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d160      	bne.n	8000ad0 <vCompareString+0x1c4>
	{
		endln;
 8000a0e:	4942      	ldr	r1, [pc, #264]	; (8000b18 <vCompareString+0x20c>)
 8000a10:	4842      	ldr	r0, [pc, #264]	; (8000b1c <vCompareString+0x210>)
 8000a12:	f000 f8c9 	bl	8000ba8 <vUARTSend>
		print("---------HELP MENU---------\r\n");
 8000a16:	4a42      	ldr	r2, [pc, #264]	; (8000b20 <vCompareString+0x214>)
 8000a18:	4b42      	ldr	r3, [pc, #264]	; (8000b24 <vCompareString+0x218>)
 8000a1a:	4615      	mov	r5, r2
 8000a1c:	461c      	mov	r4, r3
 8000a1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a20:	6028      	str	r0, [r5, #0]
 8000a22:	6069      	str	r1, [r5, #4]
 8000a24:	60aa      	str	r2, [r5, #8]
 8000a26:	60eb      	str	r3, [r5, #12]
 8000a28:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000a2a:	6128      	str	r0, [r5, #16]
 8000a2c:	6169      	str	r1, [r5, #20]
 8000a2e:	61aa      	str	r2, [r5, #24]
 8000a30:	8823      	ldrh	r3, [r4, #0]
 8000a32:	83ab      	strh	r3, [r5, #28]
 8000a34:	493a      	ldr	r1, [pc, #232]	; (8000b20 <vCompareString+0x214>)
 8000a36:	4839      	ldr	r0, [pc, #228]	; (8000b1c <vCompareString+0x210>)
 8000a38:	f000 f8b6 	bl	8000ba8 <vUARTSend>
		print("leds <state>: control state of all leds\r\n");
 8000a3c:	4b38      	ldr	r3, [pc, #224]	; (8000b20 <vCompareString+0x214>)
 8000a3e:	4a3a      	ldr	r2, [pc, #232]	; (8000b28 <vCompareString+0x21c>)
 8000a40:	4614      	mov	r4, r2
 8000a42:	469c      	mov	ip, r3
 8000a44:	f104 0e20 	add.w	lr, r4, #32
 8000a48:	4665      	mov	r5, ip
 8000a4a:	4626      	mov	r6, r4
 8000a4c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000a4e:	6028      	str	r0, [r5, #0]
 8000a50:	6069      	str	r1, [r5, #4]
 8000a52:	60aa      	str	r2, [r5, #8]
 8000a54:	60eb      	str	r3, [r5, #12]
 8000a56:	3410      	adds	r4, #16
 8000a58:	f10c 0c10 	add.w	ip, ip, #16
 8000a5c:	4574      	cmp	r4, lr
 8000a5e:	d1f3      	bne.n	8000a48 <vCompareString+0x13c>
 8000a60:	4662      	mov	r2, ip
 8000a62:	4623      	mov	r3, r4
 8000a64:	cb03      	ldmia	r3!, {r0, r1}
 8000a66:	6010      	str	r0, [r2, #0]
 8000a68:	6051      	str	r1, [r2, #4]
 8000a6a:	881b      	ldrh	r3, [r3, #0]
 8000a6c:	8113      	strh	r3, [r2, #8]
 8000a6e:	492c      	ldr	r1, [pc, #176]	; (8000b20 <vCompareString+0x214>)
 8000a70:	482a      	ldr	r0, [pc, #168]	; (8000b1c <vCompareString+0x210>)
 8000a72:	f000 f899 	bl	8000ba8 <vUARTSend>
		print("led<x> <state>: control state of led x\r\n");
 8000a76:	4b2a      	ldr	r3, [pc, #168]	; (8000b20 <vCompareString+0x214>)
 8000a78:	4a2c      	ldr	r2, [pc, #176]	; (8000b2c <vCompareString+0x220>)
 8000a7a:	4614      	mov	r4, r2
 8000a7c:	469c      	mov	ip, r3
 8000a7e:	f104 0e20 	add.w	lr, r4, #32
 8000a82:	4665      	mov	r5, ip
 8000a84:	4626      	mov	r6, r4
 8000a86:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000a88:	6028      	str	r0, [r5, #0]
 8000a8a:	6069      	str	r1, [r5, #4]
 8000a8c:	60aa      	str	r2, [r5, #8]
 8000a8e:	60eb      	str	r3, [r5, #12]
 8000a90:	3410      	adds	r4, #16
 8000a92:	f10c 0c10 	add.w	ip, ip, #16
 8000a96:	4574      	cmp	r4, lr
 8000a98:	d1f3      	bne.n	8000a82 <vCompareString+0x176>
 8000a9a:	4662      	mov	r2, ip
 8000a9c:	4623      	mov	r3, r4
 8000a9e:	cb03      	ldmia	r3!, {r0, r1}
 8000aa0:	6010      	str	r0, [r2, #0]
 8000aa2:	6051      	str	r1, [r2, #4]
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	7213      	strb	r3, [r2, #8]
 8000aa8:	491d      	ldr	r1, [pc, #116]	; (8000b20 <vCompareString+0x214>)
 8000aaa:	481c      	ldr	r0, [pc, #112]	; (8000b1c <vCompareString+0x210>)
 8000aac:	f000 f87c 	bl	8000ba8 <vUARTSend>
		print("1: ON, 0: OFF\r\n\r\n");
 8000ab0:	4a1b      	ldr	r2, [pc, #108]	; (8000b20 <vCompareString+0x214>)
 8000ab2:	4b1f      	ldr	r3, [pc, #124]	; (8000b30 <vCompareString+0x224>)
 8000ab4:	4615      	mov	r5, r2
 8000ab6:	461c      	mov	r4, r3
 8000ab8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000aba:	6028      	str	r0, [r5, #0]
 8000abc:	6069      	str	r1, [r5, #4]
 8000abe:	60aa      	str	r2, [r5, #8]
 8000ac0:	60eb      	str	r3, [r5, #12]
 8000ac2:	8823      	ldrh	r3, [r4, #0]
 8000ac4:	822b      	strh	r3, [r5, #16]
 8000ac6:	4916      	ldr	r1, [pc, #88]	; (8000b20 <vCompareString+0x214>)
 8000ac8:	4814      	ldr	r0, [pc, #80]	; (8000b1c <vCompareString+0x210>)
 8000aca:	f000 f86d 	bl	8000ba8 <vUARTSend>
		return;
 8000ace:	e00e      	b.n	8000aee <vCompareString+0x1e2>
	}
	print("Unknown Command\r\n");
 8000ad0:	4a13      	ldr	r2, [pc, #76]	; (8000b20 <vCompareString+0x214>)
 8000ad2:	4b18      	ldr	r3, [pc, #96]	; (8000b34 <vCompareString+0x228>)
 8000ad4:	4615      	mov	r5, r2
 8000ad6:	461c      	mov	r4, r3
 8000ad8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ada:	6028      	str	r0, [r5, #0]
 8000adc:	6069      	str	r1, [r5, #4]
 8000ade:	60aa      	str	r2, [r5, #8]
 8000ae0:	60eb      	str	r3, [r5, #12]
 8000ae2:	8823      	ldrh	r3, [r4, #0]
 8000ae4:	822b      	strh	r3, [r5, #16]
 8000ae6:	490e      	ldr	r1, [pc, #56]	; (8000b20 <vCompareString+0x214>)
 8000ae8:	480c      	ldr	r0, [pc, #48]	; (8000b1c <vCompareString+0x210>)
 8000aea:	f000 f85d 	bl	8000ba8 <vUARTSend>
}
 8000aee:	370c      	adds	r7, #12
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000af4:	08003418 	.word	0x08003418
 8000af8:	40010800 	.word	0x40010800
 8000afc:	08003420 	.word	0x08003420
 8000b00:	08003428 	.word	0x08003428
 8000b04:	08003430 	.word	0x08003430
 8000b08:	0800343c 	.word	0x0800343c
 8000b0c:	40010c00 	.word	0x40010c00
 8000b10:	08003444 	.word	0x08003444
 8000b14:	0800344c 	.word	0x0800344c
 8000b18:	08003414 	.word	0x08003414
 8000b1c:	40004400 	.word	0x40004400
 8000b20:	20000110 	.word	0x20000110
 8000b24:	08003454 	.word	0x08003454
 8000b28:	08003474 	.word	0x08003474
 8000b2c:	080034a0 	.word	0x080034a0
 8000b30:	080034cc 	.word	0x080034cc
 8000b34:	080034e0 	.word	0x080034e0

08000b38 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a04      	ldr	r2, [pc, #16]	; (8000b58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d101      	bne.n	8000b4e <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000b4a:	f000 fb21 	bl	8001190 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40000800 	.word	0x40000800

08000b5c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000b60:	bf00      	nop
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bc80      	pop	{r7}
 8000b66:	4770      	bx	lr

08000b68 <LL_USART_IsActiveFlag_TC>:
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b78:	2b40      	cmp	r3, #64	; 0x40
 8000b7a:	bf0c      	ite	eq
 8000b7c:	2301      	moveq	r3, #1
 8000b7e:	2300      	movne	r3, #0
 8000b80:	b2db      	uxtb	r3, r3
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	370c      	adds	r7, #12
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bc80      	pop	{r7}
 8000b8a:	4770      	bx	lr

08000b8c <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	460b      	mov	r3, r1
 8000b96:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8000b98:	78fa      	ldrb	r2, [r7, #3]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	605a      	str	r2, [r3, #4]
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bc80      	pop	{r7}
 8000ba6:	4770      	bx	lr

08000ba8 <vUARTSend>:
}
#endif /*  configHAL_UART */

#if defined(configLL_UART)

void vUARTSend(USART_TypeDef *USARTx, uint8_t *String) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	6039      	str	r1, [r7, #0]
	uint32_t ulStringLen = 0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	617b      	str	r3, [r7, #20]
	uint32_t i = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	613b      	str	r3, [r7, #16]
	uint32_t ulBlockTime = 10000;
 8000bba:	f242 7310 	movw	r3, #10000	; 0x2710
 8000bbe:	60fb      	str	r3, [r7, #12]
	ulStringLen = strlen((char*) String);
 8000bc0:	6838      	ldr	r0, [r7, #0]
 8000bc2:	f7ff facd 	bl	8000160 <strlen>
 8000bc6:	6178      	str	r0, [r7, #20]

	while (ulStringLen) {
 8000bc8:	e01a      	b.n	8000c00 <vUARTSend+0x58>
		LL_USART_TransmitData8(USARTx, (uint8_t) String[i]);
 8000bca:	683a      	ldr	r2, [r7, #0]
 8000bcc:	693b      	ldr	r3, [r7, #16]
 8000bce:	4413      	add	r3, r2
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	6878      	ldr	r0, [r7, #4]
 8000bd6:	f7ff ffd9 	bl	8000b8c <LL_USART_TransmitData8>
		i++;
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	613b      	str	r3, [r7, #16]
        ulStringLen--;
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	3b01      	subs	r3, #1
 8000be4:	617b      	str	r3, [r7, #20]
        /* Check if transfer 1 byte completed */
		while (!LL_USART_IsActiveFlag_TC(USARTx)) {
 8000be6:	e005      	b.n	8000bf4 <vUARTSend+0x4c>
			if ((ulBlockTime--) == 0)
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	1e5a      	subs	r2, r3, #1
 8000bec:	60fa      	str	r2, [r7, #12]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d100      	bne.n	8000bf4 <vUARTSend+0x4c>
				break;
 8000bf2:	e005      	b.n	8000c00 <vUARTSend+0x58>
		while (!LL_USART_IsActiveFlag_TC(USARTx)) {
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f7ff ffb7 	bl	8000b68 <LL_USART_IsActiveFlag_TC>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d0f3      	beq.n	8000be8 <vUARTSend+0x40>
	while (ulStringLen) {
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d1e1      	bne.n	8000bca <vUARTSend+0x22>
		}
	}
}
 8000c06:	bf00      	nop
 8000c08:	3718      	adds	r7, #24
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
	...

08000c10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b085      	sub	sp, #20
 8000c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c16:	4b15      	ldr	r3, [pc, #84]	; (8000c6c <HAL_MspInit+0x5c>)
 8000c18:	699b      	ldr	r3, [r3, #24]
 8000c1a:	4a14      	ldr	r2, [pc, #80]	; (8000c6c <HAL_MspInit+0x5c>)
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	6193      	str	r3, [r2, #24]
 8000c22:	4b12      	ldr	r3, [pc, #72]	; (8000c6c <HAL_MspInit+0x5c>)
 8000c24:	699b      	ldr	r3, [r3, #24]
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	60bb      	str	r3, [r7, #8]
 8000c2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c2e:	4b0f      	ldr	r3, [pc, #60]	; (8000c6c <HAL_MspInit+0x5c>)
 8000c30:	69db      	ldr	r3, [r3, #28]
 8000c32:	4a0e      	ldr	r2, [pc, #56]	; (8000c6c <HAL_MspInit+0x5c>)
 8000c34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c38:	61d3      	str	r3, [r2, #28]
 8000c3a:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <HAL_MspInit+0x5c>)
 8000c3c:	69db      	ldr	r3, [r3, #28]
 8000c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c46:	4b0a      	ldr	r3, [pc, #40]	; (8000c70 <HAL_MspInit+0x60>)
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000c52:	60fb      	str	r3, [r7, #12]
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	4a04      	ldr	r2, [pc, #16]	; (8000c70 <HAL_MspInit+0x60>)
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c62:	bf00      	nop
 8000c64:	3714      	adds	r7, #20
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bc80      	pop	{r7}
 8000c6a:	4770      	bx	lr
 8000c6c:	40021000 	.word	0x40021000
 8000c70:	40010000 	.word	0x40010000

08000c74 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b08c      	sub	sp, #48	; 0x30
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000c80:	2300      	movs	r3, #0
 8000c82:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8000c84:	2200      	movs	r2, #0
 8000c86:	6879      	ldr	r1, [r7, #4]
 8000c88:	201e      	movs	r0, #30
 8000c8a:	f000 fb52 	bl	8001332 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000c8e:	201e      	movs	r0, #30
 8000c90:	f000 fb6b 	bl	800136a <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000c94:	4b1f      	ldr	r3, [pc, #124]	; (8000d14 <HAL_InitTick+0xa0>)
 8000c96:	69db      	ldr	r3, [r3, #28]
 8000c98:	4a1e      	ldr	r2, [pc, #120]	; (8000d14 <HAL_InitTick+0xa0>)
 8000c9a:	f043 0304 	orr.w	r3, r3, #4
 8000c9e:	61d3      	str	r3, [r2, #28]
 8000ca0:	4b1c      	ldr	r3, [pc, #112]	; (8000d14 <HAL_InitTick+0xa0>)
 8000ca2:	69db      	ldr	r3, [r3, #28]
 8000ca4:	f003 0304 	and.w	r3, r3, #4
 8000ca8:	60fb      	str	r3, [r7, #12]
 8000caa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cac:	f107 0210 	add.w	r2, r7, #16
 8000cb0:	f107 0314 	add.w	r3, r7, #20
 8000cb4:	4611      	mov	r1, r2
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f001 f8fc 	bl	8001eb4 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000cbc:	f001 f8e6 	bl	8001e8c <HAL_RCC_GetPCLK1Freq>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	005b      	lsls	r3, r3, #1
 8000cc4:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cc8:	4a13      	ldr	r2, [pc, #76]	; (8000d18 <HAL_InitTick+0xa4>)
 8000cca:	fba2 2303 	umull	r2, r3, r2, r3
 8000cce:	0c9b      	lsrs	r3, r3, #18
 8000cd0:	3b01      	subs	r3, #1
 8000cd2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000cd4:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <HAL_InitTick+0xa8>)
 8000cd6:	4a12      	ldr	r2, [pc, #72]	; (8000d20 <HAL_InitTick+0xac>)
 8000cd8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 8000cda:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <HAL_InitTick+0xa8>)
 8000cdc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ce0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000ce2:	4a0e      	ldr	r2, [pc, #56]	; (8000d1c <HAL_InitTick+0xa8>)
 8000ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ce6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000ce8:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <HAL_InitTick+0xa8>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cee:	4b0b      	ldr	r3, [pc, #44]	; (8000d1c <HAL_InitTick+0xa8>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8000cf4:	4809      	ldr	r0, [pc, #36]	; (8000d1c <HAL_InitTick+0xa8>)
 8000cf6:	f001 f92b 	bl	8001f50 <HAL_TIM_Base_Init>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d104      	bne.n	8000d0a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8000d00:	4806      	ldr	r0, [pc, #24]	; (8000d1c <HAL_InitTick+0xa8>)
 8000d02:	f001 f959 	bl	8001fb8 <HAL_TIM_Base_Start_IT>
 8000d06:	4603      	mov	r3, r0
 8000d08:	e000      	b.n	8000d0c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000d0a:	2301      	movs	r3, #1
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3730      	adds	r7, #48	; 0x30
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	40021000 	.word	0x40021000
 8000d18:	431bde83 	.word	0x431bde83
 8000d1c:	200001d8 	.word	0x200001d8
 8000d20:	40000800 	.word	0x40000800

08000d24 <LL_DMA_IsActiveFlag_TC6>:
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d34:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000d38:	bf0c      	ite	eq
 8000d3a:	2301      	moveq	r3, #1
 8000d3c:	2300      	movne	r3, #0
 8000d3e:	b2db      	uxtb	r3, r3
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bc80      	pop	{r7}
 8000d48:	4770      	bx	lr

08000d4a <LL_DMA_IsActiveFlag_TC7>:
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	b083      	sub	sp, #12
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000d5e:	bf0c      	ite	eq
 8000d60:	2301      	moveq	r3, #1
 8000d62:	2300      	movne	r3, #0
 8000d64:	b2db      	uxtb	r3, r3
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bc80      	pop	{r7}
 8000d6e:	4770      	bx	lr

08000d70 <LL_DMA_IsActiveFlag_HT6>:
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000d84:	bf0c      	ite	eq
 8000d86:	2301      	moveq	r3, #1
 8000d88:	2300      	movne	r3, #0
 8000d8a:	b2db      	uxtb	r3, r3
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	370c      	adds	r7, #12
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bc80      	pop	{r7}
 8000d94:	4770      	bx	lr

08000d96 <LL_DMA_ClearFlag_TC6>:
{
 8000d96:	b480      	push	{r7}
 8000d98:	b083      	sub	sp, #12
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000da4:	605a      	str	r2, [r3, #4]
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bc80      	pop	{r7}
 8000dae:	4770      	bx	lr

08000db0 <LL_DMA_ClearFlag_HT6>:
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000dbe:	605a      	str	r2, [r3, #4]
}
 8000dc0:	bf00      	nop
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bc80      	pop	{r7}
 8000dc8:	4770      	bx	lr
	...

08000dcc <LL_DMA_IsEnabledIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	3b01      	subs	r3, #1
 8000dda:	4a09      	ldr	r2, [pc, #36]	; (8000e00 <LL_DMA_IsEnabledIT_TC+0x34>)
 8000ddc:	5cd3      	ldrb	r3, [r2, r3]
 8000dde:	461a      	mov	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4413      	add	r3, r2
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f003 0302 	and.w	r3, r3, #2
                   DMA_CCR_TCIE) == (DMA_CCR_TCIE));
 8000dea:	2b02      	cmp	r3, #2
 8000dec:	bf0c      	ite	eq
 8000dee:	2301      	moveq	r3, #1
 8000df0:	2300      	movne	r3, #0
 8000df2:	b2db      	uxtb	r3, r3
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bc80      	pop	{r7}
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	08003550 	.word	0x08003550

08000e04 <LL_DMA_IsEnabledIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	3b01      	subs	r3, #1
 8000e12:	4a09      	ldr	r2, [pc, #36]	; (8000e38 <LL_DMA_IsEnabledIT_HT+0x34>)
 8000e14:	5cd3      	ldrb	r3, [r2, r3]
 8000e16:	461a      	mov	r2, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f003 0304 	and.w	r3, r3, #4
                   DMA_CCR_HTIE) == (DMA_CCR_HTIE));
 8000e22:	2b04      	cmp	r3, #4
 8000e24:	bf0c      	ite	eq
 8000e26:	2301      	moveq	r3, #1
 8000e28:	2300      	movne	r3, #0
 8000e2a:	b2db      	uxtb	r3, r3
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bc80      	pop	{r7}
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	08003550 	.word	0x08003550

08000e3c <LL_USART_IsActiveFlag_IDLE>:
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_IDLE) == (USART_SR_IDLE));
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f003 0310 	and.w	r3, r3, #16
 8000e4c:	2b10      	cmp	r3, #16
 8000e4e:	bf0c      	ite	eq
 8000e50:	2301      	moveq	r3, #1
 8000e52:	2300      	movne	r3, #0
 8000e54:	b2db      	uxtb	r3, r3
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bc80      	pop	{r7}
 8000e5e:	4770      	bx	lr

08000e60 <LL_USART_ClearFlag_IDLE>:
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8000e76:	68fb      	ldr	r3, [r7, #12]
}
 8000e78:	bf00      	nop
 8000e7a:	3714      	adds	r7, #20
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bc80      	pop	{r7}
 8000e80:	4770      	bx	lr

08000e82 <LL_USART_IsEnabledIT_IDLE>:
{
 8000e82:	b480      	push	{r7}
 8000e84:	b083      	sub	sp, #12
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE));
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	f003 0310 	and.w	r3, r3, #16
 8000e92:	2b10      	cmp	r3, #16
 8000e94:	bf0c      	ite	eq
 8000e96:	2301      	moveq	r3, #1
 8000e98:	2300      	movne	r3, #0
 8000e9a:	b2db      	uxtb	r3, r3
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	370c      	adds	r7, #12
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bc80      	pop	{r7}
 8000ea4:	4770      	bx	lr

08000ea6 <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	af00      	add	r7, sp, #0

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */

	/* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bc80      	pop	{r7}
 8000eb0:	4770      	bx	lr

08000eb2 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8000eb6:	e7fe      	b.n	8000eb6 <HardFault_Handler+0x4>

08000eb8 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 8000ebc:	e7fe      	b.n	8000ebc <MemManage_Handler+0x4>

08000ebe <BusFault_Handler>:

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8000ebe:	b480      	push	{r7}
 8000ec0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 8000ec2:	e7fe      	b.n	8000ec2 <BusFault_Handler+0x4>

08000ec4 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 8000ec8:	e7fe      	b.n	8000ec8 <UsageFault_Handler+0x4>

08000eca <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 8000eca:	b480      	push	{r7}
 8000ecc:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8000ece:	bf00      	nop
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bc80      	pop	{r7}
 8000ed4:	4770      	bx	lr

08000ed6 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bc80      	pop	{r7}
 8000ee0:	4770      	bx	lr

08000ee2 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bc80      	pop	{r7}
 8000eec:	4770      	bx	lr

08000eee <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 8000eee:	b480      	push	{r7}
 8000ef0:	af00      	add	r7, sp, #0

	/* USER CODE END SysTick_IRQn 0 */
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bc80      	pop	{r7}
 8000ef8:	4770      	bx	lr
	...

08000efc <DMA1_Channel6_IRQHandler>:

/**
 * @brief This function handles DMA1 channel6 global interrupt.
 */
void DMA1_Channel6_IRQHandler(void)
{
 8000efc:	b5b0      	push	{r4, r5, r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
	if (LL_DMA_IsEnabledIT_HT(DMA1, LL_DMA_CHANNEL_6) && LL_DMA_IsActiveFlag_HT6(DMA1))
 8000f00:	2106      	movs	r1, #6
 8000f02:	4824      	ldr	r0, [pc, #144]	; (8000f94 <DMA1_Channel6_IRQHandler+0x98>)
 8000f04:	f7ff ff7e 	bl	8000e04 <LL_DMA_IsEnabledIT_HT>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d01c      	beq.n	8000f48 <DMA1_Channel6_IRQHandler+0x4c>
 8000f0e:	4821      	ldr	r0, [pc, #132]	; (8000f94 <DMA1_Channel6_IRQHandler+0x98>)
 8000f10:	f7ff ff2e 	bl	8000d70 <LL_DMA_IsActiveFlag_HT6>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d016      	beq.n	8000f48 <DMA1_Channel6_IRQHandler+0x4c>
	{
		LL_DMA_ClearFlag_HT6(DMA1); /* Clear half-transfer complete flag */
 8000f1a:	481e      	ldr	r0, [pc, #120]	; (8000f94 <DMA1_Channel6_IRQHandler+0x98>)
 8000f1c:	f7ff ff48 	bl	8000db0 <LL_DMA_ClearFlag_HT6>
		print("-------HT-------\r\n");
 8000f20:	4a1d      	ldr	r2, [pc, #116]	; (8000f98 <DMA1_Channel6_IRQHandler+0x9c>)
 8000f22:	4b1e      	ldr	r3, [pc, #120]	; (8000f9c <DMA1_Channel6_IRQHandler+0xa0>)
 8000f24:	4615      	mov	r5, r2
 8000f26:	461c      	mov	r4, r3
 8000f28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f2a:	6028      	str	r0, [r5, #0]
 8000f2c:	6069      	str	r1, [r5, #4]
 8000f2e:	60aa      	str	r2, [r5, #8]
 8000f30:	60eb      	str	r3, [r5, #12]
 8000f32:	8823      	ldrh	r3, [r4, #0]
 8000f34:	78a2      	ldrb	r2, [r4, #2]
 8000f36:	822b      	strh	r3, [r5, #16]
 8000f38:	4613      	mov	r3, r2
 8000f3a:	74ab      	strb	r3, [r5, #18]
 8000f3c:	4916      	ldr	r1, [pc, #88]	; (8000f98 <DMA1_Channel6_IRQHandler+0x9c>)
 8000f3e:	4818      	ldr	r0, [pc, #96]	; (8000fa0 <DMA1_Channel6_IRQHandler+0xa4>)
 8000f40:	f7ff fe32 	bl	8000ba8 <vUARTSend>
		vUSART_Check(); /* Check for data to process */
 8000f44:	f7ff fc30 	bl	80007a8 <vUSART_Check>
	}

	/* Check transfer-complete interrupt */
	if (LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_CHANNEL_6) && LL_DMA_IsActiveFlag_TC6(DMA1))
 8000f48:	2106      	movs	r1, #6
 8000f4a:	4812      	ldr	r0, [pc, #72]	; (8000f94 <DMA1_Channel6_IRQHandler+0x98>)
 8000f4c:	f7ff ff3e 	bl	8000dcc <LL_DMA_IsEnabledIT_TC>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d01c      	beq.n	8000f90 <DMA1_Channel6_IRQHandler+0x94>
 8000f56:	480f      	ldr	r0, [pc, #60]	; (8000f94 <DMA1_Channel6_IRQHandler+0x98>)
 8000f58:	f7ff fee4 	bl	8000d24 <LL_DMA_IsActiveFlag_TC6>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d016      	beq.n	8000f90 <DMA1_Channel6_IRQHandler+0x94>
	{
		LL_DMA_ClearFlag_TC6(DMA1); /* Clear transfer complete flag */
 8000f62:	480c      	ldr	r0, [pc, #48]	; (8000f94 <DMA1_Channel6_IRQHandler+0x98>)
 8000f64:	f7ff ff17 	bl	8000d96 <LL_DMA_ClearFlag_TC6>
		print("-------TC-------\r\n");
 8000f68:	4a0b      	ldr	r2, [pc, #44]	; (8000f98 <DMA1_Channel6_IRQHandler+0x9c>)
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	; (8000fa4 <DMA1_Channel6_IRQHandler+0xa8>)
 8000f6c:	4615      	mov	r5, r2
 8000f6e:	461c      	mov	r4, r3
 8000f70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f72:	6028      	str	r0, [r5, #0]
 8000f74:	6069      	str	r1, [r5, #4]
 8000f76:	60aa      	str	r2, [r5, #8]
 8000f78:	60eb      	str	r3, [r5, #12]
 8000f7a:	8823      	ldrh	r3, [r4, #0]
 8000f7c:	78a2      	ldrb	r2, [r4, #2]
 8000f7e:	822b      	strh	r3, [r5, #16]
 8000f80:	4613      	mov	r3, r2
 8000f82:	74ab      	strb	r3, [r5, #18]
 8000f84:	4904      	ldr	r1, [pc, #16]	; (8000f98 <DMA1_Channel6_IRQHandler+0x9c>)
 8000f86:	4806      	ldr	r0, [pc, #24]	; (8000fa0 <DMA1_Channel6_IRQHandler+0xa4>)
 8000f88:	f7ff fe0e 	bl	8000ba8 <vUARTSend>
		vUSART_Check(); /* Check for data to process */
 8000f8c:	f7ff fc0c 	bl	80007a8 <vUSART_Check>
	// 	DMA1_Channel6->CNDTR = UART_RX_BUFFER_SIZE; /* Set number of bytes to receive */
	// 	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6); /* Start DMA transfer */
	// }

	/* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000f90:	bf00      	nop
 8000f92:	bdb0      	pop	{r4, r5, r7, pc}
 8000f94:	40020000 	.word	0x40020000
 8000f98:	20000110 	.word	0x20000110
 8000f9c:	080034f4 	.word	0x080034f4
 8000fa0:	40004400 	.word	0x40004400
 8000fa4:	08003508 	.word	0x08003508

08000fa8 <DMA1_Channel7_IRQHandler>:

/**
 * @brief This function handles DMA1 channel7 global interrupt.
 */
void DMA1_Channel7_IRQHandler(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
	if (LL_DMA_IsActiveFlag_TC7(DMA1))
 8000fac:	4802      	ldr	r0, [pc, #8]	; (8000fb8 <DMA1_Channel7_IRQHandler+0x10>)
 8000fae:	f7ff fecc 	bl	8000d4a <LL_DMA_IsActiveFlag_TC7>
	/* USER CODE END DMA1_Channel7_IRQn 0 */

	/* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

	/* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40020000 	.word	0x40020000

08000fbc <EXTI9_5_IRQHandler>:

/**
 * @brief This function handles EXTI line[9:5] interrupts.
 */
void EXTI9_5_IRQHandler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI9_5_IRQn 0 */

	/* USER CODE END EXTI9_5_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8000fc0:	2040      	movs	r0, #64	; 0x40
 8000fc2:	f000 fb6b 	bl	800169c <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000fc6:	2080      	movs	r0, #128	; 0x80
 8000fc8:	f000 fb68 	bl	800169c <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000fcc:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000fd0:	f000 fb64 	bl	800169c <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI9_5_IRQn 1 */

	/* USER CODE END EXTI9_5_IRQn 1 */
}
 8000fd4:	bf00      	nop
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <TIM4_IRQHandler>:

/**
 * @brief This function handles TIM4 global interrupt.
 */
void TIM4_IRQHandler(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM4_IRQn 0 */

	/* USER CODE END TIM4_IRQn 0 */
	HAL_TIM_IRQHandler(&htim4);
 8000fdc:	4802      	ldr	r0, [pc, #8]	; (8000fe8 <TIM4_IRQHandler+0x10>)
 8000fde:	f001 f80e 	bl	8001ffe <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM4_IRQn 1 */

	/* USER CODE END TIM4_IRQn 1 */
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	200001d8 	.word	0x200001d8

08000fec <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt.
 */
void USART2_IRQHandler(void)
{
 8000fec:	b5b0      	push	{r4, r5, r7, lr}
 8000fee:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_IRQn 0 */
	if (LL_USART_IsEnabledIT_IDLE(USART2) && LL_USART_IsActiveFlag_IDLE(USART2))
 8000ff0:	4811      	ldr	r0, [pc, #68]	; (8001038 <USART2_IRQHandler+0x4c>)
 8000ff2:	f7ff ff46 	bl	8000e82 <LL_USART_IsEnabledIT_IDLE>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d01b      	beq.n	8001034 <USART2_IRQHandler+0x48>
 8000ffc:	480e      	ldr	r0, [pc, #56]	; (8001038 <USART2_IRQHandler+0x4c>)
 8000ffe:	f7ff ff1d 	bl	8000e3c <LL_USART_IsActiveFlag_IDLE>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d015      	beq.n	8001034 <USART2_IRQHandler+0x48>
	{
		LL_USART_ClearFlag_IDLE(USART2); /* Clear IDLE line flag */
 8001008:	480b      	ldr	r0, [pc, #44]	; (8001038 <USART2_IRQHandler+0x4c>)
 800100a:	f7ff ff29 	bl	8000e60 <LL_USART_ClearFlag_IDLE>
		print("-------IDLE-------\r\n");
 800100e:	4a0b      	ldr	r2, [pc, #44]	; (800103c <USART2_IRQHandler+0x50>)
 8001010:	4b0b      	ldr	r3, [pc, #44]	; (8001040 <USART2_IRQHandler+0x54>)
 8001012:	4615      	mov	r5, r2
 8001014:	461c      	mov	r4, r3
 8001016:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001018:	6028      	str	r0, [r5, #0]
 800101a:	6069      	str	r1, [r5, #4]
 800101c:	60aa      	str	r2, [r5, #8]
 800101e:	60eb      	str	r3, [r5, #12]
 8001020:	6820      	ldr	r0, [r4, #0]
 8001022:	6128      	str	r0, [r5, #16]
 8001024:	7923      	ldrb	r3, [r4, #4]
 8001026:	752b      	strb	r3, [r5, #20]
 8001028:	4904      	ldr	r1, [pc, #16]	; (800103c <USART2_IRQHandler+0x50>)
 800102a:	4803      	ldr	r0, [pc, #12]	; (8001038 <USART2_IRQHandler+0x4c>)
 800102c:	f7ff fdbc 	bl	8000ba8 <vUARTSend>
		vUSART_Check(); /* Check for data to process */
 8001030:	f7ff fbba 	bl	80007a8 <vUSART_Check>
	}
	/* USER CODE END USART2_IRQn 0 */
	/* USER CODE BEGIN USART2_IRQn 1 */

	/* USER CODE END USART2_IRQn 1 */
}
 8001034:	bf00      	nop
 8001036:	bdb0      	pop	{r4, r5, r7, pc}
 8001038:	40004400 	.word	0x40004400
 800103c:	20000110 	.word	0x20000110
 8001040:	0800351c 	.word	0x0800351c

08001044 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800104c:	4a14      	ldr	r2, [pc, #80]	; (80010a0 <_sbrk+0x5c>)
 800104e:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <_sbrk+0x60>)
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001058:	4b13      	ldr	r3, [pc, #76]	; (80010a8 <_sbrk+0x64>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d102      	bne.n	8001066 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001060:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <_sbrk+0x64>)
 8001062:	4a12      	ldr	r2, [pc, #72]	; (80010ac <_sbrk+0x68>)
 8001064:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001066:	4b10      	ldr	r3, [pc, #64]	; (80010a8 <_sbrk+0x64>)
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4413      	add	r3, r2
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	429a      	cmp	r2, r3
 8001072:	d207      	bcs.n	8001084 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001074:	f001 fd56 	bl	8002b24 <__errno>
 8001078:	4602      	mov	r2, r0
 800107a:	230c      	movs	r3, #12
 800107c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800107e:	f04f 33ff 	mov.w	r3, #4294967295
 8001082:	e009      	b.n	8001098 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001084:	4b08      	ldr	r3, [pc, #32]	; (80010a8 <_sbrk+0x64>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800108a:	4b07      	ldr	r3, [pc, #28]	; (80010a8 <_sbrk+0x64>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4413      	add	r3, r2
 8001092:	4a05      	ldr	r2, [pc, #20]	; (80010a8 <_sbrk+0x64>)
 8001094:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001096:	68fb      	ldr	r3, [r7, #12]
}
 8001098:	4618      	mov	r0, r3
 800109a:	3718      	adds	r7, #24
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20005000 	.word	0x20005000
 80010a4:	00000400 	.word	0x00000400
 80010a8:	2000009c 	.word	0x2000009c
 80010ac:	20000220 	.word	0x20000220

080010b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80010b4:	4b15      	ldr	r3, [pc, #84]	; (800110c <SystemInit+0x5c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a14      	ldr	r2, [pc, #80]	; (800110c <SystemInit+0x5c>)
 80010ba:	f043 0301 	orr.w	r3, r3, #1
 80010be:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80010c0:	4b12      	ldr	r3, [pc, #72]	; (800110c <SystemInit+0x5c>)
 80010c2:	685a      	ldr	r2, [r3, #4]
 80010c4:	4911      	ldr	r1, [pc, #68]	; (800110c <SystemInit+0x5c>)
 80010c6:	4b12      	ldr	r3, [pc, #72]	; (8001110 <SystemInit+0x60>)
 80010c8:	4013      	ands	r3, r2
 80010ca:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80010cc:	4b0f      	ldr	r3, [pc, #60]	; (800110c <SystemInit+0x5c>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a0e      	ldr	r2, [pc, #56]	; (800110c <SystemInit+0x5c>)
 80010d2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80010d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010da:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010dc:	4b0b      	ldr	r3, [pc, #44]	; (800110c <SystemInit+0x5c>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a0a      	ldr	r2, [pc, #40]	; (800110c <SystemInit+0x5c>)
 80010e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010e6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80010e8:	4b08      	ldr	r3, [pc, #32]	; (800110c <SystemInit+0x5c>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	4a07      	ldr	r2, [pc, #28]	; (800110c <SystemInit+0x5c>)
 80010ee:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80010f2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80010f4:	4b05      	ldr	r3, [pc, #20]	; (800110c <SystemInit+0x5c>)
 80010f6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80010fa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80010fc:	4b05      	ldr	r3, [pc, #20]	; (8001114 <SystemInit+0x64>)
 80010fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001102:	609a      	str	r2, [r3, #8]
#endif 
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr
 800110c:	40021000 	.word	0x40021000
 8001110:	f8ff0000 	.word	0xf8ff0000
 8001114:	e000ed00 	.word	0xe000ed00

08001118 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001118:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800111a:	e003      	b.n	8001124 <LoopCopyDataInit>

0800111c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800111c:	4b0b      	ldr	r3, [pc, #44]	; (800114c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800111e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001120:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001122:	3104      	adds	r1, #4

08001124 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001124:	480a      	ldr	r0, [pc, #40]	; (8001150 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001126:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001128:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800112a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800112c:	d3f6      	bcc.n	800111c <CopyDataInit>
  ldr r2, =_sbss
 800112e:	4a0a      	ldr	r2, [pc, #40]	; (8001158 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001130:	e002      	b.n	8001138 <LoopFillZerobss>

08001132 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001132:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001134:	f842 3b04 	str.w	r3, [r2], #4

08001138 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001138:	4b08      	ldr	r3, [pc, #32]	; (800115c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800113a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800113c:	d3f9      	bcc.n	8001132 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800113e:	f7ff ffb7 	bl	80010b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001142:	f001 fcf5 	bl	8002b30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001146:	f7ff f90d 	bl	8000364 <main>
  bx lr
 800114a:	4770      	bx	lr
  ldr r3, =_sidata
 800114c:	080035b4 	.word	0x080035b4
  ldr r0, =_sdata
 8001150:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001154:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8001158:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 800115c:	20000220 	.word	0x20000220

08001160 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001160:	e7fe      	b.n	8001160 <ADC1_2_IRQHandler>
	...

08001164 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001168:	4b08      	ldr	r3, [pc, #32]	; (800118c <HAL_Init+0x28>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a07      	ldr	r2, [pc, #28]	; (800118c <HAL_Init+0x28>)
 800116e:	f043 0310 	orr.w	r3, r3, #16
 8001172:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001174:	2003      	movs	r0, #3
 8001176:	f000 f8d1 	bl	800131c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800117a:	2000      	movs	r0, #0
 800117c:	f7ff fd7a 	bl	8000c74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001180:	f7ff fd46 	bl	8000c10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40022000 	.word	0x40022000

08001190 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001194:	4b05      	ldr	r3, [pc, #20]	; (80011ac <HAL_IncTick+0x1c>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	461a      	mov	r2, r3
 800119a:	4b05      	ldr	r3, [pc, #20]	; (80011b0 <HAL_IncTick+0x20>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4413      	add	r3, r2
 80011a0:	4a03      	ldr	r2, [pc, #12]	; (80011b0 <HAL_IncTick+0x20>)
 80011a2:	6013      	str	r3, [r2, #0]
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr
 80011ac:	20000008 	.word	0x20000008
 80011b0:	20000218 	.word	0x20000218

080011b4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  return uwTick;
 80011b8:	4b02      	ldr	r3, [pc, #8]	; (80011c4 <HAL_GetTick+0x10>)
 80011ba:	681b      	ldr	r3, [r3, #0]
}
 80011bc:	4618      	mov	r0, r3
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr
 80011c4:	20000218 	.word	0x20000218

080011c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f003 0307 	and.w	r3, r3, #7
 80011d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011d8:	4b0c      	ldr	r3, [pc, #48]	; (800120c <__NVIC_SetPriorityGrouping+0x44>)
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011de:	68ba      	ldr	r2, [r7, #8]
 80011e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011e4:	4013      	ands	r3, r2
 80011e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011fa:	4a04      	ldr	r2, [pc, #16]	; (800120c <__NVIC_SetPriorityGrouping+0x44>)
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	60d3      	str	r3, [r2, #12]
}
 8001200:	bf00      	nop
 8001202:	3714      	adds	r7, #20
 8001204:	46bd      	mov	sp, r7
 8001206:	bc80      	pop	{r7}
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	e000ed00 	.word	0xe000ed00

08001210 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001214:	4b04      	ldr	r3, [pc, #16]	; (8001228 <__NVIC_GetPriorityGrouping+0x18>)
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	0a1b      	lsrs	r3, r3, #8
 800121a:	f003 0307 	and.w	r3, r3, #7
}
 800121e:	4618      	mov	r0, r3
 8001220:	46bd      	mov	sp, r7
 8001222:	bc80      	pop	{r7}
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	e000ed00 	.word	0xe000ed00

0800122c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123a:	2b00      	cmp	r3, #0
 800123c:	db0b      	blt.n	8001256 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	f003 021f 	and.w	r2, r3, #31
 8001244:	4906      	ldr	r1, [pc, #24]	; (8001260 <__NVIC_EnableIRQ+0x34>)
 8001246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124a:	095b      	lsrs	r3, r3, #5
 800124c:	2001      	movs	r0, #1
 800124e:	fa00 f202 	lsl.w	r2, r0, r2
 8001252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr
 8001260:	e000e100 	.word	0xe000e100

08001264 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	6039      	str	r1, [r7, #0]
 800126e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001274:	2b00      	cmp	r3, #0
 8001276:	db0a      	blt.n	800128e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	b2da      	uxtb	r2, r3
 800127c:	490c      	ldr	r1, [pc, #48]	; (80012b0 <__NVIC_SetPriority+0x4c>)
 800127e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001282:	0112      	lsls	r2, r2, #4
 8001284:	b2d2      	uxtb	r2, r2
 8001286:	440b      	add	r3, r1
 8001288:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800128c:	e00a      	b.n	80012a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	b2da      	uxtb	r2, r3
 8001292:	4908      	ldr	r1, [pc, #32]	; (80012b4 <__NVIC_SetPriority+0x50>)
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	f003 030f 	and.w	r3, r3, #15
 800129a:	3b04      	subs	r3, #4
 800129c:	0112      	lsls	r2, r2, #4
 800129e:	b2d2      	uxtb	r2, r2
 80012a0:	440b      	add	r3, r1
 80012a2:	761a      	strb	r2, [r3, #24]
}
 80012a4:	bf00      	nop
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bc80      	pop	{r7}
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	e000e100 	.word	0xe000e100
 80012b4:	e000ed00 	.word	0xe000ed00

080012b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b089      	sub	sp, #36	; 0x24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	60f8      	str	r0, [r7, #12]
 80012c0:	60b9      	str	r1, [r7, #8]
 80012c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f003 0307 	and.w	r3, r3, #7
 80012ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	f1c3 0307 	rsb	r3, r3, #7
 80012d2:	2b04      	cmp	r3, #4
 80012d4:	bf28      	it	cs
 80012d6:	2304      	movcs	r3, #4
 80012d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	3304      	adds	r3, #4
 80012de:	2b06      	cmp	r3, #6
 80012e0:	d902      	bls.n	80012e8 <NVIC_EncodePriority+0x30>
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	3b03      	subs	r3, #3
 80012e6:	e000      	b.n	80012ea <NVIC_EncodePriority+0x32>
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012ec:	f04f 32ff 	mov.w	r2, #4294967295
 80012f0:	69bb      	ldr	r3, [r7, #24]
 80012f2:	fa02 f303 	lsl.w	r3, r2, r3
 80012f6:	43da      	mvns	r2, r3
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	401a      	ands	r2, r3
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001300:	f04f 31ff 	mov.w	r1, #4294967295
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	fa01 f303 	lsl.w	r3, r1, r3
 800130a:	43d9      	mvns	r1, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001310:	4313      	orrs	r3, r2
         );
}
 8001312:	4618      	mov	r0, r3
 8001314:	3724      	adds	r7, #36	; 0x24
 8001316:	46bd      	mov	sp, r7
 8001318:	bc80      	pop	{r7}
 800131a:	4770      	bx	lr

0800131c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f7ff ff4f 	bl	80011c8 <__NVIC_SetPriorityGrouping>
}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001332:	b580      	push	{r7, lr}
 8001334:	b086      	sub	sp, #24
 8001336:	af00      	add	r7, sp, #0
 8001338:	4603      	mov	r3, r0
 800133a:	60b9      	str	r1, [r7, #8]
 800133c:	607a      	str	r2, [r7, #4]
 800133e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001344:	f7ff ff64 	bl	8001210 <__NVIC_GetPriorityGrouping>
 8001348:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	68b9      	ldr	r1, [r7, #8]
 800134e:	6978      	ldr	r0, [r7, #20]
 8001350:	f7ff ffb2 	bl	80012b8 <NVIC_EncodePriority>
 8001354:	4602      	mov	r2, r0
 8001356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800135a:	4611      	mov	r1, r2
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff ff81 	bl	8001264 <__NVIC_SetPriority>
}
 8001362:	bf00      	nop
 8001364:	3718      	adds	r7, #24
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b082      	sub	sp, #8
 800136e:	af00      	add	r7, sp, #0
 8001370:	4603      	mov	r3, r0
 8001372:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff ff57 	bl	800122c <__NVIC_EnableIRQ>
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
	...

08001388 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001388:	b480      	push	{r7}
 800138a:	b08b      	sub	sp, #44	; 0x2c
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001392:	2300      	movs	r3, #0
 8001394:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001396:	2300      	movs	r3, #0
 8001398:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800139a:	e127      	b.n	80015ec <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800139c:	2201      	movs	r2, #1
 800139e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	69fa      	ldr	r2, [r7, #28]
 80013ac:	4013      	ands	r3, r2
 80013ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	f040 8116 	bne.w	80015e6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b12      	cmp	r3, #18
 80013c0:	d034      	beq.n	800142c <HAL_GPIO_Init+0xa4>
 80013c2:	2b12      	cmp	r3, #18
 80013c4:	d80d      	bhi.n	80013e2 <HAL_GPIO_Init+0x5a>
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d02b      	beq.n	8001422 <HAL_GPIO_Init+0x9a>
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d804      	bhi.n	80013d8 <HAL_GPIO_Init+0x50>
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d031      	beq.n	8001436 <HAL_GPIO_Init+0xae>
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d01c      	beq.n	8001410 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013d6:	e048      	b.n	800146a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013d8:	2b03      	cmp	r3, #3
 80013da:	d043      	beq.n	8001464 <HAL_GPIO_Init+0xdc>
 80013dc:	2b11      	cmp	r3, #17
 80013de:	d01b      	beq.n	8001418 <HAL_GPIO_Init+0x90>
          break;
 80013e0:	e043      	b.n	800146a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013e2:	4a89      	ldr	r2, [pc, #548]	; (8001608 <HAL_GPIO_Init+0x280>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d026      	beq.n	8001436 <HAL_GPIO_Init+0xae>
 80013e8:	4a87      	ldr	r2, [pc, #540]	; (8001608 <HAL_GPIO_Init+0x280>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d806      	bhi.n	80013fc <HAL_GPIO_Init+0x74>
 80013ee:	4a87      	ldr	r2, [pc, #540]	; (800160c <HAL_GPIO_Init+0x284>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d020      	beq.n	8001436 <HAL_GPIO_Init+0xae>
 80013f4:	4a86      	ldr	r2, [pc, #536]	; (8001610 <HAL_GPIO_Init+0x288>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d01d      	beq.n	8001436 <HAL_GPIO_Init+0xae>
          break;
 80013fa:	e036      	b.n	800146a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013fc:	4a85      	ldr	r2, [pc, #532]	; (8001614 <HAL_GPIO_Init+0x28c>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d019      	beq.n	8001436 <HAL_GPIO_Init+0xae>
 8001402:	4a85      	ldr	r2, [pc, #532]	; (8001618 <HAL_GPIO_Init+0x290>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d016      	beq.n	8001436 <HAL_GPIO_Init+0xae>
 8001408:	4a84      	ldr	r2, [pc, #528]	; (800161c <HAL_GPIO_Init+0x294>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d013      	beq.n	8001436 <HAL_GPIO_Init+0xae>
          break;
 800140e:	e02c      	b.n	800146a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	623b      	str	r3, [r7, #32]
          break;
 8001416:	e028      	b.n	800146a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	3304      	adds	r3, #4
 800141e:	623b      	str	r3, [r7, #32]
          break;
 8001420:	e023      	b.n	800146a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	3308      	adds	r3, #8
 8001428:	623b      	str	r3, [r7, #32]
          break;
 800142a:	e01e      	b.n	800146a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	330c      	adds	r3, #12
 8001432:	623b      	str	r3, [r7, #32]
          break;
 8001434:	e019      	b.n	800146a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d102      	bne.n	8001444 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800143e:	2304      	movs	r3, #4
 8001440:	623b      	str	r3, [r7, #32]
          break;
 8001442:	e012      	b.n	800146a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d105      	bne.n	8001458 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800144c:	2308      	movs	r3, #8
 800144e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	69fa      	ldr	r2, [r7, #28]
 8001454:	611a      	str	r2, [r3, #16]
          break;
 8001456:	e008      	b.n	800146a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001458:	2308      	movs	r3, #8
 800145a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	69fa      	ldr	r2, [r7, #28]
 8001460:	615a      	str	r2, [r3, #20]
          break;
 8001462:	e002      	b.n	800146a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001464:	2300      	movs	r3, #0
 8001466:	623b      	str	r3, [r7, #32]
          break;
 8001468:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800146a:	69bb      	ldr	r3, [r7, #24]
 800146c:	2bff      	cmp	r3, #255	; 0xff
 800146e:	d801      	bhi.n	8001474 <HAL_GPIO_Init+0xec>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	e001      	b.n	8001478 <HAL_GPIO_Init+0xf0>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3304      	adds	r3, #4
 8001478:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	2bff      	cmp	r3, #255	; 0xff
 800147e:	d802      	bhi.n	8001486 <HAL_GPIO_Init+0xfe>
 8001480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	e002      	b.n	800148c <HAL_GPIO_Init+0x104>
 8001486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001488:	3b08      	subs	r3, #8
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	210f      	movs	r1, #15
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	fa01 f303 	lsl.w	r3, r1, r3
 800149a:	43db      	mvns	r3, r3
 800149c:	401a      	ands	r2, r3
 800149e:	6a39      	ldr	r1, [r7, #32]
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	fa01 f303 	lsl.w	r3, r1, r3
 80014a6:	431a      	orrs	r2, r3
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	f000 8096 	beq.w	80015e6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014ba:	4b59      	ldr	r3, [pc, #356]	; (8001620 <HAL_GPIO_Init+0x298>)
 80014bc:	699b      	ldr	r3, [r3, #24]
 80014be:	4a58      	ldr	r2, [pc, #352]	; (8001620 <HAL_GPIO_Init+0x298>)
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	6193      	str	r3, [r2, #24]
 80014c6:	4b56      	ldr	r3, [pc, #344]	; (8001620 <HAL_GPIO_Init+0x298>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014d2:	4a54      	ldr	r2, [pc, #336]	; (8001624 <HAL_GPIO_Init+0x29c>)
 80014d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d6:	089b      	lsrs	r3, r3, #2
 80014d8:	3302      	adds	r3, #2
 80014da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014de:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e2:	f003 0303 	and.w	r3, r3, #3
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	220f      	movs	r2, #15
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	43db      	mvns	r3, r3
 80014f0:	68fa      	ldr	r2, [r7, #12]
 80014f2:	4013      	ands	r3, r2
 80014f4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a4b      	ldr	r2, [pc, #300]	; (8001628 <HAL_GPIO_Init+0x2a0>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d013      	beq.n	8001526 <HAL_GPIO_Init+0x19e>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a4a      	ldr	r2, [pc, #296]	; (800162c <HAL_GPIO_Init+0x2a4>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d00d      	beq.n	8001522 <HAL_GPIO_Init+0x19a>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a49      	ldr	r2, [pc, #292]	; (8001630 <HAL_GPIO_Init+0x2a8>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d007      	beq.n	800151e <HAL_GPIO_Init+0x196>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a48      	ldr	r2, [pc, #288]	; (8001634 <HAL_GPIO_Init+0x2ac>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d101      	bne.n	800151a <HAL_GPIO_Init+0x192>
 8001516:	2303      	movs	r3, #3
 8001518:	e006      	b.n	8001528 <HAL_GPIO_Init+0x1a0>
 800151a:	2304      	movs	r3, #4
 800151c:	e004      	b.n	8001528 <HAL_GPIO_Init+0x1a0>
 800151e:	2302      	movs	r3, #2
 8001520:	e002      	b.n	8001528 <HAL_GPIO_Init+0x1a0>
 8001522:	2301      	movs	r3, #1
 8001524:	e000      	b.n	8001528 <HAL_GPIO_Init+0x1a0>
 8001526:	2300      	movs	r3, #0
 8001528:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800152a:	f002 0203 	and.w	r2, r2, #3
 800152e:	0092      	lsls	r2, r2, #2
 8001530:	4093      	lsls	r3, r2
 8001532:	68fa      	ldr	r2, [r7, #12]
 8001534:	4313      	orrs	r3, r2
 8001536:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001538:	493a      	ldr	r1, [pc, #232]	; (8001624 <HAL_GPIO_Init+0x29c>)
 800153a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800153c:	089b      	lsrs	r3, r3, #2
 800153e:	3302      	adds	r3, #2
 8001540:	68fa      	ldr	r2, [r7, #12]
 8001542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d006      	beq.n	8001560 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001552:	4b39      	ldr	r3, [pc, #228]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	4938      	ldr	r1, [pc, #224]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	4313      	orrs	r3, r2
 800155c:	600b      	str	r3, [r1, #0]
 800155e:	e006      	b.n	800156e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001560:	4b35      	ldr	r3, [pc, #212]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	43db      	mvns	r3, r3
 8001568:	4933      	ldr	r1, [pc, #204]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 800156a:	4013      	ands	r3, r2
 800156c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d006      	beq.n	8001588 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800157a:	4b2f      	ldr	r3, [pc, #188]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 800157c:	685a      	ldr	r2, [r3, #4]
 800157e:	492e      	ldr	r1, [pc, #184]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	4313      	orrs	r3, r2
 8001584:	604b      	str	r3, [r1, #4]
 8001586:	e006      	b.n	8001596 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001588:	4b2b      	ldr	r3, [pc, #172]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 800158a:	685a      	ldr	r2, [r3, #4]
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	43db      	mvns	r3, r3
 8001590:	4929      	ldr	r1, [pc, #164]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 8001592:	4013      	ands	r3, r2
 8001594:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d006      	beq.n	80015b0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015a2:	4b25      	ldr	r3, [pc, #148]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015a4:	689a      	ldr	r2, [r3, #8]
 80015a6:	4924      	ldr	r1, [pc, #144]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	608b      	str	r3, [r1, #8]
 80015ae:	e006      	b.n	80015be <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015b0:	4b21      	ldr	r3, [pc, #132]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015b2:	689a      	ldr	r2, [r3, #8]
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	43db      	mvns	r3, r3
 80015b8:	491f      	ldr	r1, [pc, #124]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015ba:	4013      	ands	r3, r2
 80015bc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d006      	beq.n	80015d8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015ca:	4b1b      	ldr	r3, [pc, #108]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015cc:	68da      	ldr	r2, [r3, #12]
 80015ce:	491a      	ldr	r1, [pc, #104]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	60cb      	str	r3, [r1, #12]
 80015d6:	e006      	b.n	80015e6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015d8:	4b17      	ldr	r3, [pc, #92]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015da:	68da      	ldr	r2, [r3, #12]
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	43db      	mvns	r3, r3
 80015e0:	4915      	ldr	r1, [pc, #84]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015e2:	4013      	ands	r3, r2
 80015e4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80015e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e8:	3301      	adds	r3, #1
 80015ea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f2:	fa22 f303 	lsr.w	r3, r2, r3
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	f47f aed0 	bne.w	800139c <HAL_GPIO_Init+0x14>
  }
}
 80015fc:	bf00      	nop
 80015fe:	372c      	adds	r7, #44	; 0x2c
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	10210000 	.word	0x10210000
 800160c:	10110000 	.word	0x10110000
 8001610:	10120000 	.word	0x10120000
 8001614:	10310000 	.word	0x10310000
 8001618:	10320000 	.word	0x10320000
 800161c:	10220000 	.word	0x10220000
 8001620:	40021000 	.word	0x40021000
 8001624:	40010000 	.word	0x40010000
 8001628:	40010800 	.word	0x40010800
 800162c:	40010c00 	.word	0x40010c00
 8001630:	40011000 	.word	0x40011000
 8001634:	40011400 	.word	0x40011400
 8001638:	40010400 	.word	0x40010400

0800163c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	460b      	mov	r3, r1
 8001646:	807b      	strh	r3, [r7, #2]
 8001648:	4613      	mov	r3, r2
 800164a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800164c:	787b      	ldrb	r3, [r7, #1]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d003      	beq.n	800165a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001652:	887a      	ldrh	r2, [r7, #2]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001658:	e003      	b.n	8001662 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800165a:	887b      	ldrh	r3, [r7, #2]
 800165c:	041a      	lsls	r2, r3, #16
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	611a      	str	r2, [r3, #16]
}
 8001662:	bf00      	nop
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr

0800166c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	460b      	mov	r3, r1
 8001676:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	68da      	ldr	r2, [r3, #12]
 800167c:	887b      	ldrh	r3, [r7, #2]
 800167e:	4013      	ands	r3, r2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d003      	beq.n	800168c <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001684:	887a      	ldrh	r2, [r7, #2]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800168a:	e002      	b.n	8001692 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800168c:	887a      	ldrh	r2, [r7, #2]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	611a      	str	r2, [r3, #16]
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80016a6:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80016a8:	695a      	ldr	r2, [r3, #20]
 80016aa:	88fb      	ldrh	r3, [r7, #6]
 80016ac:	4013      	ands	r3, r2
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d006      	beq.n	80016c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80016b2:	4a05      	ldr	r2, [pc, #20]	; (80016c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80016b4:	88fb      	ldrh	r3, [r7, #6]
 80016b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80016b8:	88fb      	ldrh	r3, [r7, #6]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f000 f806 	bl	80016cc <HAL_GPIO_EXTI_Callback>
  }
}
 80016c0:	bf00      	nop
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	40010400 	.word	0x40010400

080016cc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr

080016e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d101      	bne.n	80016f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e26c      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	f000 8087 	beq.w	800180e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001700:	4b92      	ldr	r3, [pc, #584]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f003 030c 	and.w	r3, r3, #12
 8001708:	2b04      	cmp	r3, #4
 800170a:	d00c      	beq.n	8001726 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800170c:	4b8f      	ldr	r3, [pc, #572]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 030c 	and.w	r3, r3, #12
 8001714:	2b08      	cmp	r3, #8
 8001716:	d112      	bne.n	800173e <HAL_RCC_OscConfig+0x5e>
 8001718:	4b8c      	ldr	r3, [pc, #560]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001720:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001724:	d10b      	bne.n	800173e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001726:	4b89      	ldr	r3, [pc, #548]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d06c      	beq.n	800180c <HAL_RCC_OscConfig+0x12c>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d168      	bne.n	800180c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e246      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001746:	d106      	bne.n	8001756 <HAL_RCC_OscConfig+0x76>
 8001748:	4b80      	ldr	r3, [pc, #512]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a7f      	ldr	r2, [pc, #508]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 800174e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001752:	6013      	str	r3, [r2, #0]
 8001754:	e02e      	b.n	80017b4 <HAL_RCC_OscConfig+0xd4>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d10c      	bne.n	8001778 <HAL_RCC_OscConfig+0x98>
 800175e:	4b7b      	ldr	r3, [pc, #492]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a7a      	ldr	r2, [pc, #488]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001764:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001768:	6013      	str	r3, [r2, #0]
 800176a:	4b78      	ldr	r3, [pc, #480]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a77      	ldr	r2, [pc, #476]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001770:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001774:	6013      	str	r3, [r2, #0]
 8001776:	e01d      	b.n	80017b4 <HAL_RCC_OscConfig+0xd4>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001780:	d10c      	bne.n	800179c <HAL_RCC_OscConfig+0xbc>
 8001782:	4b72      	ldr	r3, [pc, #456]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a71      	ldr	r2, [pc, #452]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001788:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800178c:	6013      	str	r3, [r2, #0]
 800178e:	4b6f      	ldr	r3, [pc, #444]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a6e      	ldr	r2, [pc, #440]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001794:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001798:	6013      	str	r3, [r2, #0]
 800179a:	e00b      	b.n	80017b4 <HAL_RCC_OscConfig+0xd4>
 800179c:	4b6b      	ldr	r3, [pc, #428]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a6a      	ldr	r2, [pc, #424]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 80017a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017a6:	6013      	str	r3, [r2, #0]
 80017a8:	4b68      	ldr	r3, [pc, #416]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a67      	ldr	r2, [pc, #412]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 80017ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d013      	beq.n	80017e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017bc:	f7ff fcfa 	bl	80011b4 <HAL_GetTick>
 80017c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017c2:	e008      	b.n	80017d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017c4:	f7ff fcf6 	bl	80011b4 <HAL_GetTick>
 80017c8:	4602      	mov	r2, r0
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	2b64      	cmp	r3, #100	; 0x64
 80017d0:	d901      	bls.n	80017d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80017d2:	2303      	movs	r3, #3
 80017d4:	e1fa      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017d6:	4b5d      	ldr	r3, [pc, #372]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d0f0      	beq.n	80017c4 <HAL_RCC_OscConfig+0xe4>
 80017e2:	e014      	b.n	800180e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e4:	f7ff fce6 	bl	80011b4 <HAL_GetTick>
 80017e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ea:	e008      	b.n	80017fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017ec:	f7ff fce2 	bl	80011b4 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	2b64      	cmp	r3, #100	; 0x64
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e1e6      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017fe:	4b53      	ldr	r3, [pc, #332]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001806:	2b00      	cmp	r3, #0
 8001808:	d1f0      	bne.n	80017ec <HAL_RCC_OscConfig+0x10c>
 800180a:	e000      	b.n	800180e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800180c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f003 0302 	and.w	r3, r3, #2
 8001816:	2b00      	cmp	r3, #0
 8001818:	d063      	beq.n	80018e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800181a:	4b4c      	ldr	r3, [pc, #304]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f003 030c 	and.w	r3, r3, #12
 8001822:	2b00      	cmp	r3, #0
 8001824:	d00b      	beq.n	800183e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001826:	4b49      	ldr	r3, [pc, #292]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f003 030c 	and.w	r3, r3, #12
 800182e:	2b08      	cmp	r3, #8
 8001830:	d11c      	bne.n	800186c <HAL_RCC_OscConfig+0x18c>
 8001832:	4b46      	ldr	r3, [pc, #280]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d116      	bne.n	800186c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800183e:	4b43      	ldr	r3, [pc, #268]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d005      	beq.n	8001856 <HAL_RCC_OscConfig+0x176>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	691b      	ldr	r3, [r3, #16]
 800184e:	2b01      	cmp	r3, #1
 8001850:	d001      	beq.n	8001856 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e1ba      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001856:	4b3d      	ldr	r3, [pc, #244]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	695b      	ldr	r3, [r3, #20]
 8001862:	00db      	lsls	r3, r3, #3
 8001864:	4939      	ldr	r1, [pc, #228]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001866:	4313      	orrs	r3, r2
 8001868:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800186a:	e03a      	b.n	80018e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	691b      	ldr	r3, [r3, #16]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d020      	beq.n	80018b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001874:	4b36      	ldr	r3, [pc, #216]	; (8001950 <HAL_RCC_OscConfig+0x270>)
 8001876:	2201      	movs	r2, #1
 8001878:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187a:	f7ff fc9b 	bl	80011b4 <HAL_GetTick>
 800187e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001880:	e008      	b.n	8001894 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001882:	f7ff fc97 	bl	80011b4 <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e19b      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001894:	4b2d      	ldr	r3, [pc, #180]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0302 	and.w	r3, r3, #2
 800189c:	2b00      	cmp	r3, #0
 800189e:	d0f0      	beq.n	8001882 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018a0:	4b2a      	ldr	r3, [pc, #168]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	695b      	ldr	r3, [r3, #20]
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	4927      	ldr	r1, [pc, #156]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 80018b0:	4313      	orrs	r3, r2
 80018b2:	600b      	str	r3, [r1, #0]
 80018b4:	e015      	b.n	80018e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018b6:	4b26      	ldr	r3, [pc, #152]	; (8001950 <HAL_RCC_OscConfig+0x270>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018bc:	f7ff fc7a 	bl	80011b4 <HAL_GetTick>
 80018c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018c2:	e008      	b.n	80018d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018c4:	f7ff fc76 	bl	80011b4 <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e17a      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018d6:	4b1d      	ldr	r3, [pc, #116]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1f0      	bne.n	80018c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0308 	and.w	r3, r3, #8
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d03a      	beq.n	8001964 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	699b      	ldr	r3, [r3, #24]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d019      	beq.n	800192a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018f6:	4b17      	ldr	r3, [pc, #92]	; (8001954 <HAL_RCC_OscConfig+0x274>)
 80018f8:	2201      	movs	r2, #1
 80018fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018fc:	f7ff fc5a 	bl	80011b4 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001904:	f7ff fc56 	bl	80011b4 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e15a      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001916:	4b0d      	ldr	r3, [pc, #52]	; (800194c <HAL_RCC_OscConfig+0x26c>)
 8001918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d0f0      	beq.n	8001904 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001922:	2001      	movs	r0, #1
 8001924:	f000 faf6 	bl	8001f14 <RCC_Delay>
 8001928:	e01c      	b.n	8001964 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800192a:	4b0a      	ldr	r3, [pc, #40]	; (8001954 <HAL_RCC_OscConfig+0x274>)
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001930:	f7ff fc40 	bl	80011b4 <HAL_GetTick>
 8001934:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001936:	e00f      	b.n	8001958 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001938:	f7ff fc3c 	bl	80011b4 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d908      	bls.n	8001958 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e140      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
 800194a:	bf00      	nop
 800194c:	40021000 	.word	0x40021000
 8001950:	42420000 	.word	0x42420000
 8001954:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001958:	4b9e      	ldr	r3, [pc, #632]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 800195a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195c:	f003 0302 	and.w	r3, r3, #2
 8001960:	2b00      	cmp	r3, #0
 8001962:	d1e9      	bne.n	8001938 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0304 	and.w	r3, r3, #4
 800196c:	2b00      	cmp	r3, #0
 800196e:	f000 80a6 	beq.w	8001abe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001972:	2300      	movs	r3, #0
 8001974:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001976:	4b97      	ldr	r3, [pc, #604]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001978:	69db      	ldr	r3, [r3, #28]
 800197a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d10d      	bne.n	800199e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001982:	4b94      	ldr	r3, [pc, #592]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001984:	69db      	ldr	r3, [r3, #28]
 8001986:	4a93      	ldr	r2, [pc, #588]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800198c:	61d3      	str	r3, [r2, #28]
 800198e:	4b91      	ldr	r3, [pc, #580]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001990:	69db      	ldr	r3, [r3, #28]
 8001992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800199a:	2301      	movs	r3, #1
 800199c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800199e:	4b8e      	ldr	r3, [pc, #568]	; (8001bd8 <HAL_RCC_OscConfig+0x4f8>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d118      	bne.n	80019dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019aa:	4b8b      	ldr	r3, [pc, #556]	; (8001bd8 <HAL_RCC_OscConfig+0x4f8>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a8a      	ldr	r2, [pc, #552]	; (8001bd8 <HAL_RCC_OscConfig+0x4f8>)
 80019b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019b6:	f7ff fbfd 	bl	80011b4 <HAL_GetTick>
 80019ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019bc:	e008      	b.n	80019d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019be:	f7ff fbf9 	bl	80011b4 <HAL_GetTick>
 80019c2:	4602      	mov	r2, r0
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	2b64      	cmp	r3, #100	; 0x64
 80019ca:	d901      	bls.n	80019d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80019cc:	2303      	movs	r3, #3
 80019ce:	e0fd      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d0:	4b81      	ldr	r3, [pc, #516]	; (8001bd8 <HAL_RCC_OscConfig+0x4f8>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d0f0      	beq.n	80019be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d106      	bne.n	80019f2 <HAL_RCC_OscConfig+0x312>
 80019e4:	4b7b      	ldr	r3, [pc, #492]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 80019e6:	6a1b      	ldr	r3, [r3, #32]
 80019e8:	4a7a      	ldr	r2, [pc, #488]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 80019ea:	f043 0301 	orr.w	r3, r3, #1
 80019ee:	6213      	str	r3, [r2, #32]
 80019f0:	e02d      	b.n	8001a4e <HAL_RCC_OscConfig+0x36e>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	68db      	ldr	r3, [r3, #12]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d10c      	bne.n	8001a14 <HAL_RCC_OscConfig+0x334>
 80019fa:	4b76      	ldr	r3, [pc, #472]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 80019fc:	6a1b      	ldr	r3, [r3, #32]
 80019fe:	4a75      	ldr	r2, [pc, #468]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001a00:	f023 0301 	bic.w	r3, r3, #1
 8001a04:	6213      	str	r3, [r2, #32]
 8001a06:	4b73      	ldr	r3, [pc, #460]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001a08:	6a1b      	ldr	r3, [r3, #32]
 8001a0a:	4a72      	ldr	r2, [pc, #456]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001a0c:	f023 0304 	bic.w	r3, r3, #4
 8001a10:	6213      	str	r3, [r2, #32]
 8001a12:	e01c      	b.n	8001a4e <HAL_RCC_OscConfig+0x36e>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	2b05      	cmp	r3, #5
 8001a1a:	d10c      	bne.n	8001a36 <HAL_RCC_OscConfig+0x356>
 8001a1c:	4b6d      	ldr	r3, [pc, #436]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001a1e:	6a1b      	ldr	r3, [r3, #32]
 8001a20:	4a6c      	ldr	r2, [pc, #432]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001a22:	f043 0304 	orr.w	r3, r3, #4
 8001a26:	6213      	str	r3, [r2, #32]
 8001a28:	4b6a      	ldr	r3, [pc, #424]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001a2a:	6a1b      	ldr	r3, [r3, #32]
 8001a2c:	4a69      	ldr	r2, [pc, #420]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001a2e:	f043 0301 	orr.w	r3, r3, #1
 8001a32:	6213      	str	r3, [r2, #32]
 8001a34:	e00b      	b.n	8001a4e <HAL_RCC_OscConfig+0x36e>
 8001a36:	4b67      	ldr	r3, [pc, #412]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001a38:	6a1b      	ldr	r3, [r3, #32]
 8001a3a:	4a66      	ldr	r2, [pc, #408]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001a3c:	f023 0301 	bic.w	r3, r3, #1
 8001a40:	6213      	str	r3, [r2, #32]
 8001a42:	4b64      	ldr	r3, [pc, #400]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001a44:	6a1b      	ldr	r3, [r3, #32]
 8001a46:	4a63      	ldr	r2, [pc, #396]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001a48:	f023 0304 	bic.w	r3, r3, #4
 8001a4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d015      	beq.n	8001a82 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a56:	f7ff fbad 	bl	80011b4 <HAL_GetTick>
 8001a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a5c:	e00a      	b.n	8001a74 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a5e:	f7ff fba9 	bl	80011b4 <HAL_GetTick>
 8001a62:	4602      	mov	r2, r0
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d901      	bls.n	8001a74 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a70:	2303      	movs	r3, #3
 8001a72:	e0ab      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a74:	4b57      	ldr	r3, [pc, #348]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001a76:	6a1b      	ldr	r3, [r3, #32]
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d0ee      	beq.n	8001a5e <HAL_RCC_OscConfig+0x37e>
 8001a80:	e014      	b.n	8001aac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a82:	f7ff fb97 	bl	80011b4 <HAL_GetTick>
 8001a86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a88:	e00a      	b.n	8001aa0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a8a:	f7ff fb93 	bl	80011b4 <HAL_GetTick>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d901      	bls.n	8001aa0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e095      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aa0:	4b4c      	ldr	r3, [pc, #304]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001aa2:	6a1b      	ldr	r3, [r3, #32]
 8001aa4:	f003 0302 	and.w	r3, r3, #2
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1ee      	bne.n	8001a8a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001aac:	7dfb      	ldrb	r3, [r7, #23]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d105      	bne.n	8001abe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ab2:	4b48      	ldr	r3, [pc, #288]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001ab4:	69db      	ldr	r3, [r3, #28]
 8001ab6:	4a47      	ldr	r2, [pc, #284]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001ab8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001abc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	f000 8081 	beq.w	8001bca <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ac8:	4b42      	ldr	r3, [pc, #264]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f003 030c 	and.w	r3, r3, #12
 8001ad0:	2b08      	cmp	r3, #8
 8001ad2:	d061      	beq.n	8001b98 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	69db      	ldr	r3, [r3, #28]
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d146      	bne.n	8001b6a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001adc:	4b3f      	ldr	r3, [pc, #252]	; (8001bdc <HAL_RCC_OscConfig+0x4fc>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae2:	f7ff fb67 	bl	80011b4 <HAL_GetTick>
 8001ae6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ae8:	e008      	b.n	8001afc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aea:	f7ff fb63 	bl	80011b4 <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e067      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001afc:	4b35      	ldr	r3, [pc, #212]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1f0      	bne.n	8001aea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6a1b      	ldr	r3, [r3, #32]
 8001b0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b10:	d108      	bne.n	8001b24 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b12:	4b30      	ldr	r3, [pc, #192]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	492d      	ldr	r1, [pc, #180]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001b20:	4313      	orrs	r3, r2
 8001b22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b24:	4b2b      	ldr	r3, [pc, #172]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a19      	ldr	r1, [r3, #32]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b34:	430b      	orrs	r3, r1
 8001b36:	4927      	ldr	r1, [pc, #156]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b3c:	4b27      	ldr	r3, [pc, #156]	; (8001bdc <HAL_RCC_OscConfig+0x4fc>)
 8001b3e:	2201      	movs	r2, #1
 8001b40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b42:	f7ff fb37 	bl	80011b4 <HAL_GetTick>
 8001b46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b48:	e008      	b.n	8001b5c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b4a:	f7ff fb33 	bl	80011b4 <HAL_GetTick>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d901      	bls.n	8001b5c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e037      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b5c:	4b1d      	ldr	r3, [pc, #116]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d0f0      	beq.n	8001b4a <HAL_RCC_OscConfig+0x46a>
 8001b68:	e02f      	b.n	8001bca <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b6a:	4b1c      	ldr	r3, [pc, #112]	; (8001bdc <HAL_RCC_OscConfig+0x4fc>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b70:	f7ff fb20 	bl	80011b4 <HAL_GetTick>
 8001b74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b76:	e008      	b.n	8001b8a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b78:	f7ff fb1c 	bl	80011b4 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e020      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b8a:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d1f0      	bne.n	8001b78 <HAL_RCC_OscConfig+0x498>
 8001b96:	e018      	b.n	8001bca <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	69db      	ldr	r3, [r3, #28]
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d101      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e013      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ba4:	4b0b      	ldr	r3, [pc, #44]	; (8001bd4 <HAL_RCC_OscConfig+0x4f4>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6a1b      	ldr	r3, [r3, #32]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d106      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d001      	beq.n	8001bca <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e000      	b.n	8001bcc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001bca:	2300      	movs	r3, #0
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40007000 	.word	0x40007000
 8001bdc:	42420060 	.word	0x42420060

08001be0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d101      	bne.n	8001bf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e0d0      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bf4:	4b6a      	ldr	r3, [pc, #424]	; (8001da0 <HAL_RCC_ClockConfig+0x1c0>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0307 	and.w	r3, r3, #7
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d910      	bls.n	8001c24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c02:	4b67      	ldr	r3, [pc, #412]	; (8001da0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f023 0207 	bic.w	r2, r3, #7
 8001c0a:	4965      	ldr	r1, [pc, #404]	; (8001da0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c12:	4b63      	ldr	r3, [pc, #396]	; (8001da0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0307 	and.w	r3, r3, #7
 8001c1a:	683a      	ldr	r2, [r7, #0]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d001      	beq.n	8001c24 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e0b8      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0302 	and.w	r3, r3, #2
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d020      	beq.n	8001c72 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0304 	and.w	r3, r3, #4
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d005      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c3c:	4b59      	ldr	r3, [pc, #356]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	4a58      	ldr	r2, [pc, #352]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c42:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c46:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0308 	and.w	r3, r3, #8
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d005      	beq.n	8001c60 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c54:	4b53      	ldr	r3, [pc, #332]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	4a52      	ldr	r2, [pc, #328]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c5a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c5e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c60:	4b50      	ldr	r3, [pc, #320]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	494d      	ldr	r1, [pc, #308]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d040      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d107      	bne.n	8001c96 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c86:	4b47      	ldr	r3, [pc, #284]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d115      	bne.n	8001cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e07f      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d107      	bne.n	8001cae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c9e:	4b41      	ldr	r3, [pc, #260]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d109      	bne.n	8001cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e073      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cae:	4b3d      	ldr	r3, [pc, #244]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d101      	bne.n	8001cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e06b      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cbe:	4b39      	ldr	r3, [pc, #228]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f023 0203 	bic.w	r2, r3, #3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	4936      	ldr	r1, [pc, #216]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cd0:	f7ff fa70 	bl	80011b4 <HAL_GetTick>
 8001cd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cd6:	e00a      	b.n	8001cee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cd8:	f7ff fa6c 	bl	80011b4 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e053      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cee:	4b2d      	ldr	r3, [pc, #180]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f003 020c 	and.w	r2, r3, #12
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d1eb      	bne.n	8001cd8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d00:	4b27      	ldr	r3, [pc, #156]	; (8001da0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0307 	and.w	r3, r3, #7
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d210      	bcs.n	8001d30 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d0e:	4b24      	ldr	r3, [pc, #144]	; (8001da0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f023 0207 	bic.w	r2, r3, #7
 8001d16:	4922      	ldr	r1, [pc, #136]	; (8001da0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d1e:	4b20      	ldr	r3, [pc, #128]	; (8001da0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0307 	and.w	r3, r3, #7
 8001d26:	683a      	ldr	r2, [r7, #0]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d001      	beq.n	8001d30 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e032      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0304 	and.w	r3, r3, #4
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d008      	beq.n	8001d4e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d3c:	4b19      	ldr	r3, [pc, #100]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	4916      	ldr	r1, [pc, #88]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0308 	and.w	r3, r3, #8
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d009      	beq.n	8001d6e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d5a:	4b12      	ldr	r3, [pc, #72]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	691b      	ldr	r3, [r3, #16]
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	490e      	ldr	r1, [pc, #56]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d6e:	f000 f821 	bl	8001db4 <HAL_RCC_GetSysClockFreq>
 8001d72:	4601      	mov	r1, r0
 8001d74:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	091b      	lsrs	r3, r3, #4
 8001d7a:	f003 030f 	and.w	r3, r3, #15
 8001d7e:	4a0a      	ldr	r2, [pc, #40]	; (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d80:	5cd3      	ldrb	r3, [r2, r3]
 8001d82:	fa21 f303 	lsr.w	r3, r1, r3
 8001d86:	4a09      	ldr	r2, [pc, #36]	; (8001dac <HAL_RCC_ClockConfig+0x1cc>)
 8001d88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d8a:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <HAL_RCC_ClockConfig+0x1d0>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7fe ff70 	bl	8000c74 <HAL_InitTick>

  return HAL_OK;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40022000 	.word	0x40022000
 8001da4:	40021000 	.word	0x40021000
 8001da8:	08003558 	.word	0x08003558
 8001dac:	20000000 	.word	0x20000000
 8001db0:	20000004 	.word	0x20000004

08001db4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001db4:	b490      	push	{r4, r7}
 8001db6:	b08a      	sub	sp, #40	; 0x28
 8001db8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001dba:	4b2a      	ldr	r3, [pc, #168]	; (8001e64 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001dbc:	1d3c      	adds	r4, r7, #4
 8001dbe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001dc0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001dc4:	4b28      	ldr	r3, [pc, #160]	; (8001e68 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001dc6:	881b      	ldrh	r3, [r3, #0]
 8001dc8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61fb      	str	r3, [r7, #28]
 8001dce:	2300      	movs	r3, #0
 8001dd0:	61bb      	str	r3, [r7, #24]
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001dde:	4b23      	ldr	r3, [pc, #140]	; (8001e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	f003 030c 	and.w	r3, r3, #12
 8001dea:	2b04      	cmp	r3, #4
 8001dec:	d002      	beq.n	8001df4 <HAL_RCC_GetSysClockFreq+0x40>
 8001dee:	2b08      	cmp	r3, #8
 8001df0:	d003      	beq.n	8001dfa <HAL_RCC_GetSysClockFreq+0x46>
 8001df2:	e02d      	b.n	8001e50 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001df4:	4b1e      	ldr	r3, [pc, #120]	; (8001e70 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001df6:	623b      	str	r3, [r7, #32]
      break;
 8001df8:	e02d      	b.n	8001e56 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	0c9b      	lsrs	r3, r3, #18
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e06:	4413      	add	r3, r2
 8001e08:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001e0c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d013      	beq.n	8001e40 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e18:	4b14      	ldr	r3, [pc, #80]	; (8001e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	0c5b      	lsrs	r3, r3, #17
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e26:	4413      	add	r3, r2
 8001e28:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001e2c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	4a0f      	ldr	r2, [pc, #60]	; (8001e70 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e32:	fb02 f203 	mul.w	r2, r2, r3
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001e3e:	e004      	b.n	8001e4a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	4a0c      	ldr	r2, [pc, #48]	; (8001e74 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e44:	fb02 f303 	mul.w	r3, r2, r3
 8001e48:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4c:	623b      	str	r3, [r7, #32]
      break;
 8001e4e:	e002      	b.n	8001e56 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e50:	4b07      	ldr	r3, [pc, #28]	; (8001e70 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e52:	623b      	str	r3, [r7, #32]
      break;
 8001e54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e56:	6a3b      	ldr	r3, [r7, #32]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3728      	adds	r7, #40	; 0x28
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bc90      	pop	{r4, r7}
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	08003534 	.word	0x08003534
 8001e68:	08003544 	.word	0x08003544
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	007a1200 	.word	0x007a1200
 8001e74:	003d0900 	.word	0x003d0900

08001e78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e7c:	4b02      	ldr	r3, [pc, #8]	; (8001e88 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bc80      	pop	{r7}
 8001e86:	4770      	bx	lr
 8001e88:	20000000 	.word	0x20000000

08001e8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e90:	f7ff fff2 	bl	8001e78 <HAL_RCC_GetHCLKFreq>
 8001e94:	4601      	mov	r1, r0
 8001e96:	4b05      	ldr	r3, [pc, #20]	; (8001eac <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	0a1b      	lsrs	r3, r3, #8
 8001e9c:	f003 0307 	and.w	r3, r3, #7
 8001ea0:	4a03      	ldr	r2, [pc, #12]	; (8001eb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ea2:	5cd3      	ldrb	r3, [r2, r3]
 8001ea4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	08003568 	.word	0x08003568

08001eb4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	220f      	movs	r2, #15
 8001ec2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ec4:	4b11      	ldr	r3, [pc, #68]	; (8001f0c <HAL_RCC_GetClockConfig+0x58>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f003 0203 	and.w	r2, r3, #3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001ed0:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <HAL_RCC_GetClockConfig+0x58>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001edc:	4b0b      	ldr	r3, [pc, #44]	; (8001f0c <HAL_RCC_GetClockConfig+0x58>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001ee8:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <HAL_RCC_GetClockConfig+0x58>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	08db      	lsrs	r3, r3, #3
 8001eee:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001ef6:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <HAL_RCC_GetClockConfig+0x5c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0207 	and.w	r2, r3, #7
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	40022000 	.word	0x40022000

08001f14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f1c:	4b0a      	ldr	r3, [pc, #40]	; (8001f48 <RCC_Delay+0x34>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a0a      	ldr	r2, [pc, #40]	; (8001f4c <RCC_Delay+0x38>)
 8001f22:	fba2 2303 	umull	r2, r3, r2, r3
 8001f26:	0a5b      	lsrs	r3, r3, #9
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	fb02 f303 	mul.w	r3, r2, r3
 8001f2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f30:	bf00      	nop
  }
  while (Delay --);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	1e5a      	subs	r2, r3, #1
 8001f36:	60fa      	str	r2, [r7, #12]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1f9      	bne.n	8001f30 <RCC_Delay+0x1c>
}
 8001f3c:	bf00      	nop
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bc80      	pop	{r7}
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	20000000 	.word	0x20000000
 8001f4c:	10624dd3 	.word	0x10624dd3

08001f50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d101      	bne.n	8001f62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e01d      	b.n	8001f9e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d106      	bne.n	8001f7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f000 f815 	bl	8001fa6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2202      	movs	r2, #2
 8001f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	3304      	adds	r3, #4
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4610      	mov	r0, r2
 8001f90:	f000 f962 	bl	8002258 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3708      	adds	r7, #8
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	b083      	sub	sp, #12
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr

08001fb8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68da      	ldr	r2, [r3, #12]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f042 0201 	orr.w	r2, r2, #1
 8001fce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	f003 0307 	and.w	r3, r3, #7
 8001fda:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2b06      	cmp	r3, #6
 8001fe0:	d007      	beq.n	8001ff2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f042 0201 	orr.w	r2, r2, #1
 8001ff0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3714      	adds	r7, #20
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr

08001ffe <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b082      	sub	sp, #8
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	691b      	ldr	r3, [r3, #16]
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	2b02      	cmp	r3, #2
 8002012:	d122      	bne.n	800205a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b02      	cmp	r3, #2
 8002020:	d11b      	bne.n	800205a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f06f 0202 	mvn.w	r2, #2
 800202a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	f003 0303 	and.w	r3, r3, #3
 800203c:	2b00      	cmp	r3, #0
 800203e:	d003      	beq.n	8002048 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f000 f8ed 	bl	8002220 <HAL_TIM_IC_CaptureCallback>
 8002046:	e005      	b.n	8002054 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f000 f8e0 	bl	800220e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 f8ef 	bl	8002232 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	691b      	ldr	r3, [r3, #16]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b04      	cmp	r3, #4
 8002066:	d122      	bne.n	80020ae <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	f003 0304 	and.w	r3, r3, #4
 8002072:	2b04      	cmp	r3, #4
 8002074:	d11b      	bne.n	80020ae <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f06f 0204 	mvn.w	r2, #4
 800207e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2202      	movs	r2, #2
 8002084:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002090:	2b00      	cmp	r3, #0
 8002092:	d003      	beq.n	800209c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 f8c3 	bl	8002220 <HAL_TIM_IC_CaptureCallback>
 800209a:	e005      	b.n	80020a8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 f8b6 	bl	800220e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f000 f8c5 	bl	8002232 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	691b      	ldr	r3, [r3, #16]
 80020b4:	f003 0308 	and.w	r3, r3, #8
 80020b8:	2b08      	cmp	r3, #8
 80020ba:	d122      	bne.n	8002102 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	f003 0308 	and.w	r3, r3, #8
 80020c6:	2b08      	cmp	r3, #8
 80020c8:	d11b      	bne.n	8002102 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f06f 0208 	mvn.w	r2, #8
 80020d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2204      	movs	r2, #4
 80020d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	69db      	ldr	r3, [r3, #28]
 80020e0:	f003 0303 	and.w	r3, r3, #3
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d003      	beq.n	80020f0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 f899 	bl	8002220 <HAL_TIM_IC_CaptureCallback>
 80020ee:	e005      	b.n	80020fc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f000 f88c 	bl	800220e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f000 f89b 	bl	8002232 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	691b      	ldr	r3, [r3, #16]
 8002108:	f003 0310 	and.w	r3, r3, #16
 800210c:	2b10      	cmp	r3, #16
 800210e:	d122      	bne.n	8002156 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	f003 0310 	and.w	r3, r3, #16
 800211a:	2b10      	cmp	r3, #16
 800211c:	d11b      	bne.n	8002156 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f06f 0210 	mvn.w	r2, #16
 8002126:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2208      	movs	r2, #8
 800212c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	69db      	ldr	r3, [r3, #28]
 8002134:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002138:	2b00      	cmp	r3, #0
 800213a:	d003      	beq.n	8002144 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f000 f86f 	bl	8002220 <HAL_TIM_IC_CaptureCallback>
 8002142:	e005      	b.n	8002150 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	f000 f862 	bl	800220e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 f871 	bl	8002232 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	2b01      	cmp	r3, #1
 8002162:	d10e      	bne.n	8002182 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b01      	cmp	r3, #1
 8002170:	d107      	bne.n	8002182 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f06f 0201 	mvn.w	r2, #1
 800217a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f7fe fcdb 	bl	8000b38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	691b      	ldr	r3, [r3, #16]
 8002188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800218c:	2b80      	cmp	r3, #128	; 0x80
 800218e:	d10e      	bne.n	80021ae <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800219a:	2b80      	cmp	r3, #128	; 0x80
 800219c:	d107      	bne.n	80021ae <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80021a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f000 f8c0 	bl	800232e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	691b      	ldr	r3, [r3, #16]
 80021b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021b8:	2b40      	cmp	r3, #64	; 0x40
 80021ba:	d10e      	bne.n	80021da <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021c6:	2b40      	cmp	r3, #64	; 0x40
 80021c8:	d107      	bne.n	80021da <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f000 f835 	bl	8002244 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	691b      	ldr	r3, [r3, #16]
 80021e0:	f003 0320 	and.w	r3, r3, #32
 80021e4:	2b20      	cmp	r3, #32
 80021e6:	d10e      	bne.n	8002206 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	68db      	ldr	r3, [r3, #12]
 80021ee:	f003 0320 	and.w	r3, r3, #32
 80021f2:	2b20      	cmp	r3, #32
 80021f4:	d107      	bne.n	8002206 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f06f 0220 	mvn.w	r2, #32
 80021fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 f88b 	bl	800231c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002206:	bf00      	nop
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002216:	bf00      	nop
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr

08002220 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	bc80      	pop	{r7}
 8002230:	4770      	bx	lr

08002232 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002232:	b480      	push	{r7}
 8002234:	b083      	sub	sp, #12
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	bc80      	pop	{r7}
 8002242:	4770      	bx	lr

08002244 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	bc80      	pop	{r7}
 8002254:	4770      	bx	lr
	...

08002258 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4a29      	ldr	r2, [pc, #164]	; (8002310 <TIM_Base_SetConfig+0xb8>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d00b      	beq.n	8002288 <TIM_Base_SetConfig+0x30>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002276:	d007      	beq.n	8002288 <TIM_Base_SetConfig+0x30>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a26      	ldr	r2, [pc, #152]	; (8002314 <TIM_Base_SetConfig+0xbc>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d003      	beq.n	8002288 <TIM_Base_SetConfig+0x30>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a25      	ldr	r2, [pc, #148]	; (8002318 <TIM_Base_SetConfig+0xc0>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d108      	bne.n	800229a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800228e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	4313      	orrs	r3, r2
 8002298:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a1c      	ldr	r2, [pc, #112]	; (8002310 <TIM_Base_SetConfig+0xb8>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d00b      	beq.n	80022ba <TIM_Base_SetConfig+0x62>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022a8:	d007      	beq.n	80022ba <TIM_Base_SetConfig+0x62>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a19      	ldr	r2, [pc, #100]	; (8002314 <TIM_Base_SetConfig+0xbc>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d003      	beq.n	80022ba <TIM_Base_SetConfig+0x62>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a18      	ldr	r2, [pc, #96]	; (8002318 <TIM_Base_SetConfig+0xc0>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d108      	bne.n	80022cc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	695b      	ldr	r3, [r3, #20]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	68fa      	ldr	r2, [r7, #12]
 80022de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	689a      	ldr	r2, [r3, #8]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	4a07      	ldr	r2, [pc, #28]	; (8002310 <TIM_Base_SetConfig+0xb8>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d103      	bne.n	8002300 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	691a      	ldr	r2, [r3, #16]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	615a      	str	r2, [r3, #20]
}
 8002306:	bf00      	nop
 8002308:	3714      	adds	r7, #20
 800230a:	46bd      	mov	sp, r7
 800230c:	bc80      	pop	{r7}
 800230e:	4770      	bx	lr
 8002310:	40012c00 	.word	0x40012c00
 8002314:	40000400 	.word	0x40000400
 8002318:	40000800 	.word	0x40000800

0800231c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	bc80      	pop	{r7}
 800232c:	4770      	bx	lr

0800232e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800232e:	b480      	push	{r7}
 8002330:	b083      	sub	sp, #12
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002336:	bf00      	nop
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr

08002340 <LL_DMA_ConfigTransfer>:
{
 8002340:	b480      	push	{r7}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	3b01      	subs	r3, #1
 8002350:	4a0c      	ldr	r2, [pc, #48]	; (8002384 <LL_DMA_ConfigTransfer+0x44>)
 8002352:	5cd3      	ldrb	r3, [r2, r3]
 8002354:	461a      	mov	r2, r3
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	4413      	add	r3, r2
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002360:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002364:	68ba      	ldr	r2, [r7, #8]
 8002366:	3a01      	subs	r2, #1
 8002368:	4906      	ldr	r1, [pc, #24]	; (8002384 <LL_DMA_ConfigTransfer+0x44>)
 800236a:	5c8a      	ldrb	r2, [r1, r2]
 800236c:	4611      	mov	r1, r2
 800236e:	68fa      	ldr	r2, [r7, #12]
 8002370:	440a      	add	r2, r1
 8002372:	4611      	mov	r1, r2
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	4313      	orrs	r3, r2
 8002378:	600b      	str	r3, [r1, #0]
}
 800237a:	bf00      	nop
 800237c:	3714      	adds	r7, #20
 800237e:	46bd      	mov	sp, r7
 8002380:	bc80      	pop	{r7}
 8002382:	4770      	bx	lr
 8002384:	08003570 	.word	0x08003570

08002388 <LL_DMA_SetDataLength>:
{
 8002388:	b480      	push	{r7}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	3b01      	subs	r3, #1
 8002398:	4a0b      	ldr	r2, [pc, #44]	; (80023c8 <LL_DMA_SetDataLength+0x40>)
 800239a:	5cd3      	ldrb	r3, [r2, r3]
 800239c:	461a      	mov	r2, r3
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	4413      	add	r3, r2
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	0c1b      	lsrs	r3, r3, #16
 80023a6:	041b      	lsls	r3, r3, #16
 80023a8:	68ba      	ldr	r2, [r7, #8]
 80023aa:	3a01      	subs	r2, #1
 80023ac:	4906      	ldr	r1, [pc, #24]	; (80023c8 <LL_DMA_SetDataLength+0x40>)
 80023ae:	5c8a      	ldrb	r2, [r1, r2]
 80023b0:	4611      	mov	r1, r2
 80023b2:	68fa      	ldr	r2, [r7, #12]
 80023b4:	440a      	add	r2, r1
 80023b6:	4611      	mov	r1, r2
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	604b      	str	r3, [r1, #4]
}
 80023be:	bf00      	nop
 80023c0:	3714      	adds	r7, #20
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr
 80023c8:	08003570 	.word	0x08003570

080023cc <LL_DMA_SetMemoryAddress>:
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	3b01      	subs	r3, #1
 80023dc:	4a06      	ldr	r2, [pc, #24]	; (80023f8 <LL_DMA_SetMemoryAddress+0x2c>)
 80023de:	5cd3      	ldrb	r3, [r2, r3]
 80023e0:	461a      	mov	r2, r3
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	4413      	add	r3, r2
 80023e6:	461a      	mov	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	60d3      	str	r3, [r2, #12]
}
 80023ec:	bf00      	nop
 80023ee:	3714      	adds	r7, #20
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bc80      	pop	{r7}
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	08003570 	.word	0x08003570

080023fc <LL_DMA_SetPeriphAddress>:
{
 80023fc:	b480      	push	{r7}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	3b01      	subs	r3, #1
 800240c:	4a06      	ldr	r2, [pc, #24]	; (8002428 <LL_DMA_SetPeriphAddress+0x2c>)
 800240e:	5cd3      	ldrb	r3, [r2, r3]
 8002410:	461a      	mov	r2, r3
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	4413      	add	r3, r2
 8002416:	461a      	mov	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6093      	str	r3, [r2, #8]
}
 800241c:	bf00      	nop
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	bc80      	pop	{r7}
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	08003570 	.word	0x08003570

0800242c <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction | \
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction | \
 8002440:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 8002446:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800244c:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 8002452:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 8002458:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction | \
 800245e:	4313      	orrs	r3, r2
 8002460:	461a      	mov	r2, r3
 8002462:	68b9      	ldr	r1, [r7, #8]
 8002464:	68f8      	ldr	r0, [r7, #12]
 8002466:	f7ff ff6b 	bl	8002340 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	461a      	mov	r2, r3
 8002470:	68b9      	ldr	r1, [r7, #8]
 8002472:	68f8      	ldr	r0, [r7, #12]
 8002474:	f7ff ffaa 	bl	80023cc <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	461a      	mov	r2, r3
 800247e:	68b9      	ldr	r1, [r7, #8]
 8002480:	68f8      	ldr	r0, [r7, #12]
 8002482:	f7ff ffbb 	bl	80023fc <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	461a      	mov	r2, r3
 800248c:	68b9      	ldr	r1, [r7, #8]
 800248e:	68f8      	ldr	r0, [r7, #12]
 8002490:	f7ff ff7a 	bl	8002388 <LL_DMA_SetDataLength>

  return SUCCESS;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <LL_DMA_StructInit>:
  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800249e:	b480      	push	{r7}
 80024a0:	b083      	sub	sp, #12
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	605a      	str	r2, [r3, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	609a      	str	r2, [r3, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	60da      	str	r2, [r3, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	611a      	str	r2, [r3, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	615a      	str	r2, [r3, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	619a      	str	r2, [r3, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	61da      	str	r2, [r3, #28]
  DMA_InitStruct->NbData                 = 0x00000000U;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	621a      	str	r2, [r3, #32]
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	625a      	str	r2, [r3, #36]	; 0x24
}
 80024e2:	bf00      	nop
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bc80      	pop	{r7}
 80024ea:	4770      	bx	lr

080024ec <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_OUTPUT
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80024ec:	b490      	push	{r4, r7}
 80024ee:	b088      	sub	sp, #32
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	461a      	mov	r2, r3
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	0e1b      	lsrs	r3, r3, #24
 8002500:	4413      	add	r3, r2
 8002502:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8002504:	6822      	ldr	r2, [r4, #0]
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	fa93 f3a3 	rbit	r3, r3
 8002510:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	fab3 f383 	clz	r3, r3
 8002518:	b2db      	uxtb	r3, r3
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	210f      	movs	r1, #15
 800251e:	fa01 f303 	lsl.w	r3, r1, r3
 8002522:	43db      	mvns	r3, r3
 8002524:	401a      	ands	r2, r3
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	fa93 f3a3 	rbit	r3, r3
 8002530:	61bb      	str	r3, [r7, #24]
  return result;
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	fab3 f383 	clz	r3, r3
 8002538:	b2db      	uxtb	r3, r3
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	6879      	ldr	r1, [r7, #4]
 800253e:	fa01 f303 	lsl.w	r3, r1, r3
 8002542:	4313      	orrs	r3, r2
 8002544:	6023      	str	r3, [r4, #0]
}
 8002546:	bf00      	nop
 8002548:	3720      	adds	r7, #32
 800254a:	46bd      	mov	sp, r7
 800254c:	bc90      	pop	{r4, r7}
 800254e:	4770      	bx	lr

08002550 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8002550:	b490      	push	{r4, r7}
 8002552:	b088      	sub	sp, #32
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	461a      	mov	r2, r3
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	0e1b      	lsrs	r3, r3, #24
 8002564:	4413      	add	r3, r2
 8002566:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8002568:	6822      	ldr	r2, [r4, #0]
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	fa93 f3a3 	rbit	r3, r3
 8002574:	613b      	str	r3, [r7, #16]
  return result;
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	fab3 f383 	clz	r3, r3
 800257c:	b2db      	uxtb	r3, r3
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	2103      	movs	r1, #3
 8002582:	fa01 f303 	lsl.w	r3, r1, r3
 8002586:	43db      	mvns	r3, r3
 8002588:	401a      	ands	r2, r3
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	fa93 f3a3 	rbit	r3, r3
 8002594:	61bb      	str	r3, [r7, #24]
  return result;
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	fab3 f383 	clz	r3, r3
 800259c:	b2db      	uxtb	r3, r3
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	6879      	ldr	r1, [r7, #4]
 80025a2:	fa01 f303 	lsl.w	r3, r1, r3
 80025a6:	4313      	orrs	r3, r2
 80025a8:	6023      	str	r3, [r4, #0]
             (Speed << (POSITION_VAL(Pin) * 4U)));
}
 80025aa:	bf00      	nop
 80025ac:	3720      	adds	r7, #32
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc90      	pop	{r4, r7}
 80025b2:	4770      	bx	lr

080025b4 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputType)
{
 80025b4:	b490      	push	{r4, r7}
 80025b6:	b088      	sub	sp, #32
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	461a      	mov	r2, r3
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	0e1b      	lsrs	r3, r3, #24
 80025c8:	4413      	add	r3, r2
 80025ca:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 80025cc:	6822      	ldr	r2, [r4, #0]
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	fa93 f3a3 	rbit	r3, r3
 80025d8:	613b      	str	r3, [r7, #16]
  return result;
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	fab3 f383 	clz	r3, r3
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	2104      	movs	r1, #4
 80025e6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ea:	43db      	mvns	r3, r3
 80025ec:	401a      	ands	r2, r3
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	fa93 f3a3 	rbit	r3, r3
 80025f8:	61bb      	str	r3, [r7, #24]
  return result;
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	fab3 f383 	clz	r3, r3
 8002600:	b2db      	uxtb	r3, r3
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	6879      	ldr	r1, [r7, #4]
 8002606:	fa01 f303 	lsl.w	r3, r1, r3
 800260a:	4313      	orrs	r3, r2
 800260c:	6023      	str	r3, [r4, #0]
             (OutputType << (POSITION_VAL(Pin) * 4U)));
}
 800260e:	bf00      	nop
 8002610:	3720      	adds	r7, #32
 8002612:	46bd      	mov	sp, r7
 8002614:	bc90      	pop	{r4, r7}
 8002616:	4770      	bx	lr

08002618 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_DOWN
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8002618:	b480      	push	{r7}
 800261a:	b087      	sub	sp, #28
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	68da      	ldr	r2, [r3, #12]
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	0a1b      	lsrs	r3, r3, #8
 800262c:	43db      	mvns	r3, r3
 800262e:	401a      	ands	r2, r3
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	0a1b      	lsrs	r3, r3, #8
 8002634:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	fa93 f3a3 	rbit	r3, r3
 800263c:	613b      	str	r3, [r7, #16]
  return result;
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	fab3 f383 	clz	r3, r3
 8002644:	b2db      	uxtb	r3, r3
 8002646:	4619      	mov	r1, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	408b      	lsls	r3, r1
 800264c:	431a      	orrs	r2, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	60da      	str	r2, [r3, #12]
}
 8002652:	bf00      	nop
 8002654:	371c      	adds	r7, #28
 8002656:	46bd      	mov	sp, r7
 8002658:	bc80      	pop	{r7}
 800265a:	4770      	bx	lr

0800265c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b088      	sub	sp, #32
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	021b      	lsls	r3, r3, #8
 800266c:	0c1b      	lsrs	r3, r3, #16
 800266e:	617b      	str	r3, [r7, #20]
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	fa93 f3a3 	rbit	r3, r3
 800267a:	60fb      	str	r3, [r7, #12]
  return result;
 800267c:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 800267e:	fab3 f383 	clz	r3, r3
 8002682:	b2db      	uxtb	r3, r3
 8002684:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 8002686:	e040      	b.n	800270a <LL_GPIO_Init+0xae>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 8002688:	2201      	movs	r2, #1
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	409a      	lsls	r2, r3
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	4013      	ands	r3, r2
 8002692:	2b00      	cmp	r3, #0
 8002694:	d036      	beq.n	8002704 <LL_GPIO_Init+0xa8>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	2b07      	cmp	r3, #7
 800269a:	d806      	bhi.n	80026aa <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 800269c:	f240 1201 	movw	r2, #257	; 0x101
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	61bb      	str	r3, [r7, #24]
 80026a8:	e008      	b.n	80026bc <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	3b08      	subs	r3, #8
 80026ae:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80026ba:	61bb      	str	r3, [r7, #24]
      /* Check Pin Mode and Pin Pull parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	461a      	mov	r2, r3
 80026c2:	69b9      	ldr	r1, [r7, #24]
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	f7ff ff11 	bl	80024ec <LL_GPIO_SetPinMode>

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	461a      	mov	r2, r3
 80026d0:	69b9      	ldr	r1, [r7, #24]
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7ff ffa0 	bl	8002618 <LL_GPIO_SetPinPull>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d003      	beq.n	80026e8 <LL_GPIO_Init+0x8c>
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	2b09      	cmp	r3, #9
 80026e6:	d10d      	bne.n	8002704 <LL_GPIO_Init+0xa8>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	461a      	mov	r2, r3
 80026ee:	69b9      	ldr	r1, [r7, #24]
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f7ff ff2d 	bl	8002550 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	461a      	mov	r2, r3
 80026fc:	69b9      	ldr	r1, [r7, #24]
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7ff ff58 	bl	80025b4 <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	3301      	adds	r3, #1
 8002708:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 800270a:	697a      	ldr	r2, [r7, #20]
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	fa22 f303 	lsr.w	r3, r2, r3
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1b8      	bne.n	8002688 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8002716:	2300      	movs	r3, #0
}
 8002718:	4618      	mov	r0, r3
 800271a:	3720      	adds	r7, #32
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002724:	4b03      	ldr	r3, [pc, #12]	; (8002734 <LL_RCC_GetSysClkSource+0x14>)
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f003 030c 	and.w	r3, r3, #12
}
 800272c:	4618      	mov	r0, r3
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr
 8002734:	40021000 	.word	0x40021000

08002738 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800273c:	4b03      	ldr	r3, [pc, #12]	; (800274c <LL_RCC_GetAHBPrescaler+0x14>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002744:	4618      	mov	r0, r3
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr
 800274c:	40021000 	.word	0x40021000

08002750 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002754:	4b03      	ldr	r3, [pc, #12]	; (8002764 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800275c:	4618      	mov	r0, r3
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr
 8002764:	40021000 	.word	0x40021000

08002768 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800276c:	4b03      	ldr	r3, [pc, #12]	; (800277c <LL_RCC_GetAPB2Prescaler+0x14>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8002774:	4618      	mov	r0, r3
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr
 800277c:	40021000 	.word	0x40021000

08002780 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  register uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  register uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8002784:	4b03      	ldr	r3, [pc, #12]	; (8002794 <LL_RCC_PLL_GetMainSource+0x14>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 800278c:	4618      	mov	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr
 8002794:	40021000 	.word	0x40021000

08002798 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 800279c:	4b03      	ldr	r3, [pc, #12]	; (80027ac <LL_RCC_PLL_GetMultiplicator+0x14>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr
 80027ac:	40021000 	.word	0x40021000

080027b0 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 80027b4:	4b04      	ldr	r3, [pc, #16]	; (80027c8 <LL_RCC_PLL_GetPrediv+0x18>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	0c5b      	lsrs	r3, r3, #17
 80027ba:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 80027be:	4618      	mov	r0, r3
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bc80      	pop	{r7}
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	40021000 	.word	0x40021000

080027cc <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80027d4:	f000 f820 	bl	8002818 <RCC_GetSystemClockFreq>
 80027d8:	4602      	mov	r2, r0
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f000 f83a 	bl	800285c <RCC_GetHCLKClockFreq>
 80027e8:	4602      	mov	r2, r0
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f000 f848 	bl	8002888 <RCC_GetPCLK1ClockFreq>
 80027f8:	4602      	mov	r2, r0
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	4618      	mov	r0, r3
 8002804:	f000 f854 	bl	80028b0 <RCC_GetPCLK2ClockFreq>
 8002808:	4602      	mov	r2, r0
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	60da      	str	r2, [r3, #12]
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
	...

08002818 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800281e:	2300      	movs	r3, #0
 8002820:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002822:	f7ff ff7d 	bl	8002720 <LL_RCC_GetSysClkSource>
 8002826:	4603      	mov	r3, r0
 8002828:	2b04      	cmp	r3, #4
 800282a:	d006      	beq.n	800283a <RCC_GetSystemClockFreq+0x22>
 800282c:	2b08      	cmp	r3, #8
 800282e:	d007      	beq.n	8002840 <RCC_GetSystemClockFreq+0x28>
 8002830:	2b00      	cmp	r3, #0
 8002832:	d109      	bne.n	8002848 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002834:	4b08      	ldr	r3, [pc, #32]	; (8002858 <RCC_GetSystemClockFreq+0x40>)
 8002836:	607b      	str	r3, [r7, #4]
      break;
 8002838:	e009      	b.n	800284e <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800283a:	4b07      	ldr	r3, [pc, #28]	; (8002858 <RCC_GetSystemClockFreq+0x40>)
 800283c:	607b      	str	r3, [r7, #4]
      break;
 800283e:	e006      	b.n	800284e <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8002840:	f000 f84a 	bl	80028d8 <RCC_PLL_GetFreqDomain_SYS>
 8002844:	6078      	str	r0, [r7, #4]
      break;
 8002846:	e002      	b.n	800284e <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 8002848:	4b03      	ldr	r3, [pc, #12]	; (8002858 <RCC_GetSystemClockFreq+0x40>)
 800284a:	607b      	str	r3, [r7, #4]
      break;
 800284c:	bf00      	nop
  }

  return frequency;
 800284e:	687b      	ldr	r3, [r7, #4]
}
 8002850:	4618      	mov	r0, r3
 8002852:	3708      	adds	r7, #8
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	007a1200 	.word	0x007a1200

0800285c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002864:	f7ff ff68 	bl	8002738 <LL_RCC_GetAHBPrescaler>
 8002868:	4603      	mov	r3, r0
 800286a:	091b      	lsrs	r3, r3, #4
 800286c:	f003 030f 	and.w	r3, r3, #15
 8002870:	4a04      	ldr	r2, [pc, #16]	; (8002884 <RCC_GetHCLKClockFreq+0x28>)
 8002872:	5cd3      	ldrb	r3, [r2, r3]
 8002874:	461a      	mov	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	40d3      	lsrs	r3, r2
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	08003558 	.word	0x08003558

08002888 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002890:	f7ff ff5e 	bl	8002750 <LL_RCC_GetAPB1Prescaler>
 8002894:	4603      	mov	r3, r0
 8002896:	0a1b      	lsrs	r3, r3, #8
 8002898:	4a04      	ldr	r2, [pc, #16]	; (80028ac <RCC_GetPCLK1ClockFreq+0x24>)
 800289a:	5cd3      	ldrb	r3, [r2, r3]
 800289c:	461a      	mov	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	40d3      	lsrs	r3, r2
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	08003568 	.word	0x08003568

080028b0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80028b8:	f7ff ff56 	bl	8002768 <LL_RCC_GetAPB2Prescaler>
 80028bc:	4603      	mov	r3, r0
 80028be:	0adb      	lsrs	r3, r3, #11
 80028c0:	4a04      	ldr	r2, [pc, #16]	; (80028d4 <RCC_GetPCLK2ClockFreq+0x24>)
 80028c2:	5cd3      	ldrb	r3, [r2, r3]
 80028c4:	461a      	mov	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	40d3      	lsrs	r3, r2
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	08003568 	.word	0x08003568

080028d8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80028de:	2300      	movs	r3, #0
 80028e0:	607b      	str	r3, [r7, #4]
 80028e2:	2300      	movs	r3, #0
 80028e4:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80028e6:	f7ff ff4b 	bl	8002780 <LL_RCC_PLL_GetMainSource>
 80028ea:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <RCC_PLL_GetFreqDomain_SYS+0x22>
 80028f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028f6:	d003      	beq.n	8002900 <RCC_PLL_GetFreqDomain_SYS+0x28>
 80028f8:	e00b      	b.n	8002912 <RCC_PLL_GetFreqDomain_SYS+0x3a>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 80028fa:	4b0d      	ldr	r3, [pc, #52]	; (8002930 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 80028fc:	607b      	str	r3, [r7, #4]
      break;
 80028fe:	e00b      	b.n	8002918 <RCC_PLL_GetFreqDomain_SYS+0x40>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8002900:	f7ff ff56 	bl	80027b0 <LL_RCC_PLL_GetPrediv>
 8002904:	4603      	mov	r3, r0
 8002906:	3301      	adds	r3, #1
 8002908:	4a0a      	ldr	r2, [pc, #40]	; (8002934 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800290a:	fbb2 f3f3 	udiv	r3, r2, r3
 800290e:	607b      	str	r3, [r7, #4]
      break;
 8002910:	e002      	b.n	8002918 <RCC_PLL_GetFreqDomain_SYS+0x40>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8002912:	4b07      	ldr	r3, [pc, #28]	; (8002930 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 8002914:	607b      	str	r3, [r7, #4]
      break;
 8002916:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8002918:	f7ff ff3e 	bl	8002798 <LL_RCC_PLL_GetMultiplicator>
 800291c:	4603      	mov	r3, r0
 800291e:	0c9b      	lsrs	r3, r3, #18
 8002920:	3302      	adds	r3, #2
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	fb02 f303 	mul.w	r3, r2, r3
}
 8002928:	4618      	mov	r0, r3
 800292a:	3708      	adds	r7, #8
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	003d0900 	.word	0x003d0900
 8002934:	007a1200 	.word	0x007a1200

08002938 <LL_USART_IsEnabled>:
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002948:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800294c:	bf0c      	ite	eq
 800294e:	2301      	moveq	r3, #1
 8002950:	2300      	movne	r3, #0
 8002952:	b2db      	uxtb	r3, r3
}
 8002954:	4618      	mov	r0, r3
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	bc80      	pop	{r7}
 800295c:	4770      	bx	lr

0800295e <LL_USART_SetStopBitsLength>:
{
 800295e:	b480      	push	{r7}
 8002960:	b083      	sub	sp, #12
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
 8002966:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	431a      	orrs	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	611a      	str	r2, [r3, #16]
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr

08002982 <LL_USART_SetHWFlowCtrl>:
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
 800298a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	695b      	ldr	r3, [r3, #20]
 8002990:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	431a      	orrs	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	615a      	str	r2, [r3, #20]
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc80      	pop	{r7}
 80029a4:	4770      	bx	lr
	...

080029a8 <LL_USART_SetBaudRate>:
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80029b4:	68ba      	ldr	r2, [r7, #8]
 80029b6:	4613      	mov	r3, r2
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	4413      	add	r3, r2
 80029bc:	009a      	lsls	r2, r3, #2
 80029be:	441a      	add	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c8:	4a25      	ldr	r2, [pc, #148]	; (8002a60 <LL_USART_SetBaudRate+0xb8>)
 80029ca:	fba2 2303 	umull	r2, r3, r2, r3
 80029ce:	095b      	lsrs	r3, r3, #5
 80029d0:	b29b      	uxth	r3, r3
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	b299      	uxth	r1, r3
 80029d6:	68ba      	ldr	r2, [r7, #8]
 80029d8:	4613      	mov	r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	4413      	add	r3, r2
 80029de:	009a      	lsls	r2, r3, #2
 80029e0:	441a      	add	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80029ea:	4b1d      	ldr	r3, [pc, #116]	; (8002a60 <LL_USART_SetBaudRate+0xb8>)
 80029ec:	fba3 0302 	umull	r0, r3, r3, r2
 80029f0:	095b      	lsrs	r3, r3, #5
 80029f2:	2064      	movs	r0, #100	; 0x64
 80029f4:	fb00 f303 	mul.w	r3, r0, r3
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	011b      	lsls	r3, r3, #4
 80029fc:	3332      	adds	r3, #50	; 0x32
 80029fe:	4a18      	ldr	r2, [pc, #96]	; (8002a60 <LL_USART_SetBaudRate+0xb8>)
 8002a00:	fba2 2303 	umull	r2, r3, r2, r3
 8002a04:	095b      	lsrs	r3, r3, #5
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	440b      	add	r3, r1
 8002a10:	b299      	uxth	r1, r3
 8002a12:	68ba      	ldr	r2, [r7, #8]
 8002a14:	4613      	mov	r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	4413      	add	r3, r2
 8002a1a:	009a      	lsls	r2, r3, #2
 8002a1c:	441a      	add	r2, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a26:	4b0e      	ldr	r3, [pc, #56]	; (8002a60 <LL_USART_SetBaudRate+0xb8>)
 8002a28:	fba3 0302 	umull	r0, r3, r3, r2
 8002a2c:	095b      	lsrs	r3, r3, #5
 8002a2e:	2064      	movs	r0, #100	; 0x64
 8002a30:	fb00 f303 	mul.w	r3, r0, r3
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	011b      	lsls	r3, r3, #4
 8002a38:	3332      	adds	r3, #50	; 0x32
 8002a3a:	4a09      	ldr	r2, [pc, #36]	; (8002a60 <LL_USART_SetBaudRate+0xb8>)
 8002a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a40:	095b      	lsrs	r3, r3, #5
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	f003 030f 	and.w	r3, r3, #15
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	440b      	add	r3, r1
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	461a      	mov	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	609a      	str	r2, [r3, #8]
}
 8002a54:	bf00      	nop
 8002a56:	3714      	adds	r7, #20
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bc80      	pop	{r7}
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	51eb851f 	.word	0x51eb851f

08002a64 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b088      	sub	sp, #32
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002a72:	2300      	movs	r3, #0
 8002a74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f7ff ff5e 	bl	8002938 <LL_USART_IsEnabled>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d145      	bne.n	8002b0e <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002a8a:	f023 030c 	bic.w	r3, r3, #12
 8002a8e:	683a      	ldr	r2, [r7, #0]
 8002a90:	6851      	ldr	r1, [r2, #4]
 8002a92:	683a      	ldr	r2, [r7, #0]
 8002a94:	68d2      	ldr	r2, [r2, #12]
 8002a96:	4311      	orrs	r1, r2
 8002a98:	683a      	ldr	r2, [r7, #0]
 8002a9a:	6912      	ldr	r2, [r2, #16]
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f7ff ff57 	bl	800295e <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	695b      	ldr	r3, [r3, #20]
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7ff ff63 	bl	8002982 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002abc:	f107 0308 	add.w	r3, r7, #8
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7ff fe83 	bl	80027cc <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a13      	ldr	r2, [pc, #76]	; (8002b18 <LL_USART_Init+0xb4>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d102      	bne.n	8002ad4 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	61bb      	str	r3, [r7, #24]
 8002ad2:	e00c      	b.n	8002aee <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a11      	ldr	r2, [pc, #68]	; (8002b1c <LL_USART_Init+0xb8>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d102      	bne.n	8002ae2 <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	61bb      	str	r3, [r7, #24]
 8002ae0:	e005      	b.n	8002aee <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a0e      	ldr	r2, [pc, #56]	; (8002b20 <LL_USART_Init+0xbc>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d101      	bne.n	8002aee <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d00c      	beq.n	8002b0e <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d008      	beq.n	8002b0e <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 8002afc:	2300      	movs	r3, #0
 8002afe:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	461a      	mov	r2, r3
 8002b06:	69b9      	ldr	r1, [r7, #24]
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f7ff ff4d 	bl	80029a8 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002b0e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3720      	adds	r7, #32
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40013800 	.word	0x40013800
 8002b1c:	40004400 	.word	0x40004400
 8002b20:	40004800 	.word	0x40004800

08002b24 <__errno>:
 8002b24:	4b01      	ldr	r3, [pc, #4]	; (8002b2c <__errno+0x8>)
 8002b26:	6818      	ldr	r0, [r3, #0]
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	2000000c 	.word	0x2000000c

08002b30 <__libc_init_array>:
 8002b30:	b570      	push	{r4, r5, r6, lr}
 8002b32:	2500      	movs	r5, #0
 8002b34:	4e0c      	ldr	r6, [pc, #48]	; (8002b68 <__libc_init_array+0x38>)
 8002b36:	4c0d      	ldr	r4, [pc, #52]	; (8002b6c <__libc_init_array+0x3c>)
 8002b38:	1ba4      	subs	r4, r4, r6
 8002b3a:	10a4      	asrs	r4, r4, #2
 8002b3c:	42a5      	cmp	r5, r4
 8002b3e:	d109      	bne.n	8002b54 <__libc_init_array+0x24>
 8002b40:	f000 fc3c 	bl	80033bc <_init>
 8002b44:	2500      	movs	r5, #0
 8002b46:	4e0a      	ldr	r6, [pc, #40]	; (8002b70 <__libc_init_array+0x40>)
 8002b48:	4c0a      	ldr	r4, [pc, #40]	; (8002b74 <__libc_init_array+0x44>)
 8002b4a:	1ba4      	subs	r4, r4, r6
 8002b4c:	10a4      	asrs	r4, r4, #2
 8002b4e:	42a5      	cmp	r5, r4
 8002b50:	d105      	bne.n	8002b5e <__libc_init_array+0x2e>
 8002b52:	bd70      	pop	{r4, r5, r6, pc}
 8002b54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b58:	4798      	blx	r3
 8002b5a:	3501      	adds	r5, #1
 8002b5c:	e7ee      	b.n	8002b3c <__libc_init_array+0xc>
 8002b5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b62:	4798      	blx	r3
 8002b64:	3501      	adds	r5, #1
 8002b66:	e7f2      	b.n	8002b4e <__libc_init_array+0x1e>
 8002b68:	080035ac 	.word	0x080035ac
 8002b6c:	080035ac 	.word	0x080035ac
 8002b70:	080035ac 	.word	0x080035ac
 8002b74:	080035b0 	.word	0x080035b0

08002b78 <memset>:
 8002b78:	4603      	mov	r3, r0
 8002b7a:	4402      	add	r2, r0
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d100      	bne.n	8002b82 <memset+0xa>
 8002b80:	4770      	bx	lr
 8002b82:	f803 1b01 	strb.w	r1, [r3], #1
 8002b86:	e7f9      	b.n	8002b7c <memset+0x4>

08002b88 <siprintf>:
 8002b88:	b40e      	push	{r1, r2, r3}
 8002b8a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002b8e:	b500      	push	{lr}
 8002b90:	b09c      	sub	sp, #112	; 0x70
 8002b92:	ab1d      	add	r3, sp, #116	; 0x74
 8002b94:	9002      	str	r0, [sp, #8]
 8002b96:	9006      	str	r0, [sp, #24]
 8002b98:	9107      	str	r1, [sp, #28]
 8002b9a:	9104      	str	r1, [sp, #16]
 8002b9c:	4808      	ldr	r0, [pc, #32]	; (8002bc0 <siprintf+0x38>)
 8002b9e:	4909      	ldr	r1, [pc, #36]	; (8002bc4 <siprintf+0x3c>)
 8002ba0:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ba4:	9105      	str	r1, [sp, #20]
 8002ba6:	6800      	ldr	r0, [r0, #0]
 8002ba8:	a902      	add	r1, sp, #8
 8002baa:	9301      	str	r3, [sp, #4]
 8002bac:	f000 f86e 	bl	8002c8c <_svfiprintf_r>
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	9b02      	ldr	r3, [sp, #8]
 8002bb4:	701a      	strb	r2, [r3, #0]
 8002bb6:	b01c      	add	sp, #112	; 0x70
 8002bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8002bbc:	b003      	add	sp, #12
 8002bbe:	4770      	bx	lr
 8002bc0:	2000000c 	.word	0x2000000c
 8002bc4:	ffff0208 	.word	0xffff0208

08002bc8 <strcpy>:
 8002bc8:	4603      	mov	r3, r0
 8002bca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002bce:	f803 2b01 	strb.w	r2, [r3], #1
 8002bd2:	2a00      	cmp	r2, #0
 8002bd4:	d1f9      	bne.n	8002bca <strcpy+0x2>
 8002bd6:	4770      	bx	lr

08002bd8 <__ssputs_r>:
 8002bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002bdc:	688e      	ldr	r6, [r1, #8]
 8002bde:	4682      	mov	sl, r0
 8002be0:	429e      	cmp	r6, r3
 8002be2:	460c      	mov	r4, r1
 8002be4:	4690      	mov	r8, r2
 8002be6:	4699      	mov	r9, r3
 8002be8:	d837      	bhi.n	8002c5a <__ssputs_r+0x82>
 8002bea:	898a      	ldrh	r2, [r1, #12]
 8002bec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002bf0:	d031      	beq.n	8002c56 <__ssputs_r+0x7e>
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	6825      	ldr	r5, [r4, #0]
 8002bf6:	6909      	ldr	r1, [r1, #16]
 8002bf8:	1a6f      	subs	r7, r5, r1
 8002bfa:	6965      	ldr	r5, [r4, #20]
 8002bfc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002c00:	fb95 f5f3 	sdiv	r5, r5, r3
 8002c04:	f109 0301 	add.w	r3, r9, #1
 8002c08:	443b      	add	r3, r7
 8002c0a:	429d      	cmp	r5, r3
 8002c0c:	bf38      	it	cc
 8002c0e:	461d      	movcc	r5, r3
 8002c10:	0553      	lsls	r3, r2, #21
 8002c12:	d530      	bpl.n	8002c76 <__ssputs_r+0x9e>
 8002c14:	4629      	mov	r1, r5
 8002c16:	f000 fb37 	bl	8003288 <_malloc_r>
 8002c1a:	4606      	mov	r6, r0
 8002c1c:	b950      	cbnz	r0, 8002c34 <__ssputs_r+0x5c>
 8002c1e:	230c      	movs	r3, #12
 8002c20:	f04f 30ff 	mov.w	r0, #4294967295
 8002c24:	f8ca 3000 	str.w	r3, [sl]
 8002c28:	89a3      	ldrh	r3, [r4, #12]
 8002c2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c2e:	81a3      	strh	r3, [r4, #12]
 8002c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c34:	463a      	mov	r2, r7
 8002c36:	6921      	ldr	r1, [r4, #16]
 8002c38:	f000 fab6 	bl	80031a8 <memcpy>
 8002c3c:	89a3      	ldrh	r3, [r4, #12]
 8002c3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002c42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c46:	81a3      	strh	r3, [r4, #12]
 8002c48:	6126      	str	r6, [r4, #16]
 8002c4a:	443e      	add	r6, r7
 8002c4c:	6026      	str	r6, [r4, #0]
 8002c4e:	464e      	mov	r6, r9
 8002c50:	6165      	str	r5, [r4, #20]
 8002c52:	1bed      	subs	r5, r5, r7
 8002c54:	60a5      	str	r5, [r4, #8]
 8002c56:	454e      	cmp	r6, r9
 8002c58:	d900      	bls.n	8002c5c <__ssputs_r+0x84>
 8002c5a:	464e      	mov	r6, r9
 8002c5c:	4632      	mov	r2, r6
 8002c5e:	4641      	mov	r1, r8
 8002c60:	6820      	ldr	r0, [r4, #0]
 8002c62:	f000 faac 	bl	80031be <memmove>
 8002c66:	68a3      	ldr	r3, [r4, #8]
 8002c68:	2000      	movs	r0, #0
 8002c6a:	1b9b      	subs	r3, r3, r6
 8002c6c:	60a3      	str	r3, [r4, #8]
 8002c6e:	6823      	ldr	r3, [r4, #0]
 8002c70:	441e      	add	r6, r3
 8002c72:	6026      	str	r6, [r4, #0]
 8002c74:	e7dc      	b.n	8002c30 <__ssputs_r+0x58>
 8002c76:	462a      	mov	r2, r5
 8002c78:	f000 fb60 	bl	800333c <_realloc_r>
 8002c7c:	4606      	mov	r6, r0
 8002c7e:	2800      	cmp	r0, #0
 8002c80:	d1e2      	bne.n	8002c48 <__ssputs_r+0x70>
 8002c82:	6921      	ldr	r1, [r4, #16]
 8002c84:	4650      	mov	r0, sl
 8002c86:	f000 fab3 	bl	80031f0 <_free_r>
 8002c8a:	e7c8      	b.n	8002c1e <__ssputs_r+0x46>

08002c8c <_svfiprintf_r>:
 8002c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c90:	461d      	mov	r5, r3
 8002c92:	898b      	ldrh	r3, [r1, #12]
 8002c94:	b09d      	sub	sp, #116	; 0x74
 8002c96:	061f      	lsls	r7, r3, #24
 8002c98:	4680      	mov	r8, r0
 8002c9a:	460c      	mov	r4, r1
 8002c9c:	4616      	mov	r6, r2
 8002c9e:	d50f      	bpl.n	8002cc0 <_svfiprintf_r+0x34>
 8002ca0:	690b      	ldr	r3, [r1, #16]
 8002ca2:	b96b      	cbnz	r3, 8002cc0 <_svfiprintf_r+0x34>
 8002ca4:	2140      	movs	r1, #64	; 0x40
 8002ca6:	f000 faef 	bl	8003288 <_malloc_r>
 8002caa:	6020      	str	r0, [r4, #0]
 8002cac:	6120      	str	r0, [r4, #16]
 8002cae:	b928      	cbnz	r0, 8002cbc <_svfiprintf_r+0x30>
 8002cb0:	230c      	movs	r3, #12
 8002cb2:	f8c8 3000 	str.w	r3, [r8]
 8002cb6:	f04f 30ff 	mov.w	r0, #4294967295
 8002cba:	e0c8      	b.n	8002e4e <_svfiprintf_r+0x1c2>
 8002cbc:	2340      	movs	r3, #64	; 0x40
 8002cbe:	6163      	str	r3, [r4, #20]
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	9309      	str	r3, [sp, #36]	; 0x24
 8002cc4:	2320      	movs	r3, #32
 8002cc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002cca:	2330      	movs	r3, #48	; 0x30
 8002ccc:	f04f 0b01 	mov.w	fp, #1
 8002cd0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002cd4:	9503      	str	r5, [sp, #12]
 8002cd6:	4637      	mov	r7, r6
 8002cd8:	463d      	mov	r5, r7
 8002cda:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002cde:	b10b      	cbz	r3, 8002ce4 <_svfiprintf_r+0x58>
 8002ce0:	2b25      	cmp	r3, #37	; 0x25
 8002ce2:	d13e      	bne.n	8002d62 <_svfiprintf_r+0xd6>
 8002ce4:	ebb7 0a06 	subs.w	sl, r7, r6
 8002ce8:	d00b      	beq.n	8002d02 <_svfiprintf_r+0x76>
 8002cea:	4653      	mov	r3, sl
 8002cec:	4632      	mov	r2, r6
 8002cee:	4621      	mov	r1, r4
 8002cf0:	4640      	mov	r0, r8
 8002cf2:	f7ff ff71 	bl	8002bd8 <__ssputs_r>
 8002cf6:	3001      	adds	r0, #1
 8002cf8:	f000 80a4 	beq.w	8002e44 <_svfiprintf_r+0x1b8>
 8002cfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cfe:	4453      	add	r3, sl
 8002d00:	9309      	str	r3, [sp, #36]	; 0x24
 8002d02:	783b      	ldrb	r3, [r7, #0]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	f000 809d 	beq.w	8002e44 <_svfiprintf_r+0x1b8>
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002d14:	9304      	str	r3, [sp, #16]
 8002d16:	9307      	str	r3, [sp, #28]
 8002d18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002d1c:	931a      	str	r3, [sp, #104]	; 0x68
 8002d1e:	462f      	mov	r7, r5
 8002d20:	2205      	movs	r2, #5
 8002d22:	f817 1b01 	ldrb.w	r1, [r7], #1
 8002d26:	4850      	ldr	r0, [pc, #320]	; (8002e68 <_svfiprintf_r+0x1dc>)
 8002d28:	f000 fa30 	bl	800318c <memchr>
 8002d2c:	9b04      	ldr	r3, [sp, #16]
 8002d2e:	b9d0      	cbnz	r0, 8002d66 <_svfiprintf_r+0xda>
 8002d30:	06d9      	lsls	r1, r3, #27
 8002d32:	bf44      	itt	mi
 8002d34:	2220      	movmi	r2, #32
 8002d36:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002d3a:	071a      	lsls	r2, r3, #28
 8002d3c:	bf44      	itt	mi
 8002d3e:	222b      	movmi	r2, #43	; 0x2b
 8002d40:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002d44:	782a      	ldrb	r2, [r5, #0]
 8002d46:	2a2a      	cmp	r2, #42	; 0x2a
 8002d48:	d015      	beq.n	8002d76 <_svfiprintf_r+0xea>
 8002d4a:	462f      	mov	r7, r5
 8002d4c:	2000      	movs	r0, #0
 8002d4e:	250a      	movs	r5, #10
 8002d50:	9a07      	ldr	r2, [sp, #28]
 8002d52:	4639      	mov	r1, r7
 8002d54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d58:	3b30      	subs	r3, #48	; 0x30
 8002d5a:	2b09      	cmp	r3, #9
 8002d5c:	d94d      	bls.n	8002dfa <_svfiprintf_r+0x16e>
 8002d5e:	b1b8      	cbz	r0, 8002d90 <_svfiprintf_r+0x104>
 8002d60:	e00f      	b.n	8002d82 <_svfiprintf_r+0xf6>
 8002d62:	462f      	mov	r7, r5
 8002d64:	e7b8      	b.n	8002cd8 <_svfiprintf_r+0x4c>
 8002d66:	4a40      	ldr	r2, [pc, #256]	; (8002e68 <_svfiprintf_r+0x1dc>)
 8002d68:	463d      	mov	r5, r7
 8002d6a:	1a80      	subs	r0, r0, r2
 8002d6c:	fa0b f000 	lsl.w	r0, fp, r0
 8002d70:	4318      	orrs	r0, r3
 8002d72:	9004      	str	r0, [sp, #16]
 8002d74:	e7d3      	b.n	8002d1e <_svfiprintf_r+0x92>
 8002d76:	9a03      	ldr	r2, [sp, #12]
 8002d78:	1d11      	adds	r1, r2, #4
 8002d7a:	6812      	ldr	r2, [r2, #0]
 8002d7c:	9103      	str	r1, [sp, #12]
 8002d7e:	2a00      	cmp	r2, #0
 8002d80:	db01      	blt.n	8002d86 <_svfiprintf_r+0xfa>
 8002d82:	9207      	str	r2, [sp, #28]
 8002d84:	e004      	b.n	8002d90 <_svfiprintf_r+0x104>
 8002d86:	4252      	negs	r2, r2
 8002d88:	f043 0302 	orr.w	r3, r3, #2
 8002d8c:	9207      	str	r2, [sp, #28]
 8002d8e:	9304      	str	r3, [sp, #16]
 8002d90:	783b      	ldrb	r3, [r7, #0]
 8002d92:	2b2e      	cmp	r3, #46	; 0x2e
 8002d94:	d10c      	bne.n	8002db0 <_svfiprintf_r+0x124>
 8002d96:	787b      	ldrb	r3, [r7, #1]
 8002d98:	2b2a      	cmp	r3, #42	; 0x2a
 8002d9a:	d133      	bne.n	8002e04 <_svfiprintf_r+0x178>
 8002d9c:	9b03      	ldr	r3, [sp, #12]
 8002d9e:	3702      	adds	r7, #2
 8002da0:	1d1a      	adds	r2, r3, #4
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	9203      	str	r2, [sp, #12]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	bfb8      	it	lt
 8002daa:	f04f 33ff 	movlt.w	r3, #4294967295
 8002dae:	9305      	str	r3, [sp, #20]
 8002db0:	4d2e      	ldr	r5, [pc, #184]	; (8002e6c <_svfiprintf_r+0x1e0>)
 8002db2:	2203      	movs	r2, #3
 8002db4:	7839      	ldrb	r1, [r7, #0]
 8002db6:	4628      	mov	r0, r5
 8002db8:	f000 f9e8 	bl	800318c <memchr>
 8002dbc:	b138      	cbz	r0, 8002dce <_svfiprintf_r+0x142>
 8002dbe:	2340      	movs	r3, #64	; 0x40
 8002dc0:	1b40      	subs	r0, r0, r5
 8002dc2:	fa03 f000 	lsl.w	r0, r3, r0
 8002dc6:	9b04      	ldr	r3, [sp, #16]
 8002dc8:	3701      	adds	r7, #1
 8002dca:	4303      	orrs	r3, r0
 8002dcc:	9304      	str	r3, [sp, #16]
 8002dce:	7839      	ldrb	r1, [r7, #0]
 8002dd0:	2206      	movs	r2, #6
 8002dd2:	4827      	ldr	r0, [pc, #156]	; (8002e70 <_svfiprintf_r+0x1e4>)
 8002dd4:	1c7e      	adds	r6, r7, #1
 8002dd6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002dda:	f000 f9d7 	bl	800318c <memchr>
 8002dde:	2800      	cmp	r0, #0
 8002de0:	d038      	beq.n	8002e54 <_svfiprintf_r+0x1c8>
 8002de2:	4b24      	ldr	r3, [pc, #144]	; (8002e74 <_svfiprintf_r+0x1e8>)
 8002de4:	bb13      	cbnz	r3, 8002e2c <_svfiprintf_r+0x1a0>
 8002de6:	9b03      	ldr	r3, [sp, #12]
 8002de8:	3307      	adds	r3, #7
 8002dea:	f023 0307 	bic.w	r3, r3, #7
 8002dee:	3308      	adds	r3, #8
 8002df0:	9303      	str	r3, [sp, #12]
 8002df2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002df4:	444b      	add	r3, r9
 8002df6:	9309      	str	r3, [sp, #36]	; 0x24
 8002df8:	e76d      	b.n	8002cd6 <_svfiprintf_r+0x4a>
 8002dfa:	fb05 3202 	mla	r2, r5, r2, r3
 8002dfe:	2001      	movs	r0, #1
 8002e00:	460f      	mov	r7, r1
 8002e02:	e7a6      	b.n	8002d52 <_svfiprintf_r+0xc6>
 8002e04:	2300      	movs	r3, #0
 8002e06:	250a      	movs	r5, #10
 8002e08:	4619      	mov	r1, r3
 8002e0a:	3701      	adds	r7, #1
 8002e0c:	9305      	str	r3, [sp, #20]
 8002e0e:	4638      	mov	r0, r7
 8002e10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e14:	3a30      	subs	r2, #48	; 0x30
 8002e16:	2a09      	cmp	r2, #9
 8002e18:	d903      	bls.n	8002e22 <_svfiprintf_r+0x196>
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d0c8      	beq.n	8002db0 <_svfiprintf_r+0x124>
 8002e1e:	9105      	str	r1, [sp, #20]
 8002e20:	e7c6      	b.n	8002db0 <_svfiprintf_r+0x124>
 8002e22:	fb05 2101 	mla	r1, r5, r1, r2
 8002e26:	2301      	movs	r3, #1
 8002e28:	4607      	mov	r7, r0
 8002e2a:	e7f0      	b.n	8002e0e <_svfiprintf_r+0x182>
 8002e2c:	ab03      	add	r3, sp, #12
 8002e2e:	9300      	str	r3, [sp, #0]
 8002e30:	4622      	mov	r2, r4
 8002e32:	4b11      	ldr	r3, [pc, #68]	; (8002e78 <_svfiprintf_r+0x1ec>)
 8002e34:	a904      	add	r1, sp, #16
 8002e36:	4640      	mov	r0, r8
 8002e38:	f3af 8000 	nop.w
 8002e3c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002e40:	4681      	mov	r9, r0
 8002e42:	d1d6      	bne.n	8002df2 <_svfiprintf_r+0x166>
 8002e44:	89a3      	ldrh	r3, [r4, #12]
 8002e46:	065b      	lsls	r3, r3, #25
 8002e48:	f53f af35 	bmi.w	8002cb6 <_svfiprintf_r+0x2a>
 8002e4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e4e:	b01d      	add	sp, #116	; 0x74
 8002e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e54:	ab03      	add	r3, sp, #12
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	4622      	mov	r2, r4
 8002e5a:	4b07      	ldr	r3, [pc, #28]	; (8002e78 <_svfiprintf_r+0x1ec>)
 8002e5c:	a904      	add	r1, sp, #16
 8002e5e:	4640      	mov	r0, r8
 8002e60:	f000 f882 	bl	8002f68 <_printf_i>
 8002e64:	e7ea      	b.n	8002e3c <_svfiprintf_r+0x1b0>
 8002e66:	bf00      	nop
 8002e68:	08003577 	.word	0x08003577
 8002e6c:	0800357d 	.word	0x0800357d
 8002e70:	08003581 	.word	0x08003581
 8002e74:	00000000 	.word	0x00000000
 8002e78:	08002bd9 	.word	0x08002bd9

08002e7c <_printf_common>:
 8002e7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e80:	4691      	mov	r9, r2
 8002e82:	461f      	mov	r7, r3
 8002e84:	688a      	ldr	r2, [r1, #8]
 8002e86:	690b      	ldr	r3, [r1, #16]
 8002e88:	4606      	mov	r6, r0
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	bfb8      	it	lt
 8002e8e:	4613      	movlt	r3, r2
 8002e90:	f8c9 3000 	str.w	r3, [r9]
 8002e94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002e98:	460c      	mov	r4, r1
 8002e9a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002e9e:	b112      	cbz	r2, 8002ea6 <_printf_common+0x2a>
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	f8c9 3000 	str.w	r3, [r9]
 8002ea6:	6823      	ldr	r3, [r4, #0]
 8002ea8:	0699      	lsls	r1, r3, #26
 8002eaa:	bf42      	ittt	mi
 8002eac:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002eb0:	3302      	addmi	r3, #2
 8002eb2:	f8c9 3000 	strmi.w	r3, [r9]
 8002eb6:	6825      	ldr	r5, [r4, #0]
 8002eb8:	f015 0506 	ands.w	r5, r5, #6
 8002ebc:	d107      	bne.n	8002ece <_printf_common+0x52>
 8002ebe:	f104 0a19 	add.w	sl, r4, #25
 8002ec2:	68e3      	ldr	r3, [r4, #12]
 8002ec4:	f8d9 2000 	ldr.w	r2, [r9]
 8002ec8:	1a9b      	subs	r3, r3, r2
 8002eca:	42ab      	cmp	r3, r5
 8002ecc:	dc29      	bgt.n	8002f22 <_printf_common+0xa6>
 8002ece:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002ed2:	6822      	ldr	r2, [r4, #0]
 8002ed4:	3300      	adds	r3, #0
 8002ed6:	bf18      	it	ne
 8002ed8:	2301      	movne	r3, #1
 8002eda:	0692      	lsls	r2, r2, #26
 8002edc:	d42e      	bmi.n	8002f3c <_printf_common+0xc0>
 8002ede:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ee2:	4639      	mov	r1, r7
 8002ee4:	4630      	mov	r0, r6
 8002ee6:	47c0      	blx	r8
 8002ee8:	3001      	adds	r0, #1
 8002eea:	d021      	beq.n	8002f30 <_printf_common+0xb4>
 8002eec:	6823      	ldr	r3, [r4, #0]
 8002eee:	68e5      	ldr	r5, [r4, #12]
 8002ef0:	f003 0306 	and.w	r3, r3, #6
 8002ef4:	2b04      	cmp	r3, #4
 8002ef6:	bf18      	it	ne
 8002ef8:	2500      	movne	r5, #0
 8002efa:	f8d9 2000 	ldr.w	r2, [r9]
 8002efe:	f04f 0900 	mov.w	r9, #0
 8002f02:	bf08      	it	eq
 8002f04:	1aad      	subeq	r5, r5, r2
 8002f06:	68a3      	ldr	r3, [r4, #8]
 8002f08:	6922      	ldr	r2, [r4, #16]
 8002f0a:	bf08      	it	eq
 8002f0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f10:	4293      	cmp	r3, r2
 8002f12:	bfc4      	itt	gt
 8002f14:	1a9b      	subgt	r3, r3, r2
 8002f16:	18ed      	addgt	r5, r5, r3
 8002f18:	341a      	adds	r4, #26
 8002f1a:	454d      	cmp	r5, r9
 8002f1c:	d11a      	bne.n	8002f54 <_printf_common+0xd8>
 8002f1e:	2000      	movs	r0, #0
 8002f20:	e008      	b.n	8002f34 <_printf_common+0xb8>
 8002f22:	2301      	movs	r3, #1
 8002f24:	4652      	mov	r2, sl
 8002f26:	4639      	mov	r1, r7
 8002f28:	4630      	mov	r0, r6
 8002f2a:	47c0      	blx	r8
 8002f2c:	3001      	adds	r0, #1
 8002f2e:	d103      	bne.n	8002f38 <_printf_common+0xbc>
 8002f30:	f04f 30ff 	mov.w	r0, #4294967295
 8002f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f38:	3501      	adds	r5, #1
 8002f3a:	e7c2      	b.n	8002ec2 <_printf_common+0x46>
 8002f3c:	2030      	movs	r0, #48	; 0x30
 8002f3e:	18e1      	adds	r1, r4, r3
 8002f40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002f44:	1c5a      	adds	r2, r3, #1
 8002f46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002f4a:	4422      	add	r2, r4
 8002f4c:	3302      	adds	r3, #2
 8002f4e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002f52:	e7c4      	b.n	8002ede <_printf_common+0x62>
 8002f54:	2301      	movs	r3, #1
 8002f56:	4622      	mov	r2, r4
 8002f58:	4639      	mov	r1, r7
 8002f5a:	4630      	mov	r0, r6
 8002f5c:	47c0      	blx	r8
 8002f5e:	3001      	adds	r0, #1
 8002f60:	d0e6      	beq.n	8002f30 <_printf_common+0xb4>
 8002f62:	f109 0901 	add.w	r9, r9, #1
 8002f66:	e7d8      	b.n	8002f1a <_printf_common+0x9e>

08002f68 <_printf_i>:
 8002f68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002f6c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002f70:	460c      	mov	r4, r1
 8002f72:	7e09      	ldrb	r1, [r1, #24]
 8002f74:	b085      	sub	sp, #20
 8002f76:	296e      	cmp	r1, #110	; 0x6e
 8002f78:	4617      	mov	r7, r2
 8002f7a:	4606      	mov	r6, r0
 8002f7c:	4698      	mov	r8, r3
 8002f7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002f80:	f000 80b3 	beq.w	80030ea <_printf_i+0x182>
 8002f84:	d822      	bhi.n	8002fcc <_printf_i+0x64>
 8002f86:	2963      	cmp	r1, #99	; 0x63
 8002f88:	d036      	beq.n	8002ff8 <_printf_i+0x90>
 8002f8a:	d80a      	bhi.n	8002fa2 <_printf_i+0x3a>
 8002f8c:	2900      	cmp	r1, #0
 8002f8e:	f000 80b9 	beq.w	8003104 <_printf_i+0x19c>
 8002f92:	2958      	cmp	r1, #88	; 0x58
 8002f94:	f000 8083 	beq.w	800309e <_printf_i+0x136>
 8002f98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f9c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002fa0:	e032      	b.n	8003008 <_printf_i+0xa0>
 8002fa2:	2964      	cmp	r1, #100	; 0x64
 8002fa4:	d001      	beq.n	8002faa <_printf_i+0x42>
 8002fa6:	2969      	cmp	r1, #105	; 0x69
 8002fa8:	d1f6      	bne.n	8002f98 <_printf_i+0x30>
 8002faa:	6820      	ldr	r0, [r4, #0]
 8002fac:	6813      	ldr	r3, [r2, #0]
 8002fae:	0605      	lsls	r5, r0, #24
 8002fb0:	f103 0104 	add.w	r1, r3, #4
 8002fb4:	d52a      	bpl.n	800300c <_printf_i+0xa4>
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	6011      	str	r1, [r2, #0]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	da03      	bge.n	8002fc6 <_printf_i+0x5e>
 8002fbe:	222d      	movs	r2, #45	; 0x2d
 8002fc0:	425b      	negs	r3, r3
 8002fc2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002fc6:	486f      	ldr	r0, [pc, #444]	; (8003184 <_printf_i+0x21c>)
 8002fc8:	220a      	movs	r2, #10
 8002fca:	e039      	b.n	8003040 <_printf_i+0xd8>
 8002fcc:	2973      	cmp	r1, #115	; 0x73
 8002fce:	f000 809d 	beq.w	800310c <_printf_i+0x1a4>
 8002fd2:	d808      	bhi.n	8002fe6 <_printf_i+0x7e>
 8002fd4:	296f      	cmp	r1, #111	; 0x6f
 8002fd6:	d020      	beq.n	800301a <_printf_i+0xb2>
 8002fd8:	2970      	cmp	r1, #112	; 0x70
 8002fda:	d1dd      	bne.n	8002f98 <_printf_i+0x30>
 8002fdc:	6823      	ldr	r3, [r4, #0]
 8002fde:	f043 0320 	orr.w	r3, r3, #32
 8002fe2:	6023      	str	r3, [r4, #0]
 8002fe4:	e003      	b.n	8002fee <_printf_i+0x86>
 8002fe6:	2975      	cmp	r1, #117	; 0x75
 8002fe8:	d017      	beq.n	800301a <_printf_i+0xb2>
 8002fea:	2978      	cmp	r1, #120	; 0x78
 8002fec:	d1d4      	bne.n	8002f98 <_printf_i+0x30>
 8002fee:	2378      	movs	r3, #120	; 0x78
 8002ff0:	4865      	ldr	r0, [pc, #404]	; (8003188 <_printf_i+0x220>)
 8002ff2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002ff6:	e055      	b.n	80030a4 <_printf_i+0x13c>
 8002ff8:	6813      	ldr	r3, [r2, #0]
 8002ffa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ffe:	1d19      	adds	r1, r3, #4
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	6011      	str	r1, [r2, #0]
 8003004:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003008:	2301      	movs	r3, #1
 800300a:	e08c      	b.n	8003126 <_printf_i+0x1be>
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003012:	6011      	str	r1, [r2, #0]
 8003014:	bf18      	it	ne
 8003016:	b21b      	sxthne	r3, r3
 8003018:	e7cf      	b.n	8002fba <_printf_i+0x52>
 800301a:	6813      	ldr	r3, [r2, #0]
 800301c:	6825      	ldr	r5, [r4, #0]
 800301e:	1d18      	adds	r0, r3, #4
 8003020:	6010      	str	r0, [r2, #0]
 8003022:	0628      	lsls	r0, r5, #24
 8003024:	d501      	bpl.n	800302a <_printf_i+0xc2>
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	e002      	b.n	8003030 <_printf_i+0xc8>
 800302a:	0668      	lsls	r0, r5, #25
 800302c:	d5fb      	bpl.n	8003026 <_printf_i+0xbe>
 800302e:	881b      	ldrh	r3, [r3, #0]
 8003030:	296f      	cmp	r1, #111	; 0x6f
 8003032:	bf14      	ite	ne
 8003034:	220a      	movne	r2, #10
 8003036:	2208      	moveq	r2, #8
 8003038:	4852      	ldr	r0, [pc, #328]	; (8003184 <_printf_i+0x21c>)
 800303a:	2100      	movs	r1, #0
 800303c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003040:	6865      	ldr	r5, [r4, #4]
 8003042:	2d00      	cmp	r5, #0
 8003044:	60a5      	str	r5, [r4, #8]
 8003046:	f2c0 8095 	blt.w	8003174 <_printf_i+0x20c>
 800304a:	6821      	ldr	r1, [r4, #0]
 800304c:	f021 0104 	bic.w	r1, r1, #4
 8003050:	6021      	str	r1, [r4, #0]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d13d      	bne.n	80030d2 <_printf_i+0x16a>
 8003056:	2d00      	cmp	r5, #0
 8003058:	f040 808e 	bne.w	8003178 <_printf_i+0x210>
 800305c:	4665      	mov	r5, ip
 800305e:	2a08      	cmp	r2, #8
 8003060:	d10b      	bne.n	800307a <_printf_i+0x112>
 8003062:	6823      	ldr	r3, [r4, #0]
 8003064:	07db      	lsls	r3, r3, #31
 8003066:	d508      	bpl.n	800307a <_printf_i+0x112>
 8003068:	6923      	ldr	r3, [r4, #16]
 800306a:	6862      	ldr	r2, [r4, #4]
 800306c:	429a      	cmp	r2, r3
 800306e:	bfde      	ittt	le
 8003070:	2330      	movle	r3, #48	; 0x30
 8003072:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003076:	f105 35ff 	addle.w	r5, r5, #4294967295
 800307a:	ebac 0305 	sub.w	r3, ip, r5
 800307e:	6123      	str	r3, [r4, #16]
 8003080:	f8cd 8000 	str.w	r8, [sp]
 8003084:	463b      	mov	r3, r7
 8003086:	aa03      	add	r2, sp, #12
 8003088:	4621      	mov	r1, r4
 800308a:	4630      	mov	r0, r6
 800308c:	f7ff fef6 	bl	8002e7c <_printf_common>
 8003090:	3001      	adds	r0, #1
 8003092:	d14d      	bne.n	8003130 <_printf_i+0x1c8>
 8003094:	f04f 30ff 	mov.w	r0, #4294967295
 8003098:	b005      	add	sp, #20
 800309a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800309e:	4839      	ldr	r0, [pc, #228]	; (8003184 <_printf_i+0x21c>)
 80030a0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80030a4:	6813      	ldr	r3, [r2, #0]
 80030a6:	6821      	ldr	r1, [r4, #0]
 80030a8:	1d1d      	adds	r5, r3, #4
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6015      	str	r5, [r2, #0]
 80030ae:	060a      	lsls	r2, r1, #24
 80030b0:	d50b      	bpl.n	80030ca <_printf_i+0x162>
 80030b2:	07ca      	lsls	r2, r1, #31
 80030b4:	bf44      	itt	mi
 80030b6:	f041 0120 	orrmi.w	r1, r1, #32
 80030ba:	6021      	strmi	r1, [r4, #0]
 80030bc:	b91b      	cbnz	r3, 80030c6 <_printf_i+0x15e>
 80030be:	6822      	ldr	r2, [r4, #0]
 80030c0:	f022 0220 	bic.w	r2, r2, #32
 80030c4:	6022      	str	r2, [r4, #0]
 80030c6:	2210      	movs	r2, #16
 80030c8:	e7b7      	b.n	800303a <_printf_i+0xd2>
 80030ca:	064d      	lsls	r5, r1, #25
 80030cc:	bf48      	it	mi
 80030ce:	b29b      	uxthmi	r3, r3
 80030d0:	e7ef      	b.n	80030b2 <_printf_i+0x14a>
 80030d2:	4665      	mov	r5, ip
 80030d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80030d8:	fb02 3311 	mls	r3, r2, r1, r3
 80030dc:	5cc3      	ldrb	r3, [r0, r3]
 80030de:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80030e2:	460b      	mov	r3, r1
 80030e4:	2900      	cmp	r1, #0
 80030e6:	d1f5      	bne.n	80030d4 <_printf_i+0x16c>
 80030e8:	e7b9      	b.n	800305e <_printf_i+0xf6>
 80030ea:	6813      	ldr	r3, [r2, #0]
 80030ec:	6825      	ldr	r5, [r4, #0]
 80030ee:	1d18      	adds	r0, r3, #4
 80030f0:	6961      	ldr	r1, [r4, #20]
 80030f2:	6010      	str	r0, [r2, #0]
 80030f4:	0628      	lsls	r0, r5, #24
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	d501      	bpl.n	80030fe <_printf_i+0x196>
 80030fa:	6019      	str	r1, [r3, #0]
 80030fc:	e002      	b.n	8003104 <_printf_i+0x19c>
 80030fe:	066a      	lsls	r2, r5, #25
 8003100:	d5fb      	bpl.n	80030fa <_printf_i+0x192>
 8003102:	8019      	strh	r1, [r3, #0]
 8003104:	2300      	movs	r3, #0
 8003106:	4665      	mov	r5, ip
 8003108:	6123      	str	r3, [r4, #16]
 800310a:	e7b9      	b.n	8003080 <_printf_i+0x118>
 800310c:	6813      	ldr	r3, [r2, #0]
 800310e:	1d19      	adds	r1, r3, #4
 8003110:	6011      	str	r1, [r2, #0]
 8003112:	681d      	ldr	r5, [r3, #0]
 8003114:	6862      	ldr	r2, [r4, #4]
 8003116:	2100      	movs	r1, #0
 8003118:	4628      	mov	r0, r5
 800311a:	f000 f837 	bl	800318c <memchr>
 800311e:	b108      	cbz	r0, 8003124 <_printf_i+0x1bc>
 8003120:	1b40      	subs	r0, r0, r5
 8003122:	6060      	str	r0, [r4, #4]
 8003124:	6863      	ldr	r3, [r4, #4]
 8003126:	6123      	str	r3, [r4, #16]
 8003128:	2300      	movs	r3, #0
 800312a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800312e:	e7a7      	b.n	8003080 <_printf_i+0x118>
 8003130:	6923      	ldr	r3, [r4, #16]
 8003132:	462a      	mov	r2, r5
 8003134:	4639      	mov	r1, r7
 8003136:	4630      	mov	r0, r6
 8003138:	47c0      	blx	r8
 800313a:	3001      	adds	r0, #1
 800313c:	d0aa      	beq.n	8003094 <_printf_i+0x12c>
 800313e:	6823      	ldr	r3, [r4, #0]
 8003140:	079b      	lsls	r3, r3, #30
 8003142:	d413      	bmi.n	800316c <_printf_i+0x204>
 8003144:	68e0      	ldr	r0, [r4, #12]
 8003146:	9b03      	ldr	r3, [sp, #12]
 8003148:	4298      	cmp	r0, r3
 800314a:	bfb8      	it	lt
 800314c:	4618      	movlt	r0, r3
 800314e:	e7a3      	b.n	8003098 <_printf_i+0x130>
 8003150:	2301      	movs	r3, #1
 8003152:	464a      	mov	r2, r9
 8003154:	4639      	mov	r1, r7
 8003156:	4630      	mov	r0, r6
 8003158:	47c0      	blx	r8
 800315a:	3001      	adds	r0, #1
 800315c:	d09a      	beq.n	8003094 <_printf_i+0x12c>
 800315e:	3501      	adds	r5, #1
 8003160:	68e3      	ldr	r3, [r4, #12]
 8003162:	9a03      	ldr	r2, [sp, #12]
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	42ab      	cmp	r3, r5
 8003168:	dcf2      	bgt.n	8003150 <_printf_i+0x1e8>
 800316a:	e7eb      	b.n	8003144 <_printf_i+0x1dc>
 800316c:	2500      	movs	r5, #0
 800316e:	f104 0919 	add.w	r9, r4, #25
 8003172:	e7f5      	b.n	8003160 <_printf_i+0x1f8>
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1ac      	bne.n	80030d2 <_printf_i+0x16a>
 8003178:	7803      	ldrb	r3, [r0, #0]
 800317a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800317e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003182:	e76c      	b.n	800305e <_printf_i+0xf6>
 8003184:	08003588 	.word	0x08003588
 8003188:	08003599 	.word	0x08003599

0800318c <memchr>:
 800318c:	b510      	push	{r4, lr}
 800318e:	b2c9      	uxtb	r1, r1
 8003190:	4402      	add	r2, r0
 8003192:	4290      	cmp	r0, r2
 8003194:	4603      	mov	r3, r0
 8003196:	d101      	bne.n	800319c <memchr+0x10>
 8003198:	2300      	movs	r3, #0
 800319a:	e003      	b.n	80031a4 <memchr+0x18>
 800319c:	781c      	ldrb	r4, [r3, #0]
 800319e:	3001      	adds	r0, #1
 80031a0:	428c      	cmp	r4, r1
 80031a2:	d1f6      	bne.n	8003192 <memchr+0x6>
 80031a4:	4618      	mov	r0, r3
 80031a6:	bd10      	pop	{r4, pc}

080031a8 <memcpy>:
 80031a8:	b510      	push	{r4, lr}
 80031aa:	1e43      	subs	r3, r0, #1
 80031ac:	440a      	add	r2, r1
 80031ae:	4291      	cmp	r1, r2
 80031b0:	d100      	bne.n	80031b4 <memcpy+0xc>
 80031b2:	bd10      	pop	{r4, pc}
 80031b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80031bc:	e7f7      	b.n	80031ae <memcpy+0x6>

080031be <memmove>:
 80031be:	4288      	cmp	r0, r1
 80031c0:	b510      	push	{r4, lr}
 80031c2:	eb01 0302 	add.w	r3, r1, r2
 80031c6:	d807      	bhi.n	80031d8 <memmove+0x1a>
 80031c8:	1e42      	subs	r2, r0, #1
 80031ca:	4299      	cmp	r1, r3
 80031cc:	d00a      	beq.n	80031e4 <memmove+0x26>
 80031ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031d2:	f802 4f01 	strb.w	r4, [r2, #1]!
 80031d6:	e7f8      	b.n	80031ca <memmove+0xc>
 80031d8:	4283      	cmp	r3, r0
 80031da:	d9f5      	bls.n	80031c8 <memmove+0xa>
 80031dc:	1881      	adds	r1, r0, r2
 80031de:	1ad2      	subs	r2, r2, r3
 80031e0:	42d3      	cmn	r3, r2
 80031e2:	d100      	bne.n	80031e6 <memmove+0x28>
 80031e4:	bd10      	pop	{r4, pc}
 80031e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80031ea:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80031ee:	e7f7      	b.n	80031e0 <memmove+0x22>

080031f0 <_free_r>:
 80031f0:	b538      	push	{r3, r4, r5, lr}
 80031f2:	4605      	mov	r5, r0
 80031f4:	2900      	cmp	r1, #0
 80031f6:	d043      	beq.n	8003280 <_free_r+0x90>
 80031f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031fc:	1f0c      	subs	r4, r1, #4
 80031fe:	2b00      	cmp	r3, #0
 8003200:	bfb8      	it	lt
 8003202:	18e4      	addlt	r4, r4, r3
 8003204:	f000 f8d0 	bl	80033a8 <__malloc_lock>
 8003208:	4a1e      	ldr	r2, [pc, #120]	; (8003284 <_free_r+0x94>)
 800320a:	6813      	ldr	r3, [r2, #0]
 800320c:	4610      	mov	r0, r2
 800320e:	b933      	cbnz	r3, 800321e <_free_r+0x2e>
 8003210:	6063      	str	r3, [r4, #4]
 8003212:	6014      	str	r4, [r2, #0]
 8003214:	4628      	mov	r0, r5
 8003216:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800321a:	f000 b8c6 	b.w	80033aa <__malloc_unlock>
 800321e:	42a3      	cmp	r3, r4
 8003220:	d90b      	bls.n	800323a <_free_r+0x4a>
 8003222:	6821      	ldr	r1, [r4, #0]
 8003224:	1862      	adds	r2, r4, r1
 8003226:	4293      	cmp	r3, r2
 8003228:	bf01      	itttt	eq
 800322a:	681a      	ldreq	r2, [r3, #0]
 800322c:	685b      	ldreq	r3, [r3, #4]
 800322e:	1852      	addeq	r2, r2, r1
 8003230:	6022      	streq	r2, [r4, #0]
 8003232:	6063      	str	r3, [r4, #4]
 8003234:	6004      	str	r4, [r0, #0]
 8003236:	e7ed      	b.n	8003214 <_free_r+0x24>
 8003238:	4613      	mov	r3, r2
 800323a:	685a      	ldr	r2, [r3, #4]
 800323c:	b10a      	cbz	r2, 8003242 <_free_r+0x52>
 800323e:	42a2      	cmp	r2, r4
 8003240:	d9fa      	bls.n	8003238 <_free_r+0x48>
 8003242:	6819      	ldr	r1, [r3, #0]
 8003244:	1858      	adds	r0, r3, r1
 8003246:	42a0      	cmp	r0, r4
 8003248:	d10b      	bne.n	8003262 <_free_r+0x72>
 800324a:	6820      	ldr	r0, [r4, #0]
 800324c:	4401      	add	r1, r0
 800324e:	1858      	adds	r0, r3, r1
 8003250:	4282      	cmp	r2, r0
 8003252:	6019      	str	r1, [r3, #0]
 8003254:	d1de      	bne.n	8003214 <_free_r+0x24>
 8003256:	6810      	ldr	r0, [r2, #0]
 8003258:	6852      	ldr	r2, [r2, #4]
 800325a:	4401      	add	r1, r0
 800325c:	6019      	str	r1, [r3, #0]
 800325e:	605a      	str	r2, [r3, #4]
 8003260:	e7d8      	b.n	8003214 <_free_r+0x24>
 8003262:	d902      	bls.n	800326a <_free_r+0x7a>
 8003264:	230c      	movs	r3, #12
 8003266:	602b      	str	r3, [r5, #0]
 8003268:	e7d4      	b.n	8003214 <_free_r+0x24>
 800326a:	6820      	ldr	r0, [r4, #0]
 800326c:	1821      	adds	r1, r4, r0
 800326e:	428a      	cmp	r2, r1
 8003270:	bf01      	itttt	eq
 8003272:	6811      	ldreq	r1, [r2, #0]
 8003274:	6852      	ldreq	r2, [r2, #4]
 8003276:	1809      	addeq	r1, r1, r0
 8003278:	6021      	streq	r1, [r4, #0]
 800327a:	6062      	str	r2, [r4, #4]
 800327c:	605c      	str	r4, [r3, #4]
 800327e:	e7c9      	b.n	8003214 <_free_r+0x24>
 8003280:	bd38      	pop	{r3, r4, r5, pc}
 8003282:	bf00      	nop
 8003284:	200000a0 	.word	0x200000a0

08003288 <_malloc_r>:
 8003288:	b570      	push	{r4, r5, r6, lr}
 800328a:	1ccd      	adds	r5, r1, #3
 800328c:	f025 0503 	bic.w	r5, r5, #3
 8003290:	3508      	adds	r5, #8
 8003292:	2d0c      	cmp	r5, #12
 8003294:	bf38      	it	cc
 8003296:	250c      	movcc	r5, #12
 8003298:	2d00      	cmp	r5, #0
 800329a:	4606      	mov	r6, r0
 800329c:	db01      	blt.n	80032a2 <_malloc_r+0x1a>
 800329e:	42a9      	cmp	r1, r5
 80032a0:	d903      	bls.n	80032aa <_malloc_r+0x22>
 80032a2:	230c      	movs	r3, #12
 80032a4:	6033      	str	r3, [r6, #0]
 80032a6:	2000      	movs	r0, #0
 80032a8:	bd70      	pop	{r4, r5, r6, pc}
 80032aa:	f000 f87d 	bl	80033a8 <__malloc_lock>
 80032ae:	4a21      	ldr	r2, [pc, #132]	; (8003334 <_malloc_r+0xac>)
 80032b0:	6814      	ldr	r4, [r2, #0]
 80032b2:	4621      	mov	r1, r4
 80032b4:	b991      	cbnz	r1, 80032dc <_malloc_r+0x54>
 80032b6:	4c20      	ldr	r4, [pc, #128]	; (8003338 <_malloc_r+0xb0>)
 80032b8:	6823      	ldr	r3, [r4, #0]
 80032ba:	b91b      	cbnz	r3, 80032c4 <_malloc_r+0x3c>
 80032bc:	4630      	mov	r0, r6
 80032be:	f000 f863 	bl	8003388 <_sbrk_r>
 80032c2:	6020      	str	r0, [r4, #0]
 80032c4:	4629      	mov	r1, r5
 80032c6:	4630      	mov	r0, r6
 80032c8:	f000 f85e 	bl	8003388 <_sbrk_r>
 80032cc:	1c43      	adds	r3, r0, #1
 80032ce:	d124      	bne.n	800331a <_malloc_r+0x92>
 80032d0:	230c      	movs	r3, #12
 80032d2:	4630      	mov	r0, r6
 80032d4:	6033      	str	r3, [r6, #0]
 80032d6:	f000 f868 	bl	80033aa <__malloc_unlock>
 80032da:	e7e4      	b.n	80032a6 <_malloc_r+0x1e>
 80032dc:	680b      	ldr	r3, [r1, #0]
 80032de:	1b5b      	subs	r3, r3, r5
 80032e0:	d418      	bmi.n	8003314 <_malloc_r+0x8c>
 80032e2:	2b0b      	cmp	r3, #11
 80032e4:	d90f      	bls.n	8003306 <_malloc_r+0x7e>
 80032e6:	600b      	str	r3, [r1, #0]
 80032e8:	18cc      	adds	r4, r1, r3
 80032ea:	50cd      	str	r5, [r1, r3]
 80032ec:	4630      	mov	r0, r6
 80032ee:	f000 f85c 	bl	80033aa <__malloc_unlock>
 80032f2:	f104 000b 	add.w	r0, r4, #11
 80032f6:	1d23      	adds	r3, r4, #4
 80032f8:	f020 0007 	bic.w	r0, r0, #7
 80032fc:	1ac3      	subs	r3, r0, r3
 80032fe:	d0d3      	beq.n	80032a8 <_malloc_r+0x20>
 8003300:	425a      	negs	r2, r3
 8003302:	50e2      	str	r2, [r4, r3]
 8003304:	e7d0      	b.n	80032a8 <_malloc_r+0x20>
 8003306:	684b      	ldr	r3, [r1, #4]
 8003308:	428c      	cmp	r4, r1
 800330a:	bf16      	itet	ne
 800330c:	6063      	strne	r3, [r4, #4]
 800330e:	6013      	streq	r3, [r2, #0]
 8003310:	460c      	movne	r4, r1
 8003312:	e7eb      	b.n	80032ec <_malloc_r+0x64>
 8003314:	460c      	mov	r4, r1
 8003316:	6849      	ldr	r1, [r1, #4]
 8003318:	e7cc      	b.n	80032b4 <_malloc_r+0x2c>
 800331a:	1cc4      	adds	r4, r0, #3
 800331c:	f024 0403 	bic.w	r4, r4, #3
 8003320:	42a0      	cmp	r0, r4
 8003322:	d005      	beq.n	8003330 <_malloc_r+0xa8>
 8003324:	1a21      	subs	r1, r4, r0
 8003326:	4630      	mov	r0, r6
 8003328:	f000 f82e 	bl	8003388 <_sbrk_r>
 800332c:	3001      	adds	r0, #1
 800332e:	d0cf      	beq.n	80032d0 <_malloc_r+0x48>
 8003330:	6025      	str	r5, [r4, #0]
 8003332:	e7db      	b.n	80032ec <_malloc_r+0x64>
 8003334:	200000a0 	.word	0x200000a0
 8003338:	200000a4 	.word	0x200000a4

0800333c <_realloc_r>:
 800333c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800333e:	4607      	mov	r7, r0
 8003340:	4614      	mov	r4, r2
 8003342:	460e      	mov	r6, r1
 8003344:	b921      	cbnz	r1, 8003350 <_realloc_r+0x14>
 8003346:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800334a:	4611      	mov	r1, r2
 800334c:	f7ff bf9c 	b.w	8003288 <_malloc_r>
 8003350:	b922      	cbnz	r2, 800335c <_realloc_r+0x20>
 8003352:	f7ff ff4d 	bl	80031f0 <_free_r>
 8003356:	4625      	mov	r5, r4
 8003358:	4628      	mov	r0, r5
 800335a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800335c:	f000 f826 	bl	80033ac <_malloc_usable_size_r>
 8003360:	42a0      	cmp	r0, r4
 8003362:	d20f      	bcs.n	8003384 <_realloc_r+0x48>
 8003364:	4621      	mov	r1, r4
 8003366:	4638      	mov	r0, r7
 8003368:	f7ff ff8e 	bl	8003288 <_malloc_r>
 800336c:	4605      	mov	r5, r0
 800336e:	2800      	cmp	r0, #0
 8003370:	d0f2      	beq.n	8003358 <_realloc_r+0x1c>
 8003372:	4631      	mov	r1, r6
 8003374:	4622      	mov	r2, r4
 8003376:	f7ff ff17 	bl	80031a8 <memcpy>
 800337a:	4631      	mov	r1, r6
 800337c:	4638      	mov	r0, r7
 800337e:	f7ff ff37 	bl	80031f0 <_free_r>
 8003382:	e7e9      	b.n	8003358 <_realloc_r+0x1c>
 8003384:	4635      	mov	r5, r6
 8003386:	e7e7      	b.n	8003358 <_realloc_r+0x1c>

08003388 <_sbrk_r>:
 8003388:	b538      	push	{r3, r4, r5, lr}
 800338a:	2300      	movs	r3, #0
 800338c:	4c05      	ldr	r4, [pc, #20]	; (80033a4 <_sbrk_r+0x1c>)
 800338e:	4605      	mov	r5, r0
 8003390:	4608      	mov	r0, r1
 8003392:	6023      	str	r3, [r4, #0]
 8003394:	f7fd fe56 	bl	8001044 <_sbrk>
 8003398:	1c43      	adds	r3, r0, #1
 800339a:	d102      	bne.n	80033a2 <_sbrk_r+0x1a>
 800339c:	6823      	ldr	r3, [r4, #0]
 800339e:	b103      	cbz	r3, 80033a2 <_sbrk_r+0x1a>
 80033a0:	602b      	str	r3, [r5, #0]
 80033a2:	bd38      	pop	{r3, r4, r5, pc}
 80033a4:	2000021c 	.word	0x2000021c

080033a8 <__malloc_lock>:
 80033a8:	4770      	bx	lr

080033aa <__malloc_unlock>:
 80033aa:	4770      	bx	lr

080033ac <_malloc_usable_size_r>:
 80033ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033b0:	1f18      	subs	r0, r3, #4
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	bfbc      	itt	lt
 80033b6:	580b      	ldrlt	r3, [r1, r0]
 80033b8:	18c0      	addlt	r0, r0, r3
 80033ba:	4770      	bx	lr

080033bc <_init>:
 80033bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033be:	bf00      	nop
 80033c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033c2:	bc08      	pop	{r3}
 80033c4:	469e      	mov	lr, r3
 80033c6:	4770      	bx	lr

080033c8 <_fini>:
 80033c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033ca:	bf00      	nop
 80033cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033ce:	bc08      	pop	{r3}
 80033d0:	469e      	mov	lr, r3
 80033d2:	4770      	bx	lr
