Demonstrates using LOC to place things in a specific macrocell within a specific function generator

WARNING: over constraining a design may result in various internal errors

See working per this table:
*********************************** FB1  ***********************************
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB1_1   F1   I/O           
(unused)                      0     FB1_2   E3   I/O           
(unused)                      0     FB1_3   E1   I/O           
fb1_out_post_7                1     FB1_4   D1   GTS/I/O O                 
fb1_out_post_0                1     FB1_5   C1   GTS/I/O O                 
fb1_out_post_1                1     FB1_6   A3   GTS/I/O O                 
fb1_out_post_2                1     FB1_7   A2   GTS/I/O O                 
fb1_out_post_3                1     FB1_8   B1   GSR/I/O O                 
fb1_out_post_4                1     FB1_9   A1   I/O     O                 
fb1_out_post_5                1     FB1_10  C4   I/O     O                 
fb1_out_post_6                1     FB1_11  C5   I/O     O                 
(unused)                      0     FB1_12  C8   I/O           
(unused)                      0     FB1_13  A10  I/O           
(unused)                      0     FB1_14  B10  I/O           
(unused)                      0     FB1_15  C10  I/O           
(unused)                      0     FB1_16  E8   I/O    

Where registers have been assigned explicitly to the macrocells above
Note: this drives pin assignment

