// Seed: 1426250231
module module_0 #(
    parameter id_5 = 32'd46
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  logic id_6, id_7;
  wire id_8;
  wire [id_5 : 1 'b0] id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
module module_0 #(
    parameter id_3 = 32'd54,
    parameter id_4 = 32'd50,
    parameter id_7 = 32'd36,
    parameter id_8 = 32'd10
) (
    id_1,
    id_2,
    _id_3,
    _id_4
);
  inout wire _id_4;
  input wire _id_3;
  output wire id_2;
  output logic [7:0] id_1;
  localparam id_5 = 1;
  wire id_6;
  parameter id_7 = -1;
  or primCall (
      id_2,
      id_46,
      id_31,
      id_16,
      id_5,
      id_22,
      id_14,
      id_45,
      id_13,
      id_26,
      id_50,
      id_51,
      id_9,
      id_35,
      id_7
  );
  wire _id_8;
  wire [id_8  ==  id_4 : 1  !==  id_4  ==  id_3] id_9;
  assign id_1[id_3] = id_6 == -1 | id_9 | (-1) | 1;
  wire  [  1  :  id_7  ]  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  , module_1 ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ;
  parameter id_49 = id_7;
  logic id_50, id_51;
  wire [-1 : 1] id_52;
  module_0 modCall_1 (
      id_43,
      id_14,
      id_34,
      id_9,
      id_7
  );
endmodule
