{"version":3,"file":"regfile_test.sv.map","sources":["../../../../veryl_stacked_regfile/src/regfile_test.veryl"],"names":["","`ifdef __veryl_test_hippomenes_veryl_regfile__","`ifndef SYNTHESIS\n    module test;\n        logic i_clk;\n        logic i_reset;\n        logic [4:0] i_a_addr;\n        logic [4:0] i_b_addr;\n        logic i_w_ena;\n        logic [4:0] i_w_addr;\n        logic [31:0] i_w_data;\n        logic [31:0] o_a_data;\n        logic [31:0] o_b_data;\n        \n        veryl_stacked_regfile_RegFile regfile(\n            i_clk,\n            i_reset, \n            i_a_addr,\n            i_b_addr,\n            i_w_ena,\n            i_w_addr,\n            i_w_data,\n            o_a_data,\n            o_b_data\n        );\n\n        initial begin\n            i_clk = 0; \n            i_reset = 1; \n            i_a_addr = 0; \n            i_b_addr = 0; \n            i_w_ena = 0; \n            i_w_addr = 0; \n            i_w_data = 0; \n\n            // hold reset\n            #10; i_clk=1; #10; i_clk=0;\n            assert (o_a_data == 0) else $error(\"0\");\n            assert (o_b_data == 0) else $error(\"0\");\n\n            // release reset\n            i_reset = 0;\n            #10; i_clk=1; #10; i_clk=0;\n            \n            // write to reg 0\n            i_w_ena = 1;\n            i_w_data = 10;\n            i_a_addr = 1;\n            #10; i_clk=1; #10; i_clk=0;\n              \n            // write to reg 1\n            i_w_addr = 1;\n            i_w_data = 100;\n            #10; i_clk=1; #10; i_clk=0;          \n\n            // write to reg 2\n            i_w_addr = 2;\n            i_w_data = 1000;\n            i_b_addr = 2;\n            #10; i_clk=1; #10; i_clk=0;         \n\n            // write to reg 2, with iw_ena false\n            i_w_ena = 0;\n            i_w_data = 2000;\n            #10; i_clk=1; #10; i_clk=0;     \n\n            #10; i_clk=1; #10; i_clk=0;    \n\n            // reset \n            i_reset = 1;\n            #10; i_clk=1; #10; i_clk=0;\n            assert (o_a_data == 0) else $error(\"0\");\n            assert (o_b_data == 0) else $error(\"0\");\n        \n            i_reset = 0;\n            #10; i_clk=1; #10; i_clk=0;\n\n            $finish;\n         end\n   endmodule\n`endif"],"mappings":"AAAAA;;AAEAC;;;;;;;;;AACiBC"}