#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55cc6c2110c0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x55cc6c246f40_0 .var "clk", 0 0;
v0x55cc6c247000_0 .var "fulladdress", 4 0;
v0x55cc6c247110_0 .net "hit_miss", 0 0, v0x55cc6c21f570_0;  1 drivers
v0x55cc6c2471b0_0 .net "read_data", 31 0, L_0x55cc6c257a90;  1 drivers
v0x55cc6c247250_0 .var "read_signal", 0 0;
v0x55cc6c247340_0 .var "reset", 0 0;
v0x55cc6c247430_0 .var "write_data", 31 0;
v0x55cc6c2474f0_0 .var "write_signal", 0 0;
E_0x55cc6c21d4d0 .event edge, v0x55cc6c242160_0;
S_0x55cc6c221e30 .scope module, "cache" "cachemem" 2 14, 3 1 0, S_0x55cc6c2110c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "fulladdress"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /OUTPUT 32 "read_data"
    .port_info 5 /INPUT 1 "write_signal"
    .port_info 6 /INPUT 1 "read_signal"
    .port_info 7 /OUTPUT 1 "match"
P_0x55cc6c1f51d0 .param/l "index" 0 3 4, +C4<00000000000000000000000000000011>;
P_0x55cc6c1f5210 .param/l "memory_bits" 0 3 3, +C4<00000000000000000000000000000101>;
v0x55cc6c246150_0 .net "clk", 0 0, v0x55cc6c246f40_0;  1 drivers
v0x55cc6c2462a0_0 .net "fulladdress", 4 0, v0x55cc6c247000_0;  1 drivers
v0x55cc6c246360_0 .net "match", 0 0, v0x55cc6c21f570_0;  alias, 1 drivers
v0x55cc6c246400_0 .var "prevaddress", 4 0;
v0x55cc6c2464a0_0 .var "prevmatch", 0 0;
v0x55cc6c246540_0 .var "prevread", 0 0;
v0x55cc6c2465e0_0 .net "read_data", 31 0, L_0x55cc6c257a90;  alias, 1 drivers
v0x55cc6c246680_0 .net "read_data1", 31 0, v0x55cc6c2423d0_0;  1 drivers
v0x55cc6c246790_0 .net "read_data2", 31 0, v0x55cc6c243be0_0;  1 drivers
v0x55cc6c2468e0_0 .net "read_signal", 0 0, v0x55cc6c247250_0;  1 drivers
v0x55cc6c246980_0 .net "reset", 0 0, v0x55cc6c247340_0;  1 drivers
v0x55cc6c246a20_0 .net "tagoutput", 1 0, v0x55cc6c2447c0_0;  1 drivers
v0x55cc6c246b10_0 .net "validout", 0 0, v0x55cc6c2454e0_0;  1 drivers
v0x55cc6c246c00_0 .net "write_data", 31 0, v0x55cc6c247430_0;  1 drivers
v0x55cc6c246d10_0 .net "write_signal", 0 0, v0x55cc6c2474f0_0;  1 drivers
L_0x55cc6c247590 .part v0x55cc6c247000_0, 0, 3;
L_0x55cc6c247630 .part v0x55cc6c247000_0, 0, 3;
L_0x55cc6c247760 .part v0x55cc6c247000_0, 3, 2;
L_0x55cc6c247800 .part v0x55cc6c247000_0, 0, 3;
L_0x55cc6c2478a0 .part v0x55cc6c247000_0, 3, 2;
S_0x55cc6c220c70 .scope module, "com" "comparator" 3 28, 4 1 0, S_0x55cc6c221e30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "taginput"
    .port_info 1 /INPUT 2 "tagoutput"
    .port_info 2 /OUTPUT 1 "match"
    .port_info 3 /INPUT 1 "read_signal"
    .port_info 4 /INPUT 1 "validbit"
P_0x55cc6c200790 .param/l "index" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x55cc6c2007d0 .param/l "memory_bits" 0 4 3, +C4<00000000000000000000000000000101>;
v0x55cc6c21f570_0 .var "match", 0 0;
v0x55cc6c2415d0_0 .net "read_signal", 0 0, v0x55cc6c247250_0;  alias, 1 drivers
v0x55cc6c241690_0 .net "taginput", 1 0, L_0x55cc6c2478a0;  1 drivers
v0x55cc6c241780_0 .net "tagoutput", 1 0, v0x55cc6c2447c0_0;  alias, 1 drivers
v0x55cc6c241860_0 .net "validbit", 0 0, v0x55cc6c2454e0_0;  alias, 1 drivers
E_0x55cc6c21eff0 .event edge, v0x55cc6c241690_0, v0x55cc6c241780_0, v0x55cc6c2415d0_0, v0x55cc6c241860_0;
S_0x55cc6c241a10 .scope module, "dram" "DataRam" 3 25, 5 1 0, S_0x55cc6c221e30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address"
    .port_info 1 /INPUT 32 "datainput"
    .port_info 2 /OUTPUT 32 "dataoutput"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "write_signal"
    .port_info 5 /INPUT 1 "read_signal"
    .port_info 6 /INPUT 1 "match"
    .port_info 7 /INPUT 5 "prevaddress"
    .port_info 8 /INPUT 1 "prevread"
    .port_info 9 /INPUT 32 "prevvalue"
    .port_info 10 /INPUT 1 "prevmatch"
P_0x55cc6c241c00 .param/l "cachesize" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x55cc6c241c40 .param/l "index" 0 5 3, +C4<00000000000000000000000000000011>;
P_0x55cc6c241c80 .param/l "memorybits" 0 5 5, +C4<00000000000000000000000000000101>;
v0x55cc6c242060_0 .net "address", 2 0, L_0x55cc6c247800;  1 drivers
v0x55cc6c242160_0 .net "clk", 0 0, v0x55cc6c246f40_0;  alias, 1 drivers
v0x55cc6c242220 .array "data", 0 7, 31 0;
v0x55cc6c2422f0_0 .net "datainput", 31 0, v0x55cc6c247430_0;  alias, 1 drivers
v0x55cc6c2423d0_0 .var "dataoutput", 31 0;
v0x55cc6c242500_0 .net "match", 0 0, v0x55cc6c21f570_0;  alias, 1 drivers
v0x55cc6c2425a0_0 .net "prevaddress", 4 0, v0x55cc6c246400_0;  1 drivers
v0x55cc6c242660_0 .net "prevmatch", 0 0, v0x55cc6c2464a0_0;  1 drivers
v0x55cc6c242720_0 .net "prevread", 0 0, v0x55cc6c246540_0;  1 drivers
v0x55cc6c242870_0 .net "prevvalue", 31 0, L_0x55cc6c257a90;  alias, 1 drivers
v0x55cc6c242950_0 .net "read_signal", 0 0, v0x55cc6c247250_0;  alias, 1 drivers
v0x55cc6c242a20_0 .net "write_signal", 0 0, v0x55cc6c2474f0_0;  alias, 1 drivers
E_0x55cc6c241fa0 .event negedge, v0x55cc6c242160_0;
E_0x55cc6c242000 .event posedge, v0x55cc6c242160_0;
S_0x55cc6c242c80 .scope module, "m" "mux" 3 29, 6 1 0, S_0x55cc6c221e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /INPUT 1 "select"
v0x55cc6c242ed0_0 .net *"_s0", 31 0, L_0x55cc6c247940;  1 drivers
L_0x7f60a1b4e018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cc6c242fb0_0 .net *"_s3", 30 0, L_0x7f60a1b4e018;  1 drivers
L_0x7f60a1b4e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cc6c243090_0 .net/2u *"_s4", 31 0, L_0x7f60a1b4e060;  1 drivers
v0x55cc6c243180_0 .net *"_s6", 0 0, L_0x55cc6c2579f0;  1 drivers
v0x55cc6c243240_0 .net "in0", 31 0, v0x55cc6c243be0_0;  alias, 1 drivers
v0x55cc6c243370_0 .net "in1", 31 0, v0x55cc6c2423d0_0;  alias, 1 drivers
v0x55cc6c243430_0 .net "out", 31 0, L_0x55cc6c257a90;  alias, 1 drivers
v0x55cc6c243500_0 .net "select", 0 0, v0x55cc6c21f570_0;  alias, 1 drivers
L_0x55cc6c247940 .concat [ 1 31 0 0], v0x55cc6c21f570_0, L_0x7f60a1b4e018;
L_0x55cc6c2579f0 .cmp/eq 32, L_0x55cc6c247940, L_0x7f60a1b4e060;
L_0x55cc6c257a90 .functor MUXZ 32, v0x55cc6c2423d0_0, v0x55cc6c243be0_0, L_0x55cc6c2579f0, C4<>;
S_0x55cc6c243650 .scope module, "mmem" "mainmeory" 3 26, 7 1 0, S_0x55cc6c221e30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "fulladdress"
    .port_info 1 /INPUT 32 "datainput"
    .port_info 2 /OUTPUT 32 "dataoutput"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "write_signal"
    .port_info 5 /INPUT 1 "read_signal"
    .port_info 6 /INPUT 1 "match"
P_0x55cc6c243820 .param/l "memorybits" 0 7 2, +C4<00000000000000000000000000000101>;
v0x55cc6c243970_0 .net "clk", 0 0, v0x55cc6c246f40_0;  alias, 1 drivers
v0x55cc6c243a40 .array "data", 0 31, 31 0;
v0x55cc6c243ae0_0 .net "datainput", 31 0, v0x55cc6c247430_0;  alias, 1 drivers
v0x55cc6c243be0_0 .var "dataoutput", 31 0;
v0x55cc6c243cb0_0 .net "fulladdress", 4 0, v0x55cc6c247000_0;  alias, 1 drivers
v0x55cc6c243dc0_0 .net "match", 0 0, v0x55cc6c21f570_0;  alias, 1 drivers
v0x55cc6c243e60_0 .net "read_signal", 0 0, v0x55cc6c247250_0;  alias, 1 drivers
v0x55cc6c243f50_0 .net "write_signal", 0 0, v0x55cc6c2474f0_0;  alias, 1 drivers
S_0x55cc6c2440f0 .scope module, "tram" "TagRam" 3 24, 8 3 0, S_0x55cc6c221e30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address"
    .port_info 1 /INPUT 2 "Taginput"
    .port_info 2 /OUTPUT 2 "Tagout"
    .port_info 3 /INPUT 1 "write_signal"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "read_signal"
    .port_info 6 /INPUT 5 "prevaddress"
    .port_info 7 /INPUT 1 "prevread"
    .port_info 8 /INPUT 1 "prevmatch"
P_0x55cc6c244310 .param/l "cachesize" 0 8 5, +C4<00000000000000000000000000001000>;
P_0x55cc6c244350 .param/l "index" 0 8 4, +C4<00000000000000000000000000000011>;
P_0x55cc6c244390 .param/l "memorybits" 0 8 6, +C4<00000000000000000000000000000101>;
v0x55cc6c244600 .array "Tagbits", 0 7, 1 0;
v0x55cc6c2446e0_0 .net "Taginput", 1 0, L_0x55cc6c247760;  1 drivers
v0x55cc6c2447c0_0 .var "Tagout", 1 0;
v0x55cc6c2448c0_0 .net "address", 2 0, L_0x55cc6c247630;  1 drivers
v0x55cc6c244980_0 .net "clk", 0 0, v0x55cc6c246f40_0;  alias, 1 drivers
v0x55cc6c244ac0_0 .net "prevaddress", 4 0, v0x55cc6c246400_0;  alias, 1 drivers
v0x55cc6c244b80_0 .net "prevmatch", 0 0, v0x55cc6c2464a0_0;  alias, 1 drivers
v0x55cc6c244c20_0 .net "prevread", 0 0, v0x55cc6c246540_0;  alias, 1 drivers
v0x55cc6c244cf0_0 .net "read_signal", 0 0, v0x55cc6c247250_0;  alias, 1 drivers
v0x55cc6c244e20_0 .net "write_signal", 0 0, v0x55cc6c2474f0_0;  alias, 1 drivers
S_0x55cc6c244fd0 .scope module, "vram" "ValidRam" 3 23, 9 1 0, S_0x55cc6c221e30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address"
    .port_info 1 /OUTPUT 1 "ValidOut"
    .port_info 2 /INPUT 1 "write_signal"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "read_signal"
    .port_info 6 /INPUT 1 "prevread"
    .port_info 7 /INPUT 1 "match"
    .port_info 8 /INPUT 5 "prevaddress"
    .port_info 9 /INPUT 1 "prevmatch"
P_0x55cc6c245150 .param/l "cachesize" 0 9 3, +C4<00000000000000000000000000001000>;
P_0x55cc6c245190 .param/l "index" 0 9 2, +C4<00000000000000000000000000000011>;
P_0x55cc6c2451d0 .param/l "memory_bits" 0 9 4, +C4<00000000000000000000000000000101>;
v0x55cc6c2454e0_0 .var "ValidOut", 0 0;
v0x55cc6c2455d0 .array "Validbits", 0 7, 0 0;
v0x55cc6c245670_0 .net "address", 2 0, L_0x55cc6c247590;  1 drivers
v0x55cc6c245740_0 .net "clk", 0 0, v0x55cc6c246f40_0;  alias, 1 drivers
v0x55cc6c2457e0_0 .var/i "i", 31 0;
v0x55cc6c245910_0 .net "match", 0 0, v0x55cc6c21f570_0;  alias, 1 drivers
v0x55cc6c245a40_0 .net "prevaddress", 4 0, v0x55cc6c246400_0;  alias, 1 drivers
v0x55cc6c245b00_0 .net "prevmatch", 0 0, v0x55cc6c2464a0_0;  alias, 1 drivers
v0x55cc6c245bf0_0 .net "prevread", 0 0, v0x55cc6c246540_0;  alias, 1 drivers
v0x55cc6c245d20_0 .net "read_signal", 0 0, v0x55cc6c247250_0;  alias, 1 drivers
v0x55cc6c245e50_0 .net "reset", 0 0, v0x55cc6c247340_0;  alias, 1 drivers
v0x55cc6c245f10_0 .net "write_signal", 0 0, v0x55cc6c2474f0_0;  alias, 1 drivers
    .scope S_0x55cc6c244fd0;
T_0 ;
    %wait E_0x55cc6c242000;
    %load/vec4 v0x55cc6c245f10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55cc6c245e50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55cc6c245670_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55cc6c2455d0, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55cc6c245e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cc6c2457e0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x55cc6c2457e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55cc6c2457e0_0;
    %store/vec4a v0x55cc6c2455d0, 4, 0;
    %load/vec4 v0x55cc6c2457e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55cc6c2457e0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x55cc6c245d20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x55cc6c245670_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55cc6c2455d0, 4;
    %store/vec4 v0x55cc6c2454e0_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc6c2454e0_0, 0, 1;
T_0.7 ;
    %load/vec4 v0x55cc6c245bf0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55cc6c245b00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55cc6c245a40_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55cc6c2455d0, 4, 0;
T_0.8 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55cc6c2440f0;
T_1 ;
    %wait E_0x55cc6c242000;
    %load/vec4 v0x55cc6c244e20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55cc6c2446e0_0;
    %load/vec4 v0x55cc6c2448c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55cc6c244600, 4, 0;
T_1.0 ;
    %load/vec4 v0x55cc6c244cf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x55cc6c2448c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55cc6c244600, 4;
    %store/vec4 v0x55cc6c2447c0_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cc6c2447c0_0, 0, 2;
T_1.3 ;
    %load/vec4 v0x55cc6c244c20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55cc6c244b80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55cc6c244ac0_0;
    %parti/s 2, 3, 3;
    %load/vec4 v0x55cc6c244ac0_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55cc6c244600, 4, 0;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55cc6c241a10;
T_2 ;
    %wait E_0x55cc6c242000;
    %load/vec4 v0x55cc6c242a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55cc6c2422f0_0;
    %load/vec4 v0x55cc6c242060_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55cc6c242220, 4, 0;
T_2.0 ;
    %load/vec4 v0x55cc6c242720_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55cc6c242660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55cc6c242870_0;
    %load/vec4 v0x55cc6c2425a0_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55cc6c242220, 4, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55cc6c241a10;
T_3 ;
    %wait E_0x55cc6c241fa0;
    %load/vec4 v0x55cc6c242950_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55cc6c242500_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55cc6c242060_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55cc6c242220, 4;
    %store/vec4 v0x55cc6c2423d0_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55cc6c243650;
T_4 ;
    %wait E_0x55cc6c242000;
    %load/vec4 v0x55cc6c243f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55cc6c243ae0_0;
    %load/vec4 v0x55cc6c243cb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55cc6c243a40, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55cc6c243650;
T_5 ;
    %wait E_0x55cc6c241fa0;
    %load/vec4 v0x55cc6c243e60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55cc6c243dc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55cc6c243cb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55cc6c243a40, 4;
    %store/vec4 v0x55cc6c243be0_0, 0, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55cc6c220c70;
T_6 ;
    %wait E_0x55cc6c21eff0;
    %load/vec4 v0x55cc6c241690_0;
    %load/vec4 v0x55cc6c241780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55cc6c2415d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55cc6c241860_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc6c21f570_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc6c21f570_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55cc6c221e30;
T_7 ;
    %wait E_0x55cc6c241fa0;
    %load/vec4 v0x55cc6c2462a0_0;
    %store/vec4 v0x55cc6c246400_0, 0, 5;
    %load/vec4 v0x55cc6c2468e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc6c246540_0, 0, 1;
T_7.0 ;
    %load/vec4 v0x55cc6c246360_0;
    %store/vec4 v0x55cc6c2464a0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55cc6c221e30;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0x55cc6c2110c0;
T_9 ;
    %wait E_0x55cc6c21d4d0;
    %delay 5, 0;
    %load/vec4 v0x55cc6c246f40_0;
    %inv;
    %assign/vec4 v0x55cc6c246f40_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55cc6c2110c0;
T_10 ;
    %vpi_call 2 22 "$monitor", $time, "%d %d %d", v0x55cc6c247000_0, v0x55cc6c2471b0_0, v0x55cc6c247110_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc6c246f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc6c247340_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc6c247340_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55cc6c247000_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55cc6c247430_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc6c2474f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55cc6c247000_0, 0, 5;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55cc6c247430_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55cc6c247000_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc6c2474f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc6c247250_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55cc6c247000_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc6c2474f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc6c247250_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55cc6c247000_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55cc6c247000_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55cc6c247000_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55cc6c247000_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55cc6c247000_0, 0, 5;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "test.v";
    "cachemem.v";
    "comparator.v";
    "dataram.v";
    "mux.v";
    "mainmemory.v";
    "tagram.v";
    "validram.v";
