Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Dec 20 19:52:48 2018
| Host         : travis-job-21c7f458-71bd-400d-8c73-6aa29e72bde2 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.022        0.000                      0                14995        0.035        0.000                      0                14991        0.264        0.000                       0                  5049  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           2.741        0.000                      0                   13        0.298        0.000                      0                   13        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    1.022        0.000                      0                  428        0.119        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.882        0.000                      0                  226        0.121        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                       0.022        0.000                      0                14324        0.035        0.000                      0                14324        3.750        0.000                       0                  4690  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.641        0.000                      0                    1                                                                        
                   eth_rx_clk               2.464        0.000                      0                    1                                                                        
                   eth_tx_clk               2.327        0.000                      0                    1                                                                        
                   sys_clk                  2.357        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.773ns (36.488%)  route 1.345ns (63.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.207ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.619     6.207    clk200_clk
    SLICE_X64Y64         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.478     6.685 r  FDPE_3/Q
                         net (fo=5, routed)           0.948     7.632    clk200_rst
    SLICE_X64Y57         LUT6 (Prop_lut6_I5_O)        0.295     7.927 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.325    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y57         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.505    10.860    clk200_clk
    SLICE_X65Y57         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.326    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X65Y57         FDRE (Setup_fdre_C_D)       -0.067    11.066    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.066    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.642ns (29.314%)  route 1.548ns (70.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.623     6.211    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.518     6.729 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.548     8.277    netsoc_reset_counter[0]
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.401 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.401    netsoc_reset_counter0[0]
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.505    10.860    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y57         FDSE (Setup_fdse_C_D)        0.077    11.235    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.664ns (30.017%)  route 1.548ns (69.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.623     6.211    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.548     8.277    netsoc_reset_counter[0]
    SLICE_X64Y57         LUT2 (Prop_lut2_I0_O)        0.146     8.423 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.423    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.505    10.860    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y57         FDSE (Setup_fdse_C_D)        0.118    11.276    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.623     6.211    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.558    netsoc_reset_counter[0]
    SLICE_X64Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.682 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.061    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.505    10.860    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y57         FDSE (Setup_fdse_C_CE)      -0.169    10.989    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.623     6.211    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.558    netsoc_reset_counter[0]
    SLICE_X64Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.682 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.061    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.505    10.860    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y57         FDSE (Setup_fdse_C_CE)      -0.169    10.989    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.623     6.211    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.558    netsoc_reset_counter[0]
    SLICE_X64Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.682 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.061    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.505    10.860    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y57         FDSE (Setup_fdse_C_CE)      -0.169    10.989    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.623     6.211    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.558    netsoc_reset_counter[0]
    SLICE_X64Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.682 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.061    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.505    10.860    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y57         FDSE (Setup_fdse_C_CE)      -0.169    10.989    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.642ns (31.347%)  route 1.406ns (68.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.623     6.211    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.406     8.135    netsoc_reset_counter[0]
    SLICE_X64Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.259 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.259    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.505    10.860    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y57         FDSE (Setup_fdse_C_D)        0.081    11.239    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.239    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.668ns (32.208%)  route 1.406ns (67.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.623     6.211    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.406     8.135    netsoc_reset_counter[0]
    SLICE_X64Y57         LUT4 (Prop_lut4_I1_O)        0.150     8.285 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.285    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.505    10.860    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y57         FDSE (Setup_fdse_C_D)        0.118    11.276    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.478ns (40.629%)  route 0.699ns (59.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.207ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.619     6.207    clk200_clk
    SLICE_X64Y64         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.478     6.685 r  FDPE_3/Q
                         net (fo=5, routed)           0.699     7.383    clk200_rst
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.505    10.860    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.326    11.186    
                         clock uncertainty           -0.053    11.133    
    SLICE_X64Y57         FDSE (Setup_fdse_C_S)       -0.695    10.438    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.438    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  3.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.049%)  route 0.180ns (41.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.590     1.870    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.148     2.018 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.180     2.198    netsoc_reset_counter[1]
    SLICE_X64Y57         LUT2 (Prop_lut2_I1_O)        0.101     2.299 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.299    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.860     2.420    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.870    
    SLICE_X64Y57         FDSE (Hold_fdse_C_D)         0.131     2.001    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.513%)  route 0.184ns (42.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.590     1.870    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.148     2.018 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     2.202    netsoc_reset_counter[1]
    SLICE_X64Y57         LUT4 (Prop_lut4_I2_O)        0.101     2.303 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.303    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.860     2.420    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.870    
    SLICE_X64Y57         FDSE (Hold_fdse_C_D)         0.131     2.001    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.246ns (57.216%)  route 0.184ns (42.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.590     1.870    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.148     2.018 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     2.202    netsoc_reset_counter[1]
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.098     2.300 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.300    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.860     2.420    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.870    
    SLICE_X64Y57         FDSE (Hold_fdse_C_D)         0.121     1.991    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.247ns (49.570%)  route 0.251ns (50.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.590     1.870    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.148     2.018 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.140    netsoc_reset_counter[3]
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.099     2.239 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.129     2.368    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y57         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.860     2.420    clk200_clk
    SLICE_X65Y57         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.537     1.883    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.070     1.953    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.148ns (35.030%)  route 0.275ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y64         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.275     2.289    clk200_rst
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.860     2.420    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.534     1.886    
    SLICE_X64Y57         FDSE (Hold_fdse_C_S)        -0.044     1.842    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.148ns (35.030%)  route 0.275ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y64         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.275     2.289    clk200_rst
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.860     2.420    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.534     1.886    
    SLICE_X64Y57         FDSE (Hold_fdse_C_S)        -0.044     1.842    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.148ns (35.030%)  route 0.275ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y64         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.275     2.289    clk200_rst
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.860     2.420    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.534     1.886    
    SLICE_X64Y57         FDSE (Hold_fdse_C_S)        -0.044     1.842    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.148ns (35.030%)  route 0.275ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X64Y64         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.275     2.289    clk200_rst
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.860     2.420    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.534     1.886    
    SLICE_X64Y57         FDSE (Hold_fdse_C_S)        -0.044     1.842    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.590     1.870    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.148     2.018 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.131    netsoc_reset_counter[3]
    SLICE_X64Y57         LUT4 (Prop_lut4_I3_O)        0.099     2.230 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.346    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.860     2.420    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.870    
    SLICE_X64Y57         FDSE (Hold_fdse_C_CE)       -0.016     1.854    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.590     1.870    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDSE (Prop_fdse_C_Q)         0.148     2.018 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.131    netsoc_reset_counter[3]
    SLICE_X64Y57         LUT4 (Prop_lut4_I3_O)        0.099     2.230 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.346    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.860     2.420    clk200_clk
    SLICE_X64Y57         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.870    
    SLICE_X64Y57         FDSE (Hold_fdse_C_CE)       -0.016     1.854    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y64     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y64     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y57     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y57     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y57     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y57     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y64     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y64     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y64     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y64     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y57     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y57     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y57     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y57     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y57     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y57     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y57     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y57     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y57     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y57     netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y57     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y64     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y64     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y57     netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y57     netsoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y57     netsoc_reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y29    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y8     OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.695ns (24.749%)  route 5.154ns (75.251%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 9.451 - 8.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.563     1.563    eth_rx_clk
    SLICE_X32Y10         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.419     1.982 r  ethmac_crc32_checker_crc_reg_reg[25]/Q
                         net (fo=9, routed)           1.036     3.019    p_4_in41_in
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.324     3.343 r  ethmac_crc32_checker_crc_reg[3]_i_2/O
                         net (fo=3, routed)           0.665     4.008    ethmac_crc32_checker_crc_reg[3]_i_2_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.332     4.340 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.419     4.759    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.124     4.883 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.488     5.370    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X32Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.494 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.592     6.086    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.210 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.495     6.705    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.829 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.291     7.120    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.244 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.168     8.412    ethmac_crc32_checker_source_source_payload_error
    SLICE_X9Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.451     9.451    eth_rx_clk
    SLICE_X9Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.080     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X9Y1           FDRE (Setup_fdre_C_D)       -0.062     9.434    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.434    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.695ns (24.749%)  route 5.154ns (75.251%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 9.451 - 8.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.563     1.563    eth_rx_clk
    SLICE_X32Y10         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.419     1.982 r  ethmac_crc32_checker_crc_reg_reg[25]/Q
                         net (fo=9, routed)           1.036     3.019    p_4_in41_in
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.324     3.343 r  ethmac_crc32_checker_crc_reg[3]_i_2/O
                         net (fo=3, routed)           0.665     4.008    ethmac_crc32_checker_crc_reg[3]_i_2_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.332     4.340 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.419     4.759    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.124     4.883 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.488     5.370    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X32Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.494 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.592     6.086    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.210 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.495     6.705    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.829 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.291     7.120    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.244 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.168     8.412    ethmac_crc32_checker_source_source_payload_error
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.451     9.451    eth_rx_clk
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.080     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X8Y1           FDRE (Setup_fdre_C_D)       -0.030     9.466    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.466    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 1.695ns (25.353%)  route 4.990ns (74.647%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 9.451 - 8.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.563     1.563    eth_rx_clk
    SLICE_X32Y10         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.419     1.982 r  ethmac_crc32_checker_crc_reg_reg[25]/Q
                         net (fo=9, routed)           1.036     3.019    p_4_in41_in
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.324     3.343 r  ethmac_crc32_checker_crc_reg[3]_i_2/O
                         net (fo=3, routed)           0.665     4.008    ethmac_crc32_checker_crc_reg[3]_i_2_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.332     4.340 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.419     4.759    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.124     4.883 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.488     5.370    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X32Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.494 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.592     6.086    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.210 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.495     6.705    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.829 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.291     7.120    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.244 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.005     8.249    ethmac_crc32_checker_source_source_payload_error
    SLICE_X11Y3          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.451     9.451    eth_rx_clk
    SLICE_X11Y3          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.080     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)       -0.067     9.429    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.429    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.695ns (25.311%)  route 5.002ns (74.689%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 9.450 - 8.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.563     1.563    eth_rx_clk
    SLICE_X32Y10         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.419     1.982 r  ethmac_crc32_checker_crc_reg_reg[25]/Q
                         net (fo=9, routed)           1.036     3.019    p_4_in41_in
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.324     3.343 r  ethmac_crc32_checker_crc_reg[3]_i_2/O
                         net (fo=3, routed)           0.665     4.008    ethmac_crc32_checker_crc_reg[3]_i_2_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.332     4.340 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.419     4.759    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.124     4.883 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.488     5.370    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X32Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.494 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.592     6.086    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.210 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.495     6.705    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.829 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.291     7.120    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.244 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.016     8.260    ethmac_crc32_checker_source_source_payload_error
    SLICE_X8Y3           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.450     9.450    eth_rx_clk
    SLICE_X8Y3           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.080     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X8Y3           FDRE (Setup_fdre_C_D)       -0.030     9.465    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.490ns (24.152%)  route 4.679ns (75.848%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 9.451 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X12Y5          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.268     3.355    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.479 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.912    storage_12_reg_i_11_n_0
    SLICE_X29Y4          LUT5 (Prop_lut5_I0_O)        0.124     4.036 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.517     4.554    storage_12_reg_i_8_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.607     5.285    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X28Y7          LUT2 (Prop_lut2_I0_O)        0.150     5.435 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.342     5.777    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I5_O)        0.326     6.103 r  ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.867     6.970    p_384_in
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.124     7.094 r  ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.644     7.739    ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.451     9.451    eth_rx_clk
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.080     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.169     9.327    ethmac_rx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.490ns (24.152%)  route 4.679ns (75.848%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 9.451 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X12Y5          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.268     3.355    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.479 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.912    storage_12_reg_i_11_n_0
    SLICE_X29Y4          LUT5 (Prop_lut5_I0_O)        0.124     4.036 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.517     4.554    storage_12_reg_i_8_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.607     5.285    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X28Y7          LUT2 (Prop_lut2_I0_O)        0.150     5.435 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.342     5.777    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I5_O)        0.326     6.103 r  ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.867     6.970    p_384_in
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.124     7.094 r  ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.644     7.739    ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.451     9.451    eth_rx_clk
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.080     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.169     9.327    ethmac_rx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.490ns (24.152%)  route 4.679ns (75.848%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 9.451 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X12Y5          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.268     3.355    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.479 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.912    storage_12_reg_i_11_n_0
    SLICE_X29Y4          LUT5 (Prop_lut5_I0_O)        0.124     4.036 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.517     4.554    storage_12_reg_i_8_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.607     5.285    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X28Y7          LUT2 (Prop_lut2_I0_O)        0.150     5.435 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.342     5.777    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I5_O)        0.326     6.103 r  ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.867     6.970    p_384_in
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.124     7.094 r  ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.644     7.739    ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.451     9.451    eth_rx_clk
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.080     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.169     9.327    ethmac_rx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.490ns (24.152%)  route 4.679ns (75.848%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 9.451 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X12Y5          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.268     3.355    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.479 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.912    storage_12_reg_i_11_n_0
    SLICE_X29Y4          LUT5 (Prop_lut5_I0_O)        0.124     4.036 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.517     4.554    storage_12_reg_i_8_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.607     5.285    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X28Y7          LUT2 (Prop_lut2_I0_O)        0.150     5.435 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.342     5.777    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I5_O)        0.326     6.103 r  ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.867     6.970    p_384_in
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.124     7.094 r  ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.644     7.739    ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.451     9.451    eth_rx_clk
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.080     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.169     9.327    ethmac_rx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.490ns (24.152%)  route 4.679ns (75.848%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 9.451 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X12Y5          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.268     3.355    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.479 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.912    storage_12_reg_i_11_n_0
    SLICE_X29Y4          LUT5 (Prop_lut5_I0_O)        0.124     4.036 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.517     4.554    storage_12_reg_i_8_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.607     5.285    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X28Y7          LUT2 (Prop_lut2_I0_O)        0.150     5.435 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.342     5.777    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I5_O)        0.326     6.103 r  ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.867     6.970    p_384_in
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.124     7.094 r  ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.644     7.739    ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.451     9.451    eth_rx_clk
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.080     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.169     9.327    ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.490ns (24.152%)  route 4.679ns (75.848%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 9.451 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X12Y5          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.268     3.355    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124     3.479 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.912    storage_12_reg_i_11_n_0
    SLICE_X29Y4          LUT5 (Prop_lut5_I0_O)        0.124     4.036 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.517     4.554    storage_12_reg_i_8_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I4_O)        0.124     4.678 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.607     5.285    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X28Y7          LUT2 (Prop_lut2_I0_O)        0.150     5.435 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.342     5.777    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I5_O)        0.326     6.103 r  ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.867     6.970    p_384_in
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.124     7.094 r  ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.644     7.739    ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.451     9.451    eth_rx_clk
    SLICE_X8Y1           FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.080     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.169     9.327    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  1.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.038%)  route 0.227ns (63.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X29Y9          FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.917    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X30Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.831     0.831    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.798    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.038%)  route 0.227ns (63.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X29Y9          FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.917    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X30Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.831     0.831    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.798    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.038%)  route 0.227ns (63.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X29Y9          FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.917    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X30Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.831     0.831    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.798    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.038%)  route 0.227ns (63.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X29Y9          FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.917    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X30Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.831     0.831    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.798    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.038%)  route 0.227ns (63.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X29Y9          FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.917    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X30Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.831     0.831    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.798    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.038%)  route 0.227ns (63.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X29Y9          FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.917    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X30Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.831     0.831    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.798    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.038%)  route 0.227ns (63.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X29Y9          FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.917    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X30Y8          RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.831     0.831    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y8          RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X30Y8          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     0.798    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.038%)  route 0.227ns (63.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X29Y9          FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.917    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X30Y8          RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.831     0.831    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y8          RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.597    
    SLICE_X30Y8          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     0.798    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.563     0.563    eth_rx_clk
    SLICE_X29Y5          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl7_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl7_regs0[6]
    SLICE_X29Y5          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.833     0.833    eth_rx_clk
    SLICE_X29Y5          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[6]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X29Y5          FDRE (Hold_fdre_C_D)         0.076     0.639    xilinxmultiregimpl7_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.564     0.564    eth_rx_clk
    SLICE_X29Y2          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.760    xilinxmultiregimpl7_regs0[0]
    SLICE_X29Y2          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.834     0.834    eth_rx_clk
    SLICE_X29Y2          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X29Y2          FDRE (Hold_fdre_C_D)         0.075     0.639    xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y0     storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y23    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y15    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y25    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y17    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y27    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y12    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y12    FDPE_9/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X33Y8     ethmac_crc32_checker_crc_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y8     storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y28    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.910ns (29.754%)  route 4.509ns (70.246%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 9.483 - 8.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.626     1.626    eth_tx_clk
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419     2.045 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.803     2.848    xilinxmultiregimpl4_regs1[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.299     3.147 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.351     3.498    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.124     3.622 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.172     3.794    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     3.918 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.490     4.408    ethmac_padding_inserter_source_valid
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     4.532 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.426     4.958    ethmac_crc32_inserter_source_valid
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.082 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.385     5.467    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     5.591 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.294     5.885    ethmac_tx_converter_converter_mux0
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.117     6.002 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.546     6.549    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.331     6.880 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.350     7.229    storage_11_reg_i_46_n_0
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.124     7.353 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.692     8.046    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.483     9.483    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.080     9.563    
                         clock uncertainty           -0.069     9.494    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.928    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 3.062ns (50.810%)  route 2.964ns (49.190%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.601     1.601    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.055 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.125     5.179    ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     5.303 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.904     6.208    ODDR_4_i_8_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.153     6.361 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.430     6.791    ODDR_4_i_6_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.331     7.122 r  ODDR_4_i_2/O
                         net (fo=1, routed)           0.505     7.627    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.527     9.527    eth_tx_clk
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.069     9.538    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D2)      -0.834     8.704    ODDR_4
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 3.043ns (51.273%)  route 2.892ns (48.727%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.601     1.601    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.055 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.079     5.134    ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.258 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.830     6.088    ODDR_2_i_8_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.117     6.205 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.418     6.623    ODDR_2_i_4_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.348     6.971 r  ODDR_2_i_1/O
                         net (fo=1, routed)           0.565     7.536    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.522     9.522    eth_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.080     9.602    
                         clock uncertainty           -0.069     9.533    
    OLOGIC_X0Y22         ODDR (Setup_oddr_C_D1)      -0.834     8.699    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 3.022ns (50.983%)  route 2.905ns (49.017%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.601     1.601    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.055 r  storage_11_reg/DOADO[20]
                         net (fo=1, routed)           1.155     5.210    ethmac_tx_converter_converter_sink_payload_data_reg[24]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.334 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.817     6.151    ODDR_2_i_9_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.116     6.267 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.286     6.552    ODDR_2_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.328     6.880 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.648     7.528    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.522     9.522    eth_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.080     9.602    
                         clock uncertainty           -0.069     9.533    
    OLOGIC_X0Y22         ODDR (Setup_oddr_C_D2)      -0.834     8.699    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 1.902ns (29.396%)  route 4.568ns (70.604%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 9.511 - 8.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.626     1.626    eth_tx_clk
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419     2.045 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.803     2.848    xilinxmultiregimpl4_regs1[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.299     3.147 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.351     3.498    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.124     3.622 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.172     3.794    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     3.918 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.490     4.408    ethmac_padding_inserter_source_valid
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     4.532 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.426     4.958    ethmac_crc32_inserter_source_valid
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.082 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.385     5.467    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     5.591 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.294     5.885    ethmac_tx_converter_converter_mux0
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.117     6.002 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.546     6.549    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.331     6.880 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.476     7.355    storage_11_reg_i_46_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I0_O)        0.116     7.471 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.625     8.097    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X6Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.511     9.511    eth_tx_clk
    SLICE_X6Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.093     9.604    
                         clock uncertainty           -0.069     9.535    
    SLICE_X6Y15          FDRE (Setup_fdre_C_D)       -0.249     9.286    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                          9.286    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.902ns (29.391%)  route 4.569ns (70.609%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 9.511 - 8.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.626     1.626    eth_tx_clk
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419     2.045 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.803     2.848    xilinxmultiregimpl4_regs1[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.299     3.147 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.351     3.498    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.124     3.622 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.172     3.794    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     3.918 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.490     4.408    ethmac_padding_inserter_source_valid
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     4.532 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.426     4.958    ethmac_crc32_inserter_source_valid
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.082 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.385     5.467    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     5.591 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.294     5.885    ethmac_tx_converter_converter_mux0
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.117     6.002 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.546     6.549    ethmac_tx_converter_converter_mux__0
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.331     6.880 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.476     7.355    storage_11_reg_i_46_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I0_O)        0.116     7.471 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.626     8.098    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X6Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.511     9.511    eth_tx_clk
    SLICE_X6Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.093     9.604    
                         clock uncertainty           -0.069     9.535    
    SLICE_X6Y15          FDRE (Setup_fdre_C_D)       -0.232     9.303    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.786ns (29.421%)  route 4.284ns (70.579%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 9.483 - 8.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.626     1.626    eth_tx_clk
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419     2.045 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.803     2.848    xilinxmultiregimpl4_regs1[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.299     3.147 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.351     3.498    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.124     3.622 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.172     3.794    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     3.918 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.490     4.408    ethmac_padding_inserter_source_valid
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     4.532 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.426     4.958    ethmac_crc32_inserter_source_valid
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.082 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.385     5.467    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     5.591 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.294     5.885    ethmac_tx_converter_converter_mux0
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.117     6.002 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.539     6.542    ethmac_tx_converter_converter_mux__0
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.331     6.873 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.824     7.697    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.483     9.483    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.080     9.563    
                         clock uncertainty           -0.069     9.494    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.928    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 2.826ns (48.147%)  route 3.043ns (51.853%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 9.530 - 8.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.601     1.601    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.055 r  storage_11_reg/DOADO[15]
                         net (fo=1, routed)           1.172     5.227    ethmac_tx_converter_converter_sink_payload_data_reg[17]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.351 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.666     6.017    ODDR_5_i_7_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.141 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.562     6.703    ODDR_5_i_5_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     6.827 r  ODDR_5_i_2/O
                         net (fo=1, routed)           0.644     7.470    ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y14         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.530     9.530    eth_tx_clk
    OLOGIC_X0Y14         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.080     9.610    
                         clock uncertainty           -0.069     9.541    
    OLOGIC_X0Y14         ODDR (Setup_oddr_C_D2)      -0.834     8.707    ODDR_5
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 3.052ns (52.025%)  route 2.814ns (47.975%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.601     1.601    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.055 r  storage_11_reg/DOADO[10]
                         net (fo=1, routed)           1.022     5.077    ethmac_tx_converter_converter_sink_payload_data_reg[12]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.201 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.818     6.019    ODDR_4_i_7_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.119     6.138 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.435     6.573    ODDR_4_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.355     6.928 r  ODDR_4_i_1/O
                         net (fo=1, routed)           0.540     7.467    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.527     9.527    eth_tx_clk
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.069     9.538    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D1)      -0.834     8.704    ODDR_4
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 1.786ns (29.981%)  route 4.171ns (70.019%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 9.483 - 8.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.626     1.626    eth_tx_clk
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.419     2.045 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.803     2.848    xilinxmultiregimpl4_regs1[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.299     3.147 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.351     3.498    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.124     3.622 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.172     3.794    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     3.918 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.490     4.408    ethmac_padding_inserter_source_valid
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     4.532 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.426     4.958    ethmac_crc32_inserter_source_valid
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.082 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.385     5.467    ethmac_preamble_inserter_sink_ready
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     5.591 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.294     5.885    ethmac_tx_converter_converter_mux0
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.117     6.002 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.498     6.501    ethmac_tx_converter_converter_mux__0
    SLICE_X7Y15          LUT4 (Prop_lut4_I0_O)        0.331     6.832 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.752     7.583    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.483     9.483    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.080     9.563    
                         clock uncertainty           -0.069     9.494    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.928    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  1.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.586     0.586    eth_tx_clk
    SLICE_X7Y18          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.782    xilinxmultiregimpl4_regs0[3]
    SLICE_X7Y18          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.855     0.855    eth_tx_clk
    SLICE_X7Y18          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.076     0.662    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.587     0.587    eth_tx_clk
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.783    xilinxmultiregimpl4_regs0[6]
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.856     0.856    eth_tx_clk
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.269     0.587    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.076     0.663    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.587     0.587    eth_tx_clk
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.783    xilinxmultiregimpl4_regs0[0]
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.856     0.856    eth_tx_clk
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.269     0.587    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.075     0.662    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.587     0.587    eth_tx_clk
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.783    xilinxmultiregimpl4_regs0[5]
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.856     0.856    eth_tx_clk
    SLICE_X7Y17          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.269     0.587    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.071     0.658    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.586     0.586    eth_tx_clk
    SLICE_X6Y18          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.750 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.805    xilinxmultiregimpl4_regs0[4]
    SLICE_X6Y18          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.855     0.855    eth_tx_clk
    SLICE_X6Y18          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.060     0.646    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.759%)  route 0.120ns (39.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.588     0.588    eth_tx_clk
    SLICE_X0Y18          FDSE                                         r  ethmac_crc32_inserter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDSE (Prop_fdse_C_Q)         0.141     0.729 r  ethmac_crc32_inserter_reg_reg[22]/Q
                         net (fo=2, routed)           0.120     0.849    p_37_in
    SLICE_X1Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.894 r  ethmac_crc32_inserter_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.894    ethmac_crc32_inserter_next_reg[30]
    SLICE_X1Y19          FDSE                                         r  ethmac_crc32_inserter_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.856     0.856    eth_tx_clk
    SLICE_X1Y19          FDSE                                         r  ethmac_crc32_inserter_reg_reg[30]/C
                         clock pessimism             -0.255     0.601    
    SLICE_X1Y19          FDSE (Hold_fdse_C_D)         0.092     0.693    ethmac_crc32_inserter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.450%)  route 0.138ns (42.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X0Y15          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ethmac_preamble_inserter_cnt_reg[0]/Q
                         net (fo=5, routed)           0.138     0.869    ethmac_preamble_inserter_cnt[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.045     0.914 r  ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.914    ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.860     0.860    eth_tx_clk
    SLICE_X1Y15          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.091     0.695    ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X1Y15          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=5, routed)           0.141     0.873    ethmac_preamble_inserter_cnt[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.045     0.918 r  ethmac_preamble_inserter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.918    ethmac_preamble_inserter_cnt[0]_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.860     0.860    eth_tx_clk
    SLICE_X0Y15          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.091     0.695    ethmac_preamble_inserter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X1Y15          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=5, routed)           0.142     0.874    ethmac_preamble_inserter_cnt[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.045     0.919 r  ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.919    ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.860     0.860    eth_tx_clk
    SLICE_X0Y15          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.092     0.696    ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_gap_inserter_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.554%)  route 0.163ns (43.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X2Y15          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     0.755 r  ethmac_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.163     0.917    ethmac_tx_gap_inserter_counter_reg__0[2]
    SLICE_X2Y15          LUT4 (Prop_lut4_I2_O)        0.048     0.965 r  ethmac_tx_gap_inserter_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.965    p_0_in__6[3]
    SLICE_X2Y15          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.860     0.860    eth_tx_clk
    SLICE_X2Y15          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/C
                         clock pessimism             -0.269     0.591    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.131     0.722    ethmac_tx_gap_inserter_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y37  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y22  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y13  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y18  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y14  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y14  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y14  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y17   ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y17   ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y18   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y18   xilinxmultiregimpl4_regs0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y18   xilinxmultiregimpl4_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y18   xilinxmultiregimpl4_regs0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y18   xilinxmultiregimpl4_regs1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y18   xilinxmultiregimpl4_regs1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y18   xilinxmultiregimpl4_regs1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y18   xilinxmultiregimpl4_regs1_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y14  FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y14  FDPE_7/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_reg_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y19   ethmac_crc32_inserter_reg_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_reg_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y19   ethmac_crc32_inserter_reg_reg[19]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_reg_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[26]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X0Y19   ethmac_crc32_inserter_reg_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.647ns  (logic 3.220ns (33.377%)  route 6.427ns (66.623%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        1.567     1.567    sys_clk
    SLICE_X35Y1          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.032     3.055    p_0_in6_in[4]
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.179 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.179    bankmachine3_state[1]_i_8_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.729 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.729    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.000 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.454     4.454    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X37Y2          LUT2 (Prop_lut2_I1_O)        0.373     4.827 r  bankmachine3_state[3]_i_14/O
                         net (fo=2, routed)           0.598     5.425    bankmachine3_state[3]_i_14_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I3_O)        0.124     5.549 r  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5/O
                         net (fo=3, routed)           0.432     5.981    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.105 f  netsoc_netsoc_sdram_choose_req_grant[2]_i_17/O
                         net (fo=8, routed)           0.850     6.955    netsoc_netsoc_sdram_choose_req_grant[2]_i_17_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.079 f  netsoc_netsoc_sdram_bandwidth_cmd_valid_i_3/O
                         net (fo=1, routed)           0.000     7.079    netsoc_netsoc_sdram_bandwidth_cmd_valid_i_3_n_0
    SLICE_X50Y5          MUXF7 (Prop_muxf7_I0_O)      0.209     7.288 f  netsoc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=3, routed)           0.375     7.664    netsoc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I0_O)        0.297     7.961 f  netsoc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=37, routed)          0.919     8.880    netsoc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I2_O)        0.116     8.996 r  bankmachine0_state[3]_i_7/O
                         net (fo=4, routed)           0.653     9.649    bankmachine0_state[3]_i_7_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.328     9.977 f  bankmachine0_state[3]_i_4/O
                         net (fo=1, routed)           0.574    10.551    bankmachine0_state[3]_i_4_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.675 r  bankmachine0_state[3]_i_1/O
                         net (fo=4, routed)           0.539    11.215    bankmachine0_next_state
    SLICE_X50Y3          FDRE                                         r  bankmachine0_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4691, routed)        1.455    11.455    sys_clk
    SLICE_X50Y3          FDRE                                         r  bankmachine0_state_reg[0]/C
                         clock pessimism              0.007    11.462    
                         clock uncertainty           -0.057    11.406    
    SLICE_X50Y3          FDRE (Setup_fdre_C_CE)      -0.169    11.237    bankmachine0_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 3.220ns (33.549%)  route 6.378ns (66.451%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        1.567     1.567    sys_clk
    SLICE_X35Y1          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.032     3.055    p_0_in6_in[4]
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.179 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.179    bankmachine3_state[1]_i_8_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.729 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.729    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.000 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.454     4.454    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X37Y2          LUT2 (Prop_lut2_I1_O)        0.373     4.827 r  bankmachine3_state[3]_i_14/O
                         net (fo=2, routed)           0.598     5.425    bankmachine3_state[3]_i_14_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I3_O)        0.124     5.549 r  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5/O
                         net (fo=3, routed)           0.432     5.981    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.105 f  netsoc_netsoc_sdram_choose_req_grant[2]_i_17/O
                         net (fo=8, routed)           0.850     6.955    netsoc_netsoc_sdram_choose_req_grant[2]_i_17_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.079 f  netsoc_netsoc_sdram_bandwidth_cmd_valid_i_3/O
                         net (fo=1, routed)           0.000     7.079    netsoc_netsoc_sdram_bandwidth_cmd_valid_i_3_n_0
    SLICE_X50Y5          MUXF7 (Prop_muxf7_I0_O)      0.209     7.288 f  netsoc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=3, routed)           0.375     7.664    netsoc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I0_O)        0.297     7.961 f  netsoc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=37, routed)          0.919     8.880    netsoc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I2_O)        0.116     8.996 r  bankmachine0_state[3]_i_7/O
                         net (fo=4, routed)           0.653     9.649    bankmachine0_state[3]_i_7_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.328     9.977 f  bankmachine0_state[3]_i_4/O
                         net (fo=1, routed)           0.574    10.551    bankmachine0_state[3]_i_4_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.675 r  bankmachine0_state[3]_i_1/O
                         net (fo=4, routed)           0.490    11.165    bankmachine0_next_state
    SLICE_X51Y4          FDRE                                         r  bankmachine0_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4691, routed)        1.455    11.455    sys_clk
    SLICE_X51Y4          FDRE                                         r  bankmachine0_state_reg[1]/C
                         clock pessimism              0.007    11.462    
                         clock uncertainty           -0.057    11.406    
    SLICE_X51Y4          FDRE (Setup_fdre_C_CE)      -0.205    11.201    bankmachine0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 3.220ns (33.549%)  route 6.378ns (66.451%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        1.567     1.567    sys_clk
    SLICE_X35Y1          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.032     3.055    p_0_in6_in[4]
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.179 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.179    bankmachine3_state[1]_i_8_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.729 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.729    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.000 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.454     4.454    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X37Y2          LUT2 (Prop_lut2_I1_O)        0.373     4.827 r  bankmachine3_state[3]_i_14/O
                         net (fo=2, routed)           0.598     5.425    bankmachine3_state[3]_i_14_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I3_O)        0.124     5.549 r  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5/O
                         net (fo=3, routed)           0.432     5.981    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.105 f  netsoc_netsoc_sdram_choose_req_grant[2]_i_17/O
                         net (fo=8, routed)           0.850     6.955    netsoc_netsoc_sdram_choose_req_grant[2]_i_17_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.079 f  netsoc_netsoc_sdram_bandwidth_cmd_valid_i_3/O
                         net (fo=1, routed)           0.000     7.079    netsoc_netsoc_sdram_bandwidth_cmd_valid_i_3_n_0
    SLICE_X50Y5          MUXF7 (Prop_muxf7_I0_O)      0.209     7.288 f  netsoc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=3, routed)           0.375     7.664    netsoc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I0_O)        0.297     7.961 f  netsoc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=37, routed)          0.919     8.880    netsoc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I2_O)        0.116     8.996 r  bankmachine0_state[3]_i_7/O
                         net (fo=4, routed)           0.653     9.649    bankmachine0_state[3]_i_7_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.328     9.977 f  bankmachine0_state[3]_i_4/O
                         net (fo=1, routed)           0.574    10.551    bankmachine0_state[3]_i_4_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.675 r  bankmachine0_state[3]_i_1/O
                         net (fo=4, routed)           0.490    11.165    bankmachine0_next_state
    SLICE_X51Y4          FDRE                                         r  bankmachine0_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4691, routed)        1.455    11.455    sys_clk
    SLICE_X51Y4          FDRE                                         r  bankmachine0_state_reg[3]/C
                         clock pessimism              0.007    11.462    
                         clock uncertainty           -0.057    11.406    
    SLICE_X51Y4          FDRE (Setup_fdre_C_CE)      -0.205    11.201    bankmachine0_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine0_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 3.220ns (33.903%)  route 6.278ns (66.097%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        1.567     1.567    sys_clk
    SLICE_X35Y1          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.032     3.055    p_0_in6_in[4]
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.179 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.179    bankmachine3_state[1]_i_8_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.729 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.729    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.000 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.454     4.454    netsoc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X37Y2          LUT2 (Prop_lut2_I1_O)        0.373     4.827 r  bankmachine3_state[3]_i_14/O
                         net (fo=2, routed)           0.598     5.425    bankmachine3_state[3]_i_14_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I3_O)        0.124     5.549 r  netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5/O
                         net (fo=3, routed)           0.432     5.981    netsoc_netsoc_sdram_bankmachine3_twtpcon_ready_i_5_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.105 f  netsoc_netsoc_sdram_choose_req_grant[2]_i_17/O
                         net (fo=8, routed)           0.850     6.955    netsoc_netsoc_sdram_choose_req_grant[2]_i_17_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.079 f  netsoc_netsoc_sdram_bandwidth_cmd_valid_i_3/O
                         net (fo=1, routed)           0.000     7.079    netsoc_netsoc_sdram_bandwidth_cmd_valid_i_3_n_0
    SLICE_X50Y5          MUXF7 (Prop_muxf7_I0_O)      0.209     7.288 f  netsoc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=3, routed)           0.375     7.664    netsoc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I0_O)        0.297     7.961 f  netsoc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=37, routed)          0.919     8.880    netsoc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I2_O)        0.116     8.996 r  bankmachine0_state[3]_i_7/O
                         net (fo=4, routed)           0.653     9.649    bankmachine0_state[3]_i_7_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.328     9.977 f  bankmachine0_state[3]_i_4/O
                         net (fo=1, routed)           0.574    10.551    bankmachine0_state[3]_i_4_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.675 r  bankmachine0_state[3]_i_1/O
                         net (fo=4, routed)           0.390    11.065    bankmachine0_next_state
    SLICE_X51Y3          FDRE                                         r  bankmachine0_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4691, routed)        1.455    11.455    sys_clk
    SLICE_X51Y3          FDRE                                         r  bankmachine0_state_reg[2]/C
                         clock pessimism              0.007    11.462    
                         clock uncertainty           -0.057    11.406    
    SLICE_X51Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.201    bankmachine0_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 0.478ns (5.297%)  route 8.546ns (94.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        1.617     1.617    sys_clk
    SLICE_X64Y65         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.478     2.095 r  FDPE_1/Q
                         net (fo=2274, routed)        8.546    10.641    sys_rst
    SLICE_X32Y2          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4691, routed)        1.449    11.449    sys_clk
    SLICE_X32Y2          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[13]/C
                         clock pessimism              0.000    11.449    
                         clock uncertainty           -0.057    11.393    
    SLICE_X32Y2          FDRE (Setup_fdre_C_R)       -0.600    10.793    netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         10.793    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 0.478ns (5.297%)  route 8.546ns (94.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        1.617     1.617    sys_clk
    SLICE_X64Y65         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.478     2.095 r  FDPE_1/Q
                         net (fo=2274, routed)        8.546    10.641    sys_rst
    SLICE_X32Y2          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4691, routed)        1.449    11.449    sys_clk
    SLICE_X32Y2          FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[14]/C
                         clock pessimism              0.000    11.449    
                         clock uncertainty           -0.057    11.393    
    SLICE_X32Y2          FDRE (Setup_fdre_C_R)       -0.600    10.793    netsoc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         10.793    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_a7ddrphy_bitslip3_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 0.478ns (5.262%)  route 8.606ns (94.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        1.617     1.617    sys_clk
    SLICE_X64Y65         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.478     2.095 r  FDPE_1/Q
                         net (fo=2274, routed)        8.606    10.701    sys_rst
    SLICE_X61Y6          FDRE                                         r  netsoc_a7ddrphy_bitslip3_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4691, routed)        1.521    11.521    sys_clk
    SLICE_X61Y6          FDRE                                         r  netsoc_a7ddrphy_bitslip3_o_reg[0]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X61Y6          FDRE (Setup_fdre_C_R)       -0.600    10.865    netsoc_a7ddrphy_bitslip3_o_reg[0]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_a7ddrphy_bitslip3_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 0.478ns (5.262%)  route 8.606ns (94.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        1.617     1.617    sys_clk
    SLICE_X64Y65         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.478     2.095 r  FDPE_1/Q
                         net (fo=2274, routed)        8.606    10.701    sys_rst
    SLICE_X61Y6          FDRE                                         r  netsoc_a7ddrphy_bitslip3_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4691, routed)        1.521    11.521    sys_clk
    SLICE_X61Y6          FDRE                                         r  netsoc_a7ddrphy_bitslip3_o_reg[1]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X61Y6          FDRE (Setup_fdre_C_R)       -0.600    10.865    netsoc_a7ddrphy_bitslip3_o_reg[1]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_a7ddrphy_bitslip3_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 0.478ns (5.262%)  route 8.606ns (94.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        1.617     1.617    sys_clk
    SLICE_X64Y65         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.478     2.095 r  FDPE_1/Q
                         net (fo=2274, routed)        8.606    10.701    sys_rst
    SLICE_X61Y6          FDRE                                         r  netsoc_a7ddrphy_bitslip3_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4691, routed)        1.521    11.521    sys_clk
    SLICE_X61Y6          FDRE                                         r  netsoc_a7ddrphy_bitslip3_r_reg[0]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X61Y6          FDRE (Setup_fdre_C_R)       -0.600    10.865    netsoc_a7ddrphy_bitslip3_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_a7ddrphy_bitslip3_r_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 0.478ns (5.262%)  route 8.606ns (94.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        1.617     1.617    sys_clk
    SLICE_X64Y65         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE (Prop_fdpe_C_Q)         0.478     2.095 r  FDPE_1/Q
                         net (fo=2274, routed)        8.606    10.701    sys_rst
    SLICE_X61Y6          FDRE                                         r  netsoc_a7ddrphy_bitslip3_r_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4691, routed)        1.521    11.521    sys_clk
    SLICE_X61Y6          FDRE                                         r  netsoc_a7ddrphy_bitslip3_r_reg[12]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X61Y6          FDRE (Setup_fdre_C_R)       -0.600    10.865    netsoc_a7ddrphy_bitslip3_r_reg[12]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  0.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.557     0.557    sys_clk
    SLICE_X35Y18         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.915    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X34Y18         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.824     0.824    storage_14_reg_0_1_6_11/WCLK
    SLICE_X34Y18         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.557     0.557    sys_clk
    SLICE_X35Y18         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.915    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X34Y18         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.824     0.824    storage_14_reg_0_1_6_11/WCLK
    SLICE_X34Y18         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_14_reg_0_1_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.557     0.557    sys_clk
    SLICE_X35Y18         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.915    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X34Y18         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.824     0.824    storage_14_reg_0_1_6_11/WCLK
    SLICE_X34Y18         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_14_reg_0_1_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.557     0.557    sys_clk
    SLICE_X35Y18         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.915    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X34Y18         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.824     0.824    storage_14_reg_0_1_6_11/WCLK
    SLICE_X34Y18         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB_D1/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_14_reg_0_1_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.557     0.557    sys_clk
    SLICE_X35Y18         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.915    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X34Y18         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.824     0.824    storage_14_reg_0_1_6_11/WCLK
    SLICE_X34Y18         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_14_reg_0_1_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.557     0.557    sys_clk
    SLICE_X35Y18         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.915    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X34Y18         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.824     0.824    storage_14_reg_0_1_6_11/WCLK
    SLICE_X34Y18         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC_D1/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_14_reg_0_1_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.557     0.557    sys_clk
    SLICE_X35Y18         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.915    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X34Y18         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.824     0.824    storage_14_reg_0_1_6_11/WCLK
    SLICE_X34Y18         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X34Y18         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.880    storage_14_reg_0_1_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.557     0.557    sys_clk
    SLICE_X35Y18         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.915    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X34Y18         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.824     0.824    storage_14_reg_0_1_6_11/WCLK
    SLICE_X34Y18         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD_D1/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X34Y18         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.880    storage_14_reg_0_1_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.879%)  route 0.231ns (62.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.555     0.555    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X33Y27         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_reg[3]/Q
                         net (fo=10, routed)          0.231     0.927    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/ctrl_rfb_o_reg[31][3]
    SLICE_X38Y26         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.819     0.819    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/clk100
    SLICE_X38Y26         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_reg[3]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.063     0.877    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 netsoc_dna_status_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_dna_status_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.354%)  route 0.214ns (56.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.569     0.569    sys_clk
    SLICE_X52Y49         FDRE                                         r  netsoc_dna_status_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  netsoc_dna_status_reg[37]/Q
                         net (fo=2, routed)           0.214     0.947    netsoc_dna_status_reg_n_0_[37]
    SLICE_X52Y50         FDRE                                         r  netsoc_dna_status_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4691, routed)        0.833     0.833    sys_clk
    SLICE_X52Y50         FDRE                                         r  netsoc_dna_status_reg[38]/C
                         clock pessimism              0.000     0.833    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.063     0.896    netsoc_dna_status_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y10   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y11   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y15  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  storage_13_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  storage_13_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  storage_13_reg_0_1_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  storage_13_reg_0_1_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  storage_13_reg_0_1_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  storage_13_reg_0_1_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  storage_13_reg_0_1_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  storage_13_reg_0_1_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y14  storage_13_reg_0_1_30_32/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y14  storage_13_reg_0_1_30_32/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.641ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y64         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    H4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     2.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     3.867    clk200_clk
    SLICE_X64Y64         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.867    
                         clock uncertainty           -0.125     3.742    
    SLICE_X64Y64         FDPE (Setup_fdpe_C_D)       -0.035     3.707    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.707    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.641    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.464ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X29Y12         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     2.560    eth_rx_clk
    SLICE_X29Y12         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.560    
                         clock uncertainty           -0.025     2.535    
    SLICE_X29Y12         FDPE (Setup_fdpe_C_D)       -0.005     2.530    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.530    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.464    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.327ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X29Y14         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.559     2.559    eth_tx_clk
    SLICE_X29Y14         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty           -0.161     2.397    
    SLICE_X29Y14         FDPE (Setup_fdpe_C_D)       -0.005     2.392    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.392    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.327    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.357ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y65         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4691, routed)        0.587     2.587    sys_clk
    SLICE_X64Y65         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.587    
                         clock uncertainty           -0.129     2.457    
    SLICE_X64Y65         FDPE (Setup_fdpe_C_D)       -0.035     2.422    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.422    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.357    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.519 (r) | FAST    |     3.153 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.181 (r) | FAST    |     4.901 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.109 (f) | FAST    |     4.901 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.154 (r) | FAST    |     4.874 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.082 (f) | FAST    |     4.874 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.192 (r) | FAST    |     4.912 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.120 (f) | FAST    |     4.912 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.159 (r) | FAST    |     4.879 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.087 (f) | FAST    |     4.879 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.152 (r) | FAST    |     4.871 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.080 (f) | FAST    |     4.871 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.179 (r) | FAST    |     4.898 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.107 (f) | FAST    |     4.898 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.878 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.878 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.188 (r) | FAST    |     4.907 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (f) | FAST    |     4.907 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.145 (r) | FAST    |     4.857 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.073 (f) | FAST    |     4.857 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.044 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.119 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.047 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.115 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.043 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.121 (r) | FAST    |     4.834 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.049 (f) | FAST    |     4.834 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.146 (r) | FAST    |     4.859 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.074 (f) | FAST    |     4.859 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.112 (r) | FAST    |     4.831 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.040 (f) | FAST    |     4.831 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.851 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.851 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.409 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.409 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (r) | SLOW    |     0.415 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (f) | SLOW    |     0.415 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (r) | SLOW    |     0.414 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (f) | SLOW    |     0.414 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (r) | SLOW    |     0.425 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (f) | SLOW    |     0.425 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.408 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.408 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     1.967 (r) | SLOW    |    -0.066 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.137 (r) | SLOW    |    -0.164 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     2.730 (r) | SLOW    |    -0.580 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.245 (r) | SLOW    |    -0.463 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.384 (r) | SLOW    |      2.490 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.362 (r) | SLOW    |      2.470 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.390 (r) | SLOW    |      2.502 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.406 (r) | SLOW    |      2.510 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.432 (r) | SLOW    |      2.537 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.387 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.378 (r) | SLOW    |      2.489 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.424 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.386 (r) | SLOW    |      2.493 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.426 (r) | SLOW    |      2.530 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.381 (r) | SLOW    |      2.492 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.500 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.474 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.415 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.413 (r) | SLOW    |      2.516 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.522 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.531 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.496 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.433 (r) | SLOW    |      2.539 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.306 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.307 (r) | SLOW    |      2.156 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.191 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.186 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.155 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.213 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.212 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.226 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.292 (r) | SLOW    |      2.193 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.425 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.366 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.410 (r) | SLOW    |      2.513 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      2.756 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.922 (r) | SLOW    |      2.797 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.930 (r) | SLOW    |      2.760 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.796 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (r) | SLOW    |      4.981 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (f) | SLOW    |      4.981 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (r) | SLOW    |      1.847 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (f) | SLOW    |      1.847 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (r) | SLOW    |      1.836 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (f) | SLOW    |      1.836 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (r) | SLOW    |      1.846 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (f) | SLOW    |      1.846 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (r) | SLOW    |      1.840 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (f) | SLOW    |      1.840 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (r) | SLOW    |      1.841 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (f) | SLOW    |      1.841 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.189 (r) | SLOW    |      1.851 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.598 (r) | SLOW    |      1.628 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.343 (r) | SLOW    |      1.897 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.049 (r) | SLOW    |      1.814 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.738 (r) | SLOW    |      1.686 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.427 (r) | SLOW    |      1.511 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.049 (r) | SLOW    |      1.821 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.438 (r) | SLOW    |      1.517 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.864 (r) | SLOW    |      1.744 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.629 (r) | SLOW    |      2.121 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.316 (r) | SLOW    |      1.971 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.769 (r) | SLOW    |      2.177 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.166 (r) | SLOW    |      1.904 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.714 (r) | SLOW    |      1.678 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.771 (r) | SLOW    |      2.184 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.014 (r) | SLOW    |      1.817 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.747 (r) | SLOW    |      1.634 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.468 (r) | SLOW    |      1.996 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.748 (r) | SLOW    |      1.638 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.469 (r) | SLOW    |      1.995 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      8.777 (r) | SLOW    |      2.822 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |      9.830 (r) | SLOW    |      3.067 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |      9.951 (r) | SLOW    |      2.834 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |      8.751 (r) | SLOW    |      2.844 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.134 (r) | SLOW    |      3.289 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.126 (r) | SLOW    |      3.320 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.259 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.978 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.392 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.118 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.634 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         2.401 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         2.175 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.978 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.871 ns
Ideal Clock Offset to Actual Clock: 2.976 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.181 (r) | FAST    |   4.901 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.109 (f) | FAST    |   4.901 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.154 (r) | FAST    |   4.874 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.082 (f) | FAST    |   4.874 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.192 (r) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.120 (f) | FAST    |   4.912 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.159 (r) | FAST    |   4.879 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.087 (f) | FAST    |   4.879 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.152 (r) | FAST    |   4.871 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.080 (f) | FAST    |   4.871 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.179 (r) | FAST    |   4.898 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.107 (f) | FAST    |   4.898 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.157 (r) | FAST    |   4.878 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.085 (f) | FAST    |   4.878 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.188 (r) | FAST    |   4.907 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.116 (f) | FAST    |   4.907 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.145 (r) | FAST    |   4.857 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.073 (f) | FAST    |   4.857 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.116 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.044 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.119 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.047 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.115 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.043 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.121 (r) | FAST    |   4.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.049 (f) | FAST    |   4.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.146 (r) | FAST    |   4.859 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.074 (f) | FAST    |   4.859 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.112 (r) | FAST    |   4.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.040 (f) | FAST    |   4.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.138 (r) | FAST    |   4.851 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.066 (f) | FAST    |   4.851 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.040 (f) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 1.229 ns
Ideal Clock Offset to Actual Clock: -0.189 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.796 (r) | SLOW    |  0.415 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.796 (f) | SLOW    |  0.415 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (r) | SLOW    |  0.414 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (f) | SLOW    |  0.414 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (f) | SLOW    |  0.425 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (r) | SLOW    |  0.408 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (f) | SLOW    |  0.408 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.804 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.070 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.367 (r) | SLOW    |   2.475 (r) | FAST    |    0.005 |
ddram_a[1]         |   8.389 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[2]         |   8.384 (r) | SLOW    |   2.490 (r) | FAST    |    0.022 |
ddram_a[3]         |   8.362 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_a[4]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[5]         |   8.390 (r) | SLOW    |   2.502 (r) | FAST    |    0.033 |
ddram_a[6]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[7]         |   8.406 (r) | SLOW    |   2.510 (r) | FAST    |    0.044 |
ddram_a[8]         |   8.432 (r) | SLOW    |   2.537 (r) | FAST    |    0.070 |
ddram_a[9]         |   8.387 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[10]        |   8.378 (r) | SLOW    |   2.489 (r) | FAST    |    0.019 |
ddram_a[11]        |   8.424 (r) | SLOW    |   2.529 (r) | FAST    |    0.062 |
ddram_a[12]        |   8.386 (r) | SLOW    |   2.493 (r) | FAST    |    0.024 |
ddram_a[13]        |   8.426 (r) | SLOW    |   2.530 (r) | FAST    |    0.064 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.432 (r) | SLOW    |   2.470 (r) | FAST    |    0.070 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.026 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.381 (r) | SLOW    |   2.492 (r) | FAST    |    0.018 |
ddram_ba[1]        |   8.389 (r) | SLOW    |   2.500 (r) | FAST    |    0.026 |
ddram_ba[2]        |   8.367 (r) | SLOW    |   2.474 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.389 (r) | SLOW    |   2.474 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.060 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.433 (r) | SLOW    |   2.539 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.433 (r) | SLOW    |   2.479 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.306 (r) | SLOW    |   2.164 (r) | FAST    |    0.016 |
ddram_dq[1]        |   9.304 (r) | SLOW    |   2.188 (r) | FAST    |    0.033 |
ddram_dq[2]        |   9.307 (r) | SLOW    |   2.156 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.305 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[4]        |   9.304 (r) | SLOW    |   2.191 (r) | FAST    |    0.036 |
ddram_dq[5]        |   9.304 (r) | SLOW    |   2.164 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.305 (r) | SLOW    |   2.186 (r) | FAST    |    0.031 |
ddram_dq[7]        |   9.304 (r) | SLOW    |   2.155 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.290 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[9]        |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[10]       |   9.293 (r) | SLOW    |   2.213 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[12]       |   9.293 (r) | SLOW    |   2.212 (r) | FAST    |    0.057 |
ddram_dq[13]       |   9.290 (r) | SLOW    |   2.183 (r) | FAST    |    0.028 |
ddram_dq[14]       |   9.301 (r) | SLOW    |   2.226 (r) | FAST    |    0.071 |
ddram_dq[15]       |   9.292 (r) | SLOW    |   2.193 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.307 (r) | SLOW    |   2.155 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.343 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.189 (r) | SLOW    |   1.851 (r) | FAST    |    0.762 |
ddram_dq[1]        |   6.598 (r) | SLOW    |   1.628 (r) | FAST    |    0.171 |
ddram_dq[2]        |   7.343 (r) | SLOW    |   1.897 (r) | FAST    |    0.916 |
ddram_dq[3]        |   7.049 (r) | SLOW    |   1.814 (r) | FAST    |    0.621 |
ddram_dq[4]        |   6.738 (r) | SLOW    |   1.686 (r) | FAST    |    0.311 |
ddram_dq[5]        |   6.427 (r) | SLOW    |   1.511 (r) | FAST    |    0.000 |
ddram_dq[6]        |   7.049 (r) | SLOW    |   1.821 (r) | FAST    |    0.622 |
ddram_dq[7]        |   6.438 (r) | SLOW    |   1.517 (r) | FAST    |    0.010 |
ddram_dq[8]        |   6.864 (r) | SLOW    |   1.744 (r) | FAST    |    0.437 |
ddram_dq[9]        |   7.629 (r) | SLOW    |   2.121 (r) | FAST    |    1.201 |
ddram_dq[10]       |   7.316 (r) | SLOW    |   1.971 (r) | FAST    |    0.889 |
ddram_dq[11]       |   7.769 (r) | SLOW    |   2.177 (r) | FAST    |    1.341 |
ddram_dq[12]       |   7.166 (r) | SLOW    |   1.904 (r) | FAST    |    0.739 |
ddram_dq[13]       |   6.714 (r) | SLOW    |   1.678 (r) | FAST    |    0.287 |
ddram_dq[14]       |   7.771 (r) | SLOW    |   2.184 (r) | FAST    |    1.343 |
ddram_dq[15]       |   7.014 (r) | SLOW    |   1.817 (r) | FAST    |    0.587 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.771 (r) | SLOW    |   1.511 (r) | FAST    |    1.343 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.040 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.929 (r) | SLOW    |   2.756 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.922 (r) | SLOW    |   2.797 (r) | FAST    |    0.040 |
ddram_dqs_p[0]     |   9.930 (r) | SLOW    |   2.760 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.923 (r) | SLOW    |   2.796 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.930 (r) | SLOW    |   2.756 (r) | FAST    |    0.040 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.722 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.747 (r) | SLOW    |   1.634 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.468 (r) | SLOW    |   1.996 (r) | FAST    |    0.721 |
ddram_dqs_p[0]     |   6.748 (r) | SLOW    |   1.638 (r) | FAST    |    0.004 |
ddram_dqs_p[1]     |   7.469 (r) | SLOW    |   1.995 (r) | FAST    |    0.722 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.469 (r) | SLOW    |   1.634 (r) | FAST    |    0.722 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.837 (r) | SLOW    |   1.836 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.837 (f) | SLOW    |   1.836 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.851 (r) | SLOW    |   1.846 (r) | FAST    |    0.015 |
eth_tx_data[1]     |   5.851 (f) | SLOW    |   1.846 (f) | FAST    |    0.015 |
eth_tx_data[2]     |   5.844 (r) | SLOW    |   1.840 (r) | FAST    |    0.007 |
eth_tx_data[2]     |   5.844 (f) | SLOW    |   1.840 (f) | FAST    |    0.007 |
eth_tx_data[3]     |   5.847 (r) | SLOW    |   1.841 (r) | FAST    |    0.010 |
eth_tx_data[3]     |   5.847 (f) | SLOW    |   1.841 (f) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.851 (r) | SLOW    |   1.836 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+




