#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jun 24 09:45:55 2016
# Process ID: 8590
# Current directory: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 492 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 56 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 72 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1300.281 ; gain = 384.734 ; free physical = 20930 ; free virtual = 57516
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1344.301 ; gain = 35.016 ; free physical = 20928 ; free virtual = 57513
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/project_1/project_1.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "cfcc7bd6a4c84397".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1855.012 ; gain = 0.000 ; free physical = 20367 ; free virtual = 56989
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1cd07bfe5

Time (s): cpu = 00:05:04 ; elapsed = 00:05:06 . Memory (MB): peak = 1855.012 ; gain = 54.164 ; free physical = 20367 ; free virtual = 56989
Implement Debug Cores | Checksum: 22b382c51
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 161180438

Time (s): cpu = 00:05:08 ; elapsed = 00:05:09 . Memory (MB): peak = 1883.012 ; gain = 82.164 ; free physical = 20356 ; free virtual = 56978

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
INFO: [Opt 31-10] Eliminated 435 cells.
Phase 3 Constant Propagation | Checksum: 1dea11a65

Time (s): cpu = 00:05:10 ; elapsed = 00:05:11 . Memory (MB): peak = 1883.012 ; gain = 82.164 ; free physical = 20343 ; free virtual = 56965

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1640 unconnected nets.
INFO: [Opt 31-11] Eliminated 663 unconnected cells.
Phase 4 Sweep | Checksum: 22f393dca

Time (s): cpu = 00:05:12 ; elapsed = 00:05:13 . Memory (MB): peak = 1883.012 ; gain = 82.164 ; free physical = 20344 ; free virtual = 56966

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1883.012 ; gain = 0.000 ; free physical = 20344 ; free virtual = 56966
Ending Logic Optimization Task | Checksum: 22f393dca

Time (s): cpu = 00:05:12 ; elapsed = 00:05:14 . Memory (MB): peak = 1883.012 ; gain = 82.164 ; free physical = 20343 ; free virtual = 56966

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 1a8d3d3b7

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20240 ; free virtual = 56862
Ending Power Optimization Task | Checksum: 1a8d3d3b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2133.059 ; gain = 250.047 ; free physical = 20240 ; free virtual = 56862
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:36 ; elapsed = 00:05:33 . Memory (MB): peak = 2133.059 ; gain = 832.777 ; free physical = 20240 ; free virtual = 56862
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20236 ; free virtual = 56862
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20224 ; free virtual = 56851
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 4 inverter(s) to 7 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20225 ; free virtual = 56851

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 5b146555

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20225 ; free virtual = 56851
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 5b146555

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20228 ; free virtual = 56855

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 5b146555

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20228 ; free virtual = 56854

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 21b8695c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20228 ; free virtual = 56854
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 59088aaf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20228 ; free virtual = 56854

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 12cdc570a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20227 ; free virtual = 56854
Phase 1.2.1 Place Init Design | Checksum: 1779224fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20228 ; free virtual = 56855
Phase 1.2 Build Placer Netlist Model | Checksum: 1779224fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20228 ; free virtual = 56855

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1779224fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20228 ; free virtual = 56855
Phase 1.3 Constrain Clocks/Macros | Checksum: 1779224fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20228 ; free virtual = 56855
Phase 1 Placer Initialization | Checksum: 1779224fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20228 ; free virtual = 56855

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 167979bfc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20192 ; free virtual = 56819

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 167979bfc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20192 ; free virtual = 56819

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21d80b12b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20179 ; free virtual = 56805

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2429eda81

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20180 ; free virtual = 56806

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 2429eda81

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20180 ; free virtual = 56807

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1ae460c3d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20176 ; free virtual = 56802

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1ae460c3d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20174 ; free virtual = 56801

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 2b1543cf3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20160 ; free virtual = 56786
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 2b1543cf3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20160 ; free virtual = 56786

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 2b1543cf3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20161 ; free virtual = 56787

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2b1543cf3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20161 ; free virtual = 56788
Phase 3.7 Small Shape Detail Placement | Checksum: 2b1543cf3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20163 ; free virtual = 56789

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1f3cc37f2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20159 ; free virtual = 56786
Phase 3 Detail Placement | Checksum: 1f3cc37f2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20158 ; free virtual = 56784

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1a35683cf

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20173 ; free virtual = 56799

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1a35683cf

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20172 ; free virtual = 56798

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1a35683cf

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20170 ; free virtual = 56796

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: f817d265

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20170 ; free virtual = 56797
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: f817d265

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20171 ; free virtual = 56797
Phase 4.1.3.1 PCOPT Shape updates | Checksum: f817d265

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20170 ; free virtual = 56797

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.515. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 17c8f33fd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20169 ; free virtual = 56795
Phase 4.1.3 Post Placement Optimization | Checksum: 17c8f33fd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20167 ; free virtual = 56794
Phase 4.1 Post Commit Optimization | Checksum: 17c8f33fd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20167 ; free virtual = 56793

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 17c8f33fd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20161 ; free virtual = 56788

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 17c8f33fd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20161 ; free virtual = 56788

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 17c8f33fd

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20161 ; free virtual = 56788
Phase 4.4 Placer Reporting | Checksum: 17c8f33fd

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20165 ; free virtual = 56791

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 188b271df

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20164 ; free virtual = 56791
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 188b271df

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20171 ; free virtual = 56798
Ending Placer Task | Checksum: f729c248

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20177 ; free virtual = 56804
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20179 ; free virtual = 56805
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20152 ; free virtual = 56799
report_io: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20153 ; free virtual = 56786
report_utilization: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20154 ; free virtual = 56787
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 20153 ; free virtual = 56786
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 42 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 337e9d86 ConstDB: 0 ShapeSum: c3ab24c2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c019684a

Time (s): cpu = 00:01:36 ; elapsed = 00:01:12 . Memory (MB): peak = 2210.129 ; gain = 77.070 ; free physical = 20028 ; free virtual = 56661

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c019684a

Time (s): cpu = 00:01:36 ; elapsed = 00:01:13 . Memory (MB): peak = 2212.129 ; gain = 79.070 ; free physical = 20025 ; free virtual = 56659

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c019684a

Time (s): cpu = 00:01:36 ; elapsed = 00:01:13 . Memory (MB): peak = 2233.129 ; gain = 100.070 ; free physical = 20006 ; free virtual = 56639
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 228f50ca5

Time (s): cpu = 00:01:47 ; elapsed = 00:01:19 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19919 ; free virtual = 56552
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.545 | TNS=0.000  | WHS=-0.398 | THS=-1488.788|

Phase 2 Router Initialization | Checksum: 1a90e57ef

Time (s): cpu = 00:01:51 ; elapsed = 00:01:21 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19918 ; free virtual = 56552

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fd9cda76

Time (s): cpu = 00:01:56 ; elapsed = 00:01:23 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19916 ; free virtual = 56550

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 749
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a2b2e04a

Time (s): cpu = 00:02:06 ; elapsed = 00:01:28 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19911 ; free virtual = 56553
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.936 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 235b3b178

Time (s): cpu = 00:02:06 ; elapsed = 00:01:28 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19909 ; free virtual = 56551

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 189cb5bc6

Time (s): cpu = 00:02:07 ; elapsed = 00:01:28 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19915 ; free virtual = 56558
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.936 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20ad12c72

Time (s): cpu = 00:02:07 ; elapsed = 00:01:28 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19917 ; free virtual = 56560
Phase 4 Rip-up And Reroute | Checksum: 20ad12c72

Time (s): cpu = 00:02:07 ; elapsed = 00:01:28 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19917 ; free virtual = 56560

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d9ebe772

Time (s): cpu = 00:02:08 ; elapsed = 00:01:29 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19915 ; free virtual = 56558
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.009 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d9ebe772

Time (s): cpu = 00:02:08 ; elapsed = 00:01:29 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19915 ; free virtual = 56558

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d9ebe772

Time (s): cpu = 00:02:08 ; elapsed = 00:01:29 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19915 ; free virtual = 56558
Phase 5 Delay and Skew Optimization | Checksum: 1d9ebe772

Time (s): cpu = 00:02:08 ; elapsed = 00:01:29 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19915 ; free virtual = 56558

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 17ccd183f

Time (s): cpu = 00:02:10 ; elapsed = 00:01:29 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19915 ; free virtual = 56558
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.009 | TNS=0.000  | WHS=-0.093 | THS=-0.583 |

Phase 6 Post Hold Fix | Checksum: 17f332417

Time (s): cpu = 00:02:10 ; elapsed = 00:01:30 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19916 ; free virtual = 56559

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.560418 %
  Global Horizontal Routing Utilization  = 0.708918 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14c5fd85e

Time (s): cpu = 00:02:11 ; elapsed = 00:01:30 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19917 ; free virtual = 56560

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14c5fd85e

Time (s): cpu = 00:02:11 ; elapsed = 00:01:30 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19917 ; free virtual = 56560

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f722f595

Time (s): cpu = 00:02:12 ; elapsed = 00:01:31 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19915 ; free virtual = 56558

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1e3ec806a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:32 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19915 ; free virtual = 56558
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.009 | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e3ec806a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:32 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19915 ; free virtual = 56558
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:13 ; elapsed = 00:01:32 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19915 ; free virtual = 56558

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:16 ; elapsed = 00:01:33 . Memory (MB): peak = 2308.535 ; gain = 175.477 ; free physical = 19915 ; free virtual = 56558
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2308.535 ; gain = 0.000 ; free physical = 19891 ; free virtual = 56559
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Jun 24 09:54:29 2016...
