# verilog_clock
7seg digital_clock mode
