#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun 22 17:37:42 2020
# Process ID: 4813
# Current directory: /home/wask/workspace/mgr/hls_perceptron/vivado
# Command line: vivado
# Log file: /home/wask/workspace/mgr/hls_perceptron/vivado/vivado.log
# Journal file: /home/wask/workspace/mgr/hls_perceptron/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wask/workspace/mgr/hls_perceptron/hls/simple_perceptron/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_calcPerceptron_0_0

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 6680.582 ; gain = 204.785 ; free physical = 22596 ; free virtual = 29383
update_compile_order -fileset sources_1
open_bd_design {/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - calcPerceptron_0_bram
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - calcPerceptron_0_bram_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - calcPerceptron_0_bram_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - calcPerceptron_0_bram_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:hls:calcPerceptron:1.0 - calcPerceptron_0
Successfully read diagram <design_1> from BD file </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/wask/workspace/mgr/hls_perceptron/hls/simple_perceptron/solution1/impl/ip/component.xml. It will be created.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:calcPerceptron:1.0 [get_ips  design_1_calcPerceptron_0_0] -log ip_upgrade.log
Upgrading '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_calcPerceptron_0_0 (Calcperceptron 1.0) from revision 2006211910 to revision 2006212331
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'offset' (xilinx.com:signal:data:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_calcPerceptron_0_0'.
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_CTRL_BUS_ARADDR' width 5 differs from original width 6
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_CTRL_BUS_AWADDR' width 5 differs from original width 6
WARNING: [IP_Flow 19-4698] Upgrade has added port 'offset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_calcPerceptron_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_calcPerceptron_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_calcPerceptron_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wask/workspace/mgr/hls_perceptron/hls/simple_perceptron/solution1'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:calcPerceptron:1.0 [get_ips  design_1_calcPerceptron_0_0] -log ip_upgrade.log
Upgrading '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_calcPerceptron_0_0 (Calcperceptron 1.0) from revision 2006212331 to revision 2006221934
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'offset'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_calcPerceptron_0_0'.
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_CTRL_BUS_ARADDR' width 6 differs from original width 5
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_CTRL_BUS_AWADDR' width 6 differs from original width 5
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'offset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_calcPerceptron_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_calcPerceptron_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_calcPerceptron_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram_2> to default.
WARNING: [BD 41-927] Following properties on pin /calcPerceptron_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=1e+08 
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_2/addrb'(32) to net 'axi_bram_ctrl_3_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_1/addrb'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_2/addrb'(32) to net 'axi_bram_ctrl_3_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_1/addrb'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block calcPerceptron_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block calcPerceptron_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block calcPerceptron_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block calcPerceptron_0_bram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block calcPerceptron_0_bram_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
Exporting to file /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Jun 22 19:36:17 2020] Launched design_1_xbar_0_synth_1, design_1_axi_bram_ctrl_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_axi_timer_0_0_synth_1, design_1_auto_pc_2_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_pc_1_synth_1, design_1_calcPerceptron_0_0_synth_1, design_1_axi_bram_ctrl_1_0_synth_1, design_1_axi_bram_ctrl_2_0_synth_1, design_1_axi_bram_ctrl_3_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_0_synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_axi_bram_ctrl_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_axi_timer_0_0_synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_axi_timer_0_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_calcPerceptron_0_0_synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_calcPerceptron_0_0_synth_1/runme.log
design_1_axi_bram_ctrl_1_0_synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_axi_bram_ctrl_1_0_synth_1/runme.log
design_1_axi_bram_ctrl_2_0_synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_axi_bram_ctrl_2_0_synth_1/runme.log
design_1_axi_bram_ctrl_3_0_synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_axi_bram_ctrl_3_0_synth_1/runme.log
synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/synth_1/runme.log
[Mon Jun 22 19:36:17 2020] Launched impl_1...
Run output will be captured here: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 7406.652 ; gain = 191.906 ; free physical = 19350 ; free virtual = 27279
report_ip_status -name ip_status 
write_hw_platform -fixed -force  -include_bit -file /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/opt/Xilinx/Vivado/2019.2/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7406.652 ; gain = 0.000 ; free physical = 19591 ; free virtual = 27723
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 23 23:34:25 2020...
