5 14 101 37 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (fsm7.vcd) 2 -o (fsm7.cdd) 2 -v (fsm7.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 fsm7.v 1 67 1
2 1 16 110013 25 1 100c 0 0 1 1 clk
2 2 16 90013 38 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 16 34003d 4 1 100c 0 0 2 1 next_state
2 4 16 270030 1 32 1004 0 0 2 1 STATE_IDLE
2 5 16 1f0030 6 1a 100c 3 4 2 18 0 3 3 3 0 0
2 6 16 1f0023 2 1 100c 0 0 1 1 reset
2 7 16 1f003d 6 19 100c 5 6 2 18 0 3 3 3 0 0
2 8 16 16001a 0 1 1410 0 0 2 1 state
2 9 16 16003d 12 38 e 7 8
2 10 27 230026 3 1 100c 0 0 1 1 tail
2 11 27 230026 3 29 1008 10 0 1 18 0 1 0 0 0 0
2 12 27 1a001e 3 1 100c 0 0 1 1 valid
2 13 27 1a001e 3 29 1008 12 0 1 18 0 1 0 0 0 0
2 14 27 120015 3 1 100c 0 0 1 1 head
2 15 27 120015 3 29 1008 14 0 1 18 0 1 0 0 0 0
2 16 27 9000d 4 1 100c 0 0 2 1 state
2 17 27 9000d 4 29 1008 16 0 1 18 0 1 0 0 0 0
2 18 27 90015 6 2b 1008 15 17 1 18 0 1 0 0 0 0
2 19 27 9001e 6 2b 1008 13 18 1 18 0 1 0 0 0 0
2 20 27 90026 d 2b 100a 11 19 1 18 0 1 0 0 0 0
2 21 28 20006 6 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 22 62 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 23 0 0 6 1 100e 0 0 2 1 next_state
2 24 0 0 5 1 100e 0 0 2 1 state
1 clk 1 8 107000b 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 9 7000b 1 0 0 0 1 17 0 1 0 0 1 0
1 head 3 10 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 4 11 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 5 12 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 state 6 13 7000b 1 0 1 0 2 17 0 3 0 3 3 0
1 next_state 7 14 107000b 1 0 1 0 2 17 0 3 0 3 3 0
1 STATE_IDLE 8 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 9 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 10 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 11 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 24 f 24 24
4 23 f 23 23
4 9 6 2 2
4 2 1 9 0
4 21 6 20 0
4 20 1 21 0
4 22 1 0 0
6 24 23 1  1 4 4 2 16 0 0  2 16 1 0  2 16 2 0  2 16 3 0  2 16 1 0  2 16 0 0  2 16 3 0  2 16 2 0   8  0 0 1  0 1 1  1 2 1  1 3 0  2 2 0  2 3 0  3 0 0  3 1 1
3 1 main.$u0 "main.$u0" 0 fsm7.v 28 35 1
2 25 30 5000e 1 32 1004 0 0 2 1 STATE_IDLE
2 26 29 9000d d 1 100e 0 0 2 1 state
2 27 30 5000e 6 2d 100e 25 26 1 18 0 1 1 1 0 0
2 28 31 5000e 1 32 1008 0 0 2 1 STATE_HEAD
2 29 31 5000e 3 2d 100e 28 26 1 18 0 1 1 1 0 0
2 30 32 5000e 1 32 1008 0 0 2 1 STATE_DATA
2 31 32 5000e 2 2d 1006 30 26 1 18 0 1 1 0 0 0
2 32 33 5000e 1 32 1008 0 0 2 1 STATE_TAIL
2 33 33 5000e 2 2d 100e 32 26 1 18 0 1 1 1 0 0
2 34 33 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 35 33 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 36 33 1f0039 1 1a 1004 34 35 2 18 0 3 3 0 0 0
2 37 33 28002b 1 1 1004 0 0 1 1 head
2 38 33 200024 1 1 1004 0 0 1 1 valid
2 39 33 20002b 1 8 201184 37 38 1 18 0 1 1 1 0 0
2 40 33 1f0046 1 19 1004 36 39 2 18 0 3 3 0 0 0
2 41 33 12001b 0 1 1410 0 0 2 1 next_state
2 42 33 120046 1 37 16 40 41
2 43 32 3d0046 0 32 1010 0 0 2 1 STATE_DATA
2 44 32 300039 0 32 1010 0 0 2 1 STATE_TAIL
2 45 32 1f0039 0 1a 1030 43 44 2 18 0 3 0 0 0 0
2 46 32 28002b 0 1 1010 0 0 1 1 tail
2 47 32 200024 0 1 1010 0 0 1 1 valid
2 48 32 20002b 0 8 201030 46 47 1 18 0 1 0 0 0 0
2 49 32 1f0046 0 19 1030 45 48 2 18 0 3 0 0 0 0
2 50 32 12001b 0 1 1410 0 0 2 1 next_state
2 51 32 120046 0 37 32 49 50
2 52 31 3d0046 1 32 1008 0 0 2 1 STATE_DATA
2 53 31 300039 1 32 1008 0 0 2 1 STATE_TAIL
2 54 31 1f0039 1 1a 1008 52 53 2 18 0 3 0 3 0 0
2 55 31 28002b 1 1 1018 0 0 1 1 tail
2 56 31 200024 1 1 1018 0 0 1 1 valid
2 57 31 20002b 1 8 201238 55 56 1 18 0 1 0 0 1 0
2 58 31 1f0046 1 19 1038 54 57 2 18 0 3 0 3 0 0
2 59 31 12001b 0 1 1410 0 0 2 1 next_state
2 60 31 120046 1 37 3a 58 59
2 61 30 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 62 30 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 63 30 1f0039 3 1a 100c 61 62 2 18 0 3 3 1 0 0
2 64 30 28002b 3 1 100c 0 0 1 1 head
2 65 30 200024 3 1 100c 0 0 1 1 valid
2 66 30 20002b 3 8 20138c 64 65 1 18 0 1 1 1 1 0
2 67 30 1f0046 3 19 100c 63 66 2 18 0 3 3 1 0 0
2 68 30 12001b 0 1 1410 0 0 2 1 next_state
2 69 30 120046 3 37 e 67 68
4 42 0 0 0
4 33 0 42 0
4 51 0 0 0
4 31 0 51 33
4 60 0 0 0
4 29 0 60 31
4 69 0 0 0
4 27 11 69 29
3 1 main.$u1 "main.$u1" 0 fsm7.v 37 60 1
3 1 main.$u2 "main.$u2" 0 fsm7.v 62 65 1
2 70 63 7000a 1 0 21004 0 0 1 16 0 0
2 71 63 10003 0 1 1410 0 0 1 1 clk
2 72 63 1000a 1 37 16 70 71
2 73 64 8000e 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 74 64 120012 1 0 1008 0 0 32 48 2 0
2 75 64 100013 49 2c 900a 74 0 32 18 0 ffffffff 0 0 0 0
2 76 64 1c001e 24 1 101c 0 0 1 1 clk
2 77 64 1b001b 24 1b 102c 76 0 1 18 0 1 1 1 0 0
2 78 64 150017 0 1 1410 0 0 1 1 clk
2 79 64 15001e 24 37 3e 77 78
4 79 6 75 75
4 75 0 79 0
4 73 0 0 75
4 72 11 73 73
