
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.51

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.05 source latency count[0]$_SDFFE_PP0P_/CK ^
  -0.05 target latency count[3]$_SDFFE_PP0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.49    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     2    2.52    0.01    0.03    0.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
     1    1.62    0.02    0.09    0.14 v count[0]$_SDFFE_PP0P_/QN (DFF_X2)
                                         _00_ (net)
                  0.02    0.00    0.14 v _31_/A2 (NAND2_X1)
     1    1.75    0.01    0.02    0.16 ^ _31_/ZN (NAND2_X1)
                                         _09_ (net)
                  0.01    0.00    0.16 ^ _34_/B1 (AOI221_X1)
     1    1.21    0.01    0.02    0.18 v _34_/ZN (AOI221_X1)
                                         _01_ (net)
                  0.01    0.00    0.18 v count[0]$_SDFFE_PP0P_/D (DFF_X2)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.49    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     2    2.52    0.01    0.03    0.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
                          0.00    0.05   clock reconvergence pessimism
                          0.00    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.49    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     2    2.52    0.01    0.03    0.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5   11.96    0.02    0.12    0.18 ^ count[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         net2 (net)
                  0.02    0.00    0.18 ^ _45_/A (HA_X1)
     1    1.89    0.01    0.03    0.21 ^ _45_/CO (HA_X1)
                                         _22_ (net)
                  0.01    0.00    0.21 ^ _27_/A2 (NAND2_X1)
     2    5.22    0.01    0.02    0.23 v _27_/ZN (NAND2_X1)
                                         _06_ (net)
                  0.01    0.00    0.23 v _28_/A2 (NOR2_X1)
     2    3.00    0.02    0.04    0.27 ^ _28_/ZN (NOR2_X1)
                                         net6 (net)
                  0.02    0.00    0.27 ^ output6/A (BUF_X1)
     1    0.23    0.00    0.02    0.29 ^ output6/Z (BUF_X1)
                                         tc (net)
                  0.00    0.00    0.29 ^ tc (out)
                                  0.29   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.84    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.49    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     2    2.52    0.01    0.03    0.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
     5   11.96    0.02    0.12    0.18 ^ count[0]$_SDFFE_PP0P_/Q (DFF_X2)
                                         net2 (net)
                  0.02    0.00    0.18 ^ _45_/A (HA_X1)
     1    1.89    0.01    0.03    0.21 ^ _45_/CO (HA_X1)
                                         _22_ (net)
                  0.01    0.00    0.21 ^ _27_/A2 (NAND2_X1)
     2    5.22    0.01    0.02    0.23 v _27_/ZN (NAND2_X1)
                                         _06_ (net)
                  0.01    0.00    0.23 v _28_/A2 (NOR2_X1)
     2    3.00    0.02    0.04    0.27 ^ _28_/ZN (NOR2_X1)
                                         net6 (net)
                  0.02    0.00    0.27 ^ output6/A (BUF_X1)
     1    0.23    0.00    0.02    0.29 ^ output6/Z (BUF_X1)
                                         tc (net)
                  0.00    0.00    0.29 ^ tc (out)
                                  0.29   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.1600888967514038

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8064

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
12.525045394897461

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9070

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[2]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.05 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.12    0.18 ^ count[0]$_SDFFE_PP0P_/Q (DFF_X2)
   0.03    0.21 ^ _46_/CO (HA_X1)
   0.02    0.23 v _39_/ZN (NAND2_X1)
   0.06    0.28 v _40_/Z (XOR2_X1)
   0.05    0.33 ^ _41_/ZN (NOR3_X1)
   0.00    0.33 ^ count[2]$_SDFFE_PP0P_/D (DFF_X1)
           0.33   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    1.05 ^ count[2]$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    1.05   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.33   data arrival time
---------------------------------------------------------
           0.69   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.05 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.09    0.14 v count[0]$_SDFFE_PP0P_/QN (DFF_X2)
   0.02    0.16 ^ _31_/ZN (NAND2_X1)
   0.02    0.18 v _34_/ZN (AOI221_X1)
   0.00    0.18 v count[0]$_SDFFE_PP0P_/D (DFF_X2)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.05 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.05 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X2)
   0.00    0.05   clock reconvergence pessimism
   0.00    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0536

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0534

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.2908

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5092

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
175.103164

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.78e-05   2.43e-06   3.79e-07   3.06e-05  37.2%
Combinational          6.77e-06   3.81e-06   7.86e-07   1.14e-05  13.8%
Clock                  2.84e-05   1.17e-05   9.17e-08   4.02e-05  48.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.30e-05   1.80e-05   1.26e-06   8.22e-05 100.0%
                          76.6%      21.9%       1.5%
