Running: E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/ISE/Projects/LC_Lab_9/tb_Circuit_isim_beh.exe -prj E:/ISE/Projects/LC_Lab_9/tb_Circuit_beh.prj work.tb_Circuit work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/ISE/Projects/LC_Lab_9/D_FlipFlop.v" into library work
Analyzing Verilog file "E:/ISE/Projects/LC_Lab_9/Circuit.v" into library work
Analyzing Verilog file "E:/ISE/Projects/LC_Lab_9/tb_Circuit.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module D_FlipFlop
Compiling module Circuit
Compiling module tb_Circuit
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable E:/ISE/Projects/LC_Lab_9/tb_Circuit_isim_beh.exe
Fuse Memory Usage: 26952 KB
Fuse CPU Usage: 374 ms
