

================================================================
== Synthesis Summary Report of 'scheduler_hls'
================================================================
+ General Information: 
    * Date:           Tue Nov 25 19:09:24 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        scheduler_hls
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+-------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |     Modules     | Issue|      |     Latency     | Iteration|         | Trip |          |      |    |          |           |     |
    |     & Loops     | Type | Slack| (cycles)|  (ns) |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-----------------+------+------+---------+-------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ scheduler_hls  |     -|  4.36|        0|  0.000|         -|        1|     -|        no|     -|   -|  82 (~0%)|  675 (~0%)|    -|
    +-----------------+------+------+---------+-------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------------+---------+-----------+----------+
| Port            | Mode    | Direction | Bitwidth |
+-----------------+---------+-----------+----------+
| STATE           | ap_vld  | out       | 32       |
| axis_in_last    | ap_none | in        | 1        |
| axis_in_ready   | ap_vld  | out       | 1        |
| axis_in_valid   | ap_none | in        | 1        |
| cntrl_busy      | ap_vld  | out       | 1        |
| cntrl_layer_idx | ap_vld  | out       | 32       |
| cntrl_reset_n   | ap_none | in        | 1        |
| cntrl_start     | ap_none | in        | 1        |
| cntrl_start_out | ap_vld  | out       | 1        |
| compute_done    | ap_none | in        | 1        |
| compute_op      | ap_vld  | out       | 32       |
| compute_ready   | ap_none | in        | 1        |
| compute_start   | ap_vld  | out       | 1        |
| dma_done        | ap_none | in        | 1        |
| done            | ap_vld  | out       | 1        |
| requant_done    | ap_none | in        | 1        |
| requant_op      | ap_vld  | out       | 32       |
| requant_ready   | ap_none | in        | 1        |
| requant_start   | ap_vld  | out       | 1        |
| stream_done     | ap_none | in        | 1        |
| stream_ready    | ap_none | in        | 1        |
| stream_start    | ap_vld  | out       | 1        |
| wl_addr_sel     | ap_vld  | out       | 32       |
| wl_head         | ap_vld  | out       | 32       |
| wl_layer        | ap_vld  | out       | 32       |
| wl_ready        | ap_none | in        | 1        |
| wl_start        | ap_vld  | out       | 1        |
| wl_tile         | ap_vld  | out       | 32       |
+-----------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+---------------+
| Argument        | Direction | Datatype      |
+-----------------+-----------+---------------+
| cntrl_start     | in        | bool          |
| cntrl_reset_n   | in        | bool          |
| cntrl_layer_idx | out       | unsigned int& |
| cntrl_busy      | out       | bool&         |
| cntrl_start_out | out       | bool&         |
| axis_in_valid   | in        | bool          |
| axis_in_last    | in        | bool          |
| axis_in_ready   | out       | bool&         |
| wl_ready        | in        | bool          |
| wl_start        | out       | bool&         |
| wl_addr_sel     | out       | int&          |
| wl_layer        | out       | int&          |
| wl_head         | out       | int&          |
| wl_tile         | out       | int&          |
| dma_done        | in        | bool          |
| compute_ready   | in        | bool          |
| compute_done    | in        | bool          |
| requant_ready   | in        | bool          |
| requant_done    | in        | bool          |
| compute_start   | out       | bool&         |
| compute_op      | out       | int&          |
| requant_start   | out       | bool&         |
| requant_op      | out       | int&          |
| stream_ready    | in        | bool          |
| stream_start    | out       | bool&         |
| stream_done     | in        | bool          |
| done            | out       | bool&         |
| STATE           | out       | SchedState&   |
+-----------------+-----------+---------------+

* SW-to-HW Mapping
+-----------------+------------------------+---------+
| Argument        | HW Interface           | HW Type |
+-----------------+------------------------+---------+
| cntrl_start     | cntrl_start            | port    |
| cntrl_reset_n   | cntrl_reset_n          | port    |
| cntrl_layer_idx | cntrl_layer_idx        | port    |
| cntrl_layer_idx | cntrl_layer_idx_ap_vld | port    |
| cntrl_busy      | cntrl_busy             | port    |
| cntrl_busy      | cntrl_busy_ap_vld      | port    |
| cntrl_start_out | cntrl_start_out        | port    |
| cntrl_start_out | cntrl_start_out_ap_vld | port    |
| axis_in_valid   | axis_in_valid          | port    |
| axis_in_last    | axis_in_last           | port    |
| axis_in_ready   | axis_in_ready          | port    |
| axis_in_ready   | axis_in_ready_ap_vld   | port    |
| wl_ready        | wl_ready               | port    |
| wl_start        | wl_start               | port    |
| wl_start        | wl_start_ap_vld        | port    |
| wl_addr_sel     | wl_addr_sel            | port    |
| wl_addr_sel     | wl_addr_sel_ap_vld     | port    |
| wl_layer        | wl_layer               | port    |
| wl_layer        | wl_layer_ap_vld        | port    |
| wl_head         | wl_head                | port    |
| wl_head         | wl_head_ap_vld         | port    |
| wl_tile         | wl_tile                | port    |
| wl_tile         | wl_tile_ap_vld         | port    |
| dma_done        | dma_done               | port    |
| compute_ready   | compute_ready          | port    |
| compute_done    | compute_done           | port    |
| requant_ready   | requant_ready          | port    |
| requant_done    | requant_done           | port    |
| compute_start   | compute_start          | port    |
| compute_start   | compute_start_ap_vld   | port    |
| compute_op      | compute_op             | port    |
| compute_op      | compute_op_ap_vld      | port    |
| requant_start   | requant_start          | port    |
| requant_start   | requant_start_ap_vld   | port    |
| requant_op      | requant_op             | port    |
| requant_op      | requant_op_ap_vld      | port    |
| stream_ready    | stream_ready           | port    |
| stream_start    | stream_start           | port    |
| stream_start    | stream_start_ap_vld    | port    |
| stream_done     | stream_done            | port    |
| done            | done                   | port    |
| done            | done_ap_vld            | port    |
| STATE           | STATE                  | port    |
| STATE           | STATE_ap_vld           | port    |
+-----------------+------------------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+--------------+--------+----------+---------+
| Name                    | DSP | Pragma | Variable     | Op     | Impl     | Latency |
+-------------------------+-----+--------+--------------+--------+----------+---------+
| + scheduler_hls         | 0   |        |              |        |          |         |
|   add_ln356_fu_2042_p2  |     |        | add_ln356    | add    | fabric   | 0       |
|   icmp_ln356_fu_2058_p2 |     |        | icmp_ln356   | setlt  | auto     | 0       |
|   xor_ln345_fu_2092_p2  |     |        | xor_ln345    | xor    | auto     | 0       |
|   or_ln345_fu_2098_p2   |     |        | or_ln345     | or     | auto     | 0       |
|   and_ln349_fu_2110_p2  |     |        | and_ln349    | and    | auto     | 0       |
|   xor_ln334_fu_2132_p2  |     |        | xor_ln334    | xor    | auto     | 0       |
|   or_ln334_fu_2138_p2   |     |        | or_ln334     | or     | auto     | 0       |
|   and_ln338_fu_2150_p2  |     |        | and_ln338    | and    | auto     | 0       |
|   xor_ln310_fu_2180_p2  |     |        | xor_ln310    | xor    | auto     | 0       |
|   or_ln310_fu_2186_p2   |     |        | or_ln310     | or     | auto     | 0       |
|   grp_fu_1866_p2        |     |        | and_ln314    | and    | auto     | 0       |
|   xor_ln320_fu_2210_p2  |     |        | xor_ln320    | xor    | auto     | 0       |
|   or_ln320_fu_2216_p2   |     |        | or_ln320     | or     | auto     | 0       |
|   grp_fu_1866_p2        |     |        | and_ln324    | and    | auto     | 0       |
|   xor_ln300_fu_2246_p2  |     |        | xor_ln300    | xor    | auto     | 0       |
|   or_ln300_fu_2252_p2   |     |        | or_ln300     | or     | auto     | 0       |
|   grp_fu_1866_p2        |     |        | and_ln304    | and    | auto     | 0       |
|   xor_ln286_fu_2280_p2  |     |        | xor_ln286    | xor    | auto     | 0       |
|   or_ln286_fu_2286_p2   |     |        | or_ln286     | or     | auto     | 0       |
|   and_ln290_fu_2298_p2  |     |        | and_ln290    | and    | auto     | 0       |
|   xor_ln275_fu_2320_p2  |     |        | xor_ln275    | xor    | auto     | 0       |
|   or_ln275_fu_2326_p2   |     |        | or_ln275     | or     | auto     | 0       |
|   and_ln279_fu_2338_p2  |     |        | and_ln279    | and    | auto     | 0       |
|   icmp_ln241_fu_2371_p2 |     |        | icmp_ln241   | setgt  | auto     | 0       |
|   xor_ln248_fu_2381_p2  |     |        | xor_ln248    | xor    | auto     | 0       |
|   or_ln248_fu_2387_p2   |     |        | or_ln248     | or     | auto     | 0       |
|   and_ln257_fu_2409_p2  |     |        | and_ln257    | and    | auto     | 0       |
|   and_ln262_fu_2419_p2  |     |        | and_ln262    | and    | auto     | 0       |
|   xor_ln268_fu_2425_p2  |     |        | xor_ln268    | xor    | auto     | 0       |
|   or_ln268_fu_2431_p2   |     |        | or_ln268     | or     | auto     | 0       |
|   or_ln268_1_fu_2437_p2 |     |        | or_ln268_1   | or     | auto     | 0       |
|   add_ln270_fu_2449_p2  |     |        | add_ln270    | add    | fabric   | 0       |
|   xor_ln230_fu_2495_p2  |     |        | xor_ln230    | xor    | auto     | 0       |
|   or_ln230_fu_2501_p2   |     |        | or_ln230     | or     | auto     | 0       |
|   and_ln234_fu_2513_p2  |     |        | and_ln234    | and    | auto     | 0       |
|   xor_ln219_fu_2535_p2  |     |        | xor_ln219    | xor    | auto     | 0       |
|   or_ln219_fu_2541_p2   |     |        | or_ln219     | or     | auto     | 0       |
|   and_ln223_fu_2553_p2  |     |        | and_ln223    | and    | auto     | 0       |
|   and_ln192_fu_2649_p2  |     |        | and_ln192    | and    | auto     | 0       |
|   xor_ln366_fu_2665_p2  |     |        | xor_ln366    | xor    | auto     | 0       |
|   or_ln366_fu_2671_p2   |     |        | or_ln366     | or     | auto     | 0       |
|   and_ln369_fu_2683_p2  |     |        | and_ln369    | and    | auto     | 0       |
|   wl_head               |     |        | select_ln149 | select | auto_sel | 0       |
+-------------------------+-----+--------+--------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-------+----------------------------+------------------------------------------------------------------------------------------------------------------------+
| Type  | Options                    | Location                                                                                                               |
+-------+----------------------------+------------------------------------------------------------------------------------------------------------------------+
| RESET | variable = st              | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:74 in scheduler_hls  |
| RESET | variable = layer_idx       | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:76 in scheduler_hls  |
| RESET | variable = attn_started    | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:80 in scheduler_hls  |
| RESET | variable = attn_done       | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:82 in scheduler_hls  |
| RESET | variable = attn_group_done | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:84 in scheduler_hls  |
| RESET | variable = concat_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:88 in scheduler_hls  |
| RESET | variable = outproj_started | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:92 in scheduler_hls  |
| RESET | variable = wo_tile         | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:94 in scheduler_hls  |
| RESET | variable = wo_dma_busy     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:96 in scheduler_hls  |
| RESET | variable = wo_comp_busy    | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:98 in scheduler_hls  |
| RESET | variable = resid0_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:102 in scheduler_hls |
| RESET | variable = ln0_started     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:106 in scheduler_hls |
| RESET | variable = ffn_stage       | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:111 in scheduler_hls |
| RESET | variable = ffn_started     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:113 in scheduler_hls |
| RESET | variable = resid1_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:117 in scheduler_hls |
| RESET | variable = ln1_started     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:121 in scheduler_hls |
| RESET | variable = stream_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:125 in scheduler_hls |
+-------+----------------------------+------------------------------------------------------------------------------------------------------------------------+


