<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: supc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_4f3393c793fa0c7bbb111015866fc9aa.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">component/supc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="component_2supc_8h__dep__incl.gif" border="0" usemap="#asupc_8hdep" alt=""/></div>
</div>
</div>
<p><a href="component_2supc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html">Supc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_supc.html" title="Supc hardware registers.">Supc</a> hardware registers.  <a href="struct_supc.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a56d5ce3a726d392f40fd8aa90d67f9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a56d5ce3a726d392f40fd8aa90d67f9b1">SUPC_CR_KEY</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2supc_8h.html#a15f5e7c4a620a59d7ac626f870b74755">SUPC_CR_KEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2supc_8h.html#a44d942edaa48fccc264dcab1b437a979">SUPC_CR_KEY_Pos</a>)))</td></tr>
<tr class="separator:a56d5ce3a726d392f40fd8aa90d67f9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15f5e7c4a620a59d7ac626f870b74755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a15f5e7c4a620a59d7ac626f870b74755">SUPC_CR_KEY_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2supc_8h.html#a44d942edaa48fccc264dcab1b437a979">SUPC_CR_KEY_Pos</a>)</td></tr>
<tr class="memdesc:a15f5e7c4a620a59d7ac626f870b74755"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Password  <br /></td></tr>
<tr class="separator:a15f5e7c4a620a59d7ac626f870b74755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610961afa898ead3d5a179ac0634c845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a610961afa898ead3d5a179ac0634c845">SUPC_CR_KEY_PASSWD</a>&#160;&#160;&#160;(0xA5u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a610961afa898ead3d5a179ac0634c845"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Writing any other value in this field aborts the write operation.  <br /></td></tr>
<tr class="separator:a610961afa898ead3d5a179ac0634c845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d942edaa48fccc264dcab1b437a979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a44d942edaa48fccc264dcab1b437a979">SUPC_CR_KEY_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a44d942edaa48fccc264dcab1b437a979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d6cc3df1041f228dd5a7f6efa9a7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a91d6cc3df1041f228dd5a7f6efa9a7a0">SUPC_CR_VROFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a91d6cc3df1041f228dd5a7f6efa9a7a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Voltage Regulator Off  <br /></td></tr>
<tr class="separator:a91d6cc3df1041f228dd5a7f6efa9a7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988066d0598337ffb5042ef2aadc05ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a988066d0598337ffb5042ef2aadc05ae">SUPC_CR_VROFF_NO_EFFECT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a988066d0598337ffb5042ef2aadc05ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) No effect.  <br /></td></tr>
<tr class="separator:a988066d0598337ffb5042ef2aadc05ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a189ba44b468276136fa168b9eaea192e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a189ba44b468276136fa168b9eaea192e">SUPC_CR_VROFF_STOP_VREG</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a189ba44b468276136fa168b9eaea192e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) If KEY is correct, VROFF asserts the vddcore_nreset and stops the voltage regulator.  <br /></td></tr>
<tr class="separator:a189ba44b468276136fa168b9eaea192e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ab50e404b9df177bc47d9af0b54dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a61ab50e404b9df177bc47d9af0b54dee">SUPC_CR_XTALSEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a61ab50e404b9df177bc47d9af0b54dee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Crystal Oscillator Select  <br /></td></tr>
<tr class="separator:a61ab50e404b9df177bc47d9af0b54dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2fdec6729f95cbd512ef7a635ccf55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aa2fdec6729f95cbd512ef7a635ccf55f">SUPC_CR_XTALSEL_CRYSTAL_SEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:aa2fdec6729f95cbd512ef7a635ccf55f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) If KEY is correct, XTALSEL switches the slow clock on the crystal oscillator output.  <br /></td></tr>
<tr class="separator:aa2fdec6729f95cbd512ef7a635ccf55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b141e3e7021aee6d0ffa7428d754af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ab7b141e3e7021aee6d0ffa7428d754af">SUPC_CR_XTALSEL_NO_EFFECT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ab7b141e3e7021aee6d0ffa7428d754af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) No effect.  <br /></td></tr>
<tr class="separator:ab7b141e3e7021aee6d0ffa7428d754af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae5d49fc0f8dc21d88b1f99484553d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a2ae5d49fc0f8dc21d88b1f99484553d0">SUPC_MR_BKUPRETON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a2ae5d49fc0f8dc21d88b1f99484553d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) SRAM On In Backup Mode  <br /></td></tr>
<tr class="separator:a2ae5d49fc0f8dc21d88b1f99484553d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cdd12b025fab88307ea6d9d48233916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a2cdd12b025fab88307ea6d9d48233916">SUPC_MR_BODDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a2cdd12b025fab88307ea6d9d48233916"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Brownout Detector Disable  <br /></td></tr>
<tr class="separator:a2cdd12b025fab88307ea6d9d48233916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a566b9091bc31e3ea332ab9f2c6d472dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a566b9091bc31e3ea332ab9f2c6d472dd">SUPC_MR_BODDIS_DISABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a566b9091bc31e3ea332ab9f2c6d472dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The core brownout detector is disabled.  <br /></td></tr>
<tr class="separator:a566b9091bc31e3ea332ab9f2c6d472dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe059d07add915227eebac02a018768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a9fe059d07add915227eebac02a018768">SUPC_MR_BODDIS_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a9fe059d07add915227eebac02a018768"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The core brownout detector is enabled.  <br /></td></tr>
<tr class="separator:a9fe059d07add915227eebac02a018768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67664342e1fce1b895978fd503843f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a67664342e1fce1b895978fd503843f17">SUPC_MR_BODRSTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a67664342e1fce1b895978fd503843f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Brownout Detector Reset Enable  <br /></td></tr>
<tr class="separator:a67664342e1fce1b895978fd503843f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f017eeb0fd106f0500ea8b2f02cd96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac8f017eeb0fd106f0500ea8b2f02cd96">SUPC_MR_BODRSTEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ac8f017eeb0fd106f0500ea8b2f02cd96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The core reset signal, vddcore_nreset is asserted when a brownout detection occurs.  <br /></td></tr>
<tr class="separator:ac8f017eeb0fd106f0500ea8b2f02cd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e352a0404edfe9921372e2bcba4a265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a1e352a0404edfe9921372e2bcba4a265">SUPC_MR_BODRSTEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a1e352a0404edfe9921372e2bcba4a265"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The core reset signal vddcore_nreset is not affected when a brownout detection occurs.  <br /></td></tr>
<tr class="separator:a1e352a0404edfe9921372e2bcba4a265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08bf71aa7361f43c54247e96dc01e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac08bf71aa7361f43c54247e96dc01e21">SUPC_MR_KEY</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2supc_8h.html#abd65bbb5d401352f6e48ba1c3d0d3cb2">SUPC_MR_KEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2supc_8h.html#a2eb72192fe9adabcac5150052966b613">SUPC_MR_KEY_Pos</a>)))</td></tr>
<tr class="separator:ac08bf71aa7361f43c54247e96dc01e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd65bbb5d401352f6e48ba1c3d0d3cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#abd65bbb5d401352f6e48ba1c3d0d3cb2">SUPC_MR_KEY_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2supc_8h.html#a2eb72192fe9adabcac5150052966b613">SUPC_MR_KEY_Pos</a>)</td></tr>
<tr class="memdesc:abd65bbb5d401352f6e48ba1c3d0d3cb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Password Key  <br /></td></tr>
<tr class="separator:abd65bbb5d401352f6e48ba1c3d0d3cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08beb72463dfd4c0dcccceda5afd90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ae08beb72463dfd4c0dcccceda5afd90e">SUPC_MR_KEY_PASSWD</a>&#160;&#160;&#160;(0xA5u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ae08beb72463dfd4c0dcccceda5afd90e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Writing any other value in this field aborts the write operation.  <br /></td></tr>
<tr class="separator:ae08beb72463dfd4c0dcccceda5afd90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb72192fe9adabcac5150052966b613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a2eb72192fe9adabcac5150052966b613">SUPC_MR_KEY_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a2eb72192fe9adabcac5150052966b613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3571d6c19af32022438c59c56ef53822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a3571d6c19af32022438c59c56ef53822">SUPC_MR_ONREG</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a3571d6c19af32022438c59c56ef53822"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Voltage Regulator Enable  <br /></td></tr>
<tr class="separator:a3571d6c19af32022438c59c56ef53822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cade990bb4ed96df13187825727d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a3cade990bb4ed96df13187825727d5ab">SUPC_MR_ONREG_ONREG_UNUSED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a3cade990bb4ed96df13187825727d5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Internal voltage regulator is not used (external power supply is used).  <br /></td></tr>
<tr class="separator:a3cade990bb4ed96df13187825727d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68dafe0d92e18d780448dd9a67fbffd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a68dafe0d92e18d780448dd9a67fbffd2">SUPC_MR_ONREG_ONREG_USED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a68dafe0d92e18d780448dd9a67fbffd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Internal voltage regulator is used.  <br /></td></tr>
<tr class="separator:a68dafe0d92e18d780448dd9a67fbffd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec4d7611027716c6fc8c0cc88d4d58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a1ec4d7611027716c6fc8c0cc88d4d58c">SUPC_MR_OSCBYPASS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a1ec4d7611027716c6fc8c0cc88d4d58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Oscillator Bypass  <br /></td></tr>
<tr class="separator:a1ec4d7611027716c6fc8c0cc88d4d58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a160f8faab25e1c990c821fde0d11751d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a160f8faab25e1c990c821fde0d11751d">SUPC_MR_OSCBYPASS_BYPASS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a160f8faab25e1c990c821fde0d11751d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) The 32 kHz crystal oscillator is bypassed if XTALSEL (SUPC_CR) is set.  <br /></td></tr>
<tr class="separator:a160f8faab25e1c990c821fde0d11751d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c7dae798dd290723882d2a4239503e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a82c7dae798dd290723882d2a4239503e">SUPC_MR_OSCBYPASS_NO_EFFECT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a82c7dae798dd290723882d2a4239503e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) No effect.  <br /></td></tr>
<tr class="separator:a82c7dae798dd290723882d2a4239503e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf68ab926d55134b498d050c9d06998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aacf68ab926d55134b498d050c9d06998">SUPC_SMMR_SMIEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:aacf68ab926d55134b498d050c9d06998"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Interrupt Enable  <br /></td></tr>
<tr class="separator:aacf68ab926d55134b498d050c9d06998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b14a12ff28fbcb142b372204b5b974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a54b14a12ff28fbcb142b372204b5b974">SUPC_SMMR_SMIEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a54b14a12ff28fbcb142b372204b5b974"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) The SUPC interrupt signal is asserted when a supply monitor detection occurs.  <br /></td></tr>
<tr class="separator:a54b14a12ff28fbcb142b372204b5b974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb6adb230e5922b53341b0988386859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a1cb6adb230e5922b53341b0988386859">SUPC_SMMR_SMIEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a1cb6adb230e5922b53341b0988386859"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) The SUPC interrupt signal is not affected when a supply monitor detection occurs.  <br /></td></tr>
<tr class="separator:a1cb6adb230e5922b53341b0988386859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6f151d4e1023a292d5217b615c3d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aaf6f151d4e1023a292d5217b615c3d8e">SUPC_SMMR_SMRSTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:aaf6f151d4e1023a292d5217b615c3d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Reset Enable  <br /></td></tr>
<tr class="separator:aaf6f151d4e1023a292d5217b615c3d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a2017da6ebba59be73537b7968e90f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a6a2017da6ebba59be73537b7968e90f8">SUPC_SMMR_SMRSTEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a6a2017da6ebba59be73537b7968e90f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) The core reset signal, vddcore_nreset is asserted when a supply monitor detection occurs.  <br /></td></tr>
<tr class="separator:a6a2017da6ebba59be73537b7968e90f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1624fb2f9e29de8d06fb58a44479ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac1624fb2f9e29de8d06fb58a44479ae9">SUPC_SMMR_SMRSTEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ac1624fb2f9e29de8d06fb58a44479ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) The core reset signal vddcore_nreset is not affected when a supply monitor detection occurs.  <br /></td></tr>
<tr class="separator:ac1624fb2f9e29de8d06fb58a44479ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b0206a84057d51eb626b7f1516cf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a07b0206a84057d51eb626b7f1516cf69">SUPC_SMMR_SMSMPL</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2supc_8h.html#a9be0396f5a00090a757d0d84739bddac">SUPC_SMMR_SMSMPL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2supc_8h.html#a1c85fe12e03bf8e2e510b5c97a8de7d1">SUPC_SMMR_SMSMPL_Pos</a>)))</td></tr>
<tr class="separator:a07b0206a84057d51eb626b7f1516cf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5649b21d98718c8c5a3a109c9634d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#af5649b21d98718c8c5a3a109c9634d1f">SUPC_SMMR_SMSMPL_2048SLCK</a>&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td></tr>
<tr class="memdesc:af5649b21d98718c8c5a3a109c9634d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enabled one SLCK period every 2,048 SLCK periods  <br /></td></tr>
<tr class="separator:af5649b21d98718c8c5a3a109c9634d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd8e4abaa80bdc210d0eb19eae2299e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#acfd8e4abaa80bdc210d0eb19eae2299e">SUPC_SMMR_SMSMPL_256SLCK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:acfd8e4abaa80bdc210d0eb19eae2299e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enabled one SLCK period every 256 SLCK periods  <br /></td></tr>
<tr class="separator:acfd8e4abaa80bdc210d0eb19eae2299e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec61f383003750bc3eb06a0e10587af1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aec61f383003750bc3eb06a0e10587af1">SUPC_SMMR_SMSMPL_32SLCK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:aec61f383003750bc3eb06a0e10587af1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enabled one SLCK period every 32 SLCK periods  <br /></td></tr>
<tr class="separator:aec61f383003750bc3eb06a0e10587af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad979303ad767b0f9c79c1c3c4ff9941a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ad979303ad767b0f9c79c1c3c4ff9941a">SUPC_SMMR_SMSMPL_CSM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ad979303ad767b0f9c79c1c3c4ff9941a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Continuous Supply Monitor  <br /></td></tr>
<tr class="separator:ad979303ad767b0f9c79c1c3c4ff9941a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be0396f5a00090a757d0d84739bddac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a9be0396f5a00090a757d0d84739bddac">SUPC_SMMR_SMSMPL_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2supc_8h.html#a1c85fe12e03bf8e2e510b5c97a8de7d1">SUPC_SMMR_SMSMPL_Pos</a>)</td></tr>
<tr class="memdesc:a9be0396f5a00090a757d0d84739bddac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Sampling Period  <br /></td></tr>
<tr class="separator:a9be0396f5a00090a757d0d84739bddac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c85fe12e03bf8e2e510b5c97a8de7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a1c85fe12e03bf8e2e510b5c97a8de7d1">SUPC_SMMR_SMSMPL_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a1c85fe12e03bf8e2e510b5c97a8de7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5402b0024eb008ce42cf763c86195437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a5402b0024eb008ce42cf763c86195437">SUPC_SMMR_SMSMPL_SMD</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a5402b0024eb008ce42cf763c86195437"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor disabled  <br /></td></tr>
<tr class="separator:a5402b0024eb008ce42cf763c86195437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4173b9bb1b77d81f3f3ea14314c97925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a4173b9bb1b77d81f3f3ea14314c97925">SUPC_SMMR_SMTH</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2supc_8h.html#a1744aeb462c30febddee1337c5412eea">SUPC_SMMR_SMTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2supc_8h.html#afdf16d8d02bbdd0054b5cb1503756263">SUPC_SMMR_SMTH_Pos</a>)))</td></tr>
<tr class="separator:a4173b9bb1b77d81f3f3ea14314c97925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1744aeb462c30febddee1337c5412eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a1744aeb462c30febddee1337c5412eea">SUPC_SMMR_SMTH_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2supc_8h.html#afdf16d8d02bbdd0054b5cb1503756263">SUPC_SMMR_SMTH_Pos</a>)</td></tr>
<tr class="memdesc:a1744aeb462c30febddee1337c5412eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Threshold  <br /></td></tr>
<tr class="separator:a1744aeb462c30febddee1337c5412eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf16d8d02bbdd0054b5cb1503756263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#afdf16d8d02bbdd0054b5cb1503756263">SUPC_SMMR_SMTH_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:afdf16d8d02bbdd0054b5cb1503756263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c409d9ac5f96fbf9f6d1b8cf6643c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a3c409d9ac5f96fbf9f6d1b8cf6643c9a">SUPC_SR_BODRSTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a3c409d9ac5f96fbf9f6d1b8cf6643c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Brownout Detector Reset Status (cleared on read)  <br /></td></tr>
<tr class="separator:a3c409d9ac5f96fbf9f6d1b8cf6643c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640c5de34d13f48f26d92b539a32f3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a640c5de34d13f48f26d92b539a32f3b1">SUPC_SR_BODRSTS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a640c5de34d13f48f26d92b539a32f3b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No core brownout rising edge event has been detected since the last read of the SUPC_SR.  <br /></td></tr>
<tr class="separator:a640c5de34d13f48f26d92b539a32f3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3116cdf97768c5b49a87912f8ffa318c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a3116cdf97768c5b49a87912f8ffa318c">SUPC_SR_BODRSTS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a3116cdf97768c5b49a87912f8ffa318c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one brownout output rising edge event has been detected since the last read of the SUPC_SR.  <br /></td></tr>
<tr class="separator:a3116cdf97768c5b49a87912f8ffa318c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0a87f4a2a09b7abe24d4fb22ba5a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#abb0a87f4a2a09b7abe24d4fb22ba5a70">SUPC_SR_LPDBCS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:abb0a87f4a2a09b7abe24d4fb22ba5a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Low-power Debouncer Wake-up Status on WKUP0 (cleared on read)  <br /></td></tr>
<tr class="separator:abb0a87f4a2a09b7abe24d4fb22ba5a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac143135268b9cb01284fab01b6e239f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac143135268b9cb01284fab01b6e239f4">SUPC_SR_LPDBCS0_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ac143135268b9cb01284fab01b6e239f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:ac143135268b9cb01284fab01b6e239f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab955bf688cd7b162cccf71f9e38bb78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ab955bf688cd7b162cccf71f9e38bb78b">SUPC_SR_LPDBCS0_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ab955bf688cd7b162cccf71f9e38bb78b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:ab955bf688cd7b162cccf71f9e38bb78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d948be0d6a90f991fd1082029d3577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#af9d948be0d6a90f991fd1082029d3577">SUPC_SR_LPDBCS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:af9d948be0d6a90f991fd1082029d3577"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Low-power Debouncer Wake-up Status on WKUP1 (cleared on read)  <br /></td></tr>
<tr class="separator:af9d948be0d6a90f991fd1082029d3577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa094499d6e6e8866a08b440bf30689d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aa094499d6e6e8866a08b440bf30689d7">SUPC_SR_LPDBCS1_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:aa094499d6e6e8866a08b440bf30689d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:aa094499d6e6e8866a08b440bf30689d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e06b80c792ed3d73d77b58d6722aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a64e06b80c792ed3d73d77b58d6722aa3">SUPC_SR_LPDBCS1_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a64e06b80c792ed3d73d77b58d6722aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:a64e06b80c792ed3d73d77b58d6722aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e8a47e09f0269f14872a4844fe1447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a72e8a47e09f0269f14872a4844fe1447">SUPC_SR_OSCSEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a72e8a47e09f0269f14872a4844fe1447"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) 32-kHz Oscillator Selection Status  <br /></td></tr>
<tr class="separator:a72e8a47e09f0269f14872a4844fe1447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28a70a417353f3e8d872bc90d2725c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ab28a70a417353f3e8d872bc90d2725c2">SUPC_SR_OSCSEL_CRYST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ab28a70a417353f3e8d872bc90d2725c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The slow clock, SLCK, is generated by the 32 kHz crystal oscillator.  <br /></td></tr>
<tr class="separator:ab28a70a417353f3e8d872bc90d2725c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c400a9bac9602e462c67d0f98894da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ab2c400a9bac9602e462c67d0f98894da">SUPC_SR_OSCSEL_RC</a>&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ab2c400a9bac9602e462c67d0f98894da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The slow clock, SLCK, is generated by the embedded 32 kHz RC oscillator.  <br /></td></tr>
<tr class="separator:ab2c400a9bac9602e462c67d0f98894da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d0ddd037a793670aa82608620768dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a94d0ddd037a793670aa82608620768dc">SUPC_SR_SMOS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a94d0ddd037a793670aa82608620768dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Output Status  <br /></td></tr>
<tr class="separator:a94d0ddd037a793670aa82608620768dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bad131859338323be85f40b76d2d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a49bad131859338323be85f40b76d2d6c">SUPC_SR_SMOS_HIGH</a>&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a49bad131859338323be85f40b76d2d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The supply monitor detected VDDIO higher than its threshold at its last measurement.  <br /></td></tr>
<tr class="separator:a49bad131859338323be85f40b76d2d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5e2ca00232d4771caeeff483ec4b003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ae5e2ca00232d4771caeeff483ec4b003">SUPC_SR_SMOS_LOW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ae5e2ca00232d4771caeeff483ec4b003"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The supply monitor detected VDDIO lower than its threshold at its last measurement.  <br /></td></tr>
<tr class="separator:ae5e2ca00232d4771caeeff483ec4b003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae48ab1a7fffb981efefdca372d3d7fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ae48ab1a7fffb981efefdca372d3d7fcb">SUPC_SR_SMRSTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ae48ab1a7fffb981efefdca372d3d7fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Reset Status (cleared on read)  <br /></td></tr>
<tr class="separator:ae48ab1a7fffb981efefdca372d3d7fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ebf02ead35de24fa472195a6b73144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a22ebf02ead35de24fa472195a6b73144">SUPC_SR_SMRSTS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a22ebf02ead35de24fa472195a6b73144"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No supply monitor detection has generated a core reset since the last read of the SUPC_SR.  <br /></td></tr>
<tr class="separator:a22ebf02ead35de24fa472195a6b73144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b6e76fa436337daf3eda2a40dc4f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a00b6e76fa436337daf3eda2a40dc4f36">SUPC_SR_SMRSTS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a00b6e76fa436337daf3eda2a40dc4f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one supply monitor detection has generated a core reset since the last read of the SUPC_SR.  <br /></td></tr>
<tr class="separator:a00b6e76fa436337daf3eda2a40dc4f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b740f64b912d2a15b75edeb79f76c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a0b740f64b912d2a15b75edeb79f76c65">SUPC_SR_SMS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a0b740f64b912d2a15b75edeb79f76c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Status (cleared on read)  <br /></td></tr>
<tr class="separator:a0b740f64b912d2a15b75edeb79f76c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd3383eb45bf512d4907af2a76adbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#acdd3383eb45bf512d4907af2a76adbf3">SUPC_SR_SMS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td></tr>
<tr class="memdesc:acdd3383eb45bf512d4907af2a76adbf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No supply monitor detection since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:acdd3383eb45bf512d4907af2a76adbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55b5e0a82b518f322239fffef4c80b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ae55b5e0a82b518f322239fffef4c80b5">SUPC_SR_SMS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ae55b5e0a82b518f322239fffef4c80b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one supply monitor detection since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:ae55b5e0a82b518f322239fffef4c80b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c164754e1f40d103b7345bdbc0e772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a00c164754e1f40d103b7345bdbc0e772">SUPC_SR_SMWS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a00c164754e1f40d103b7345bdbc0e772"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Detection Wake-up Status (cleared on read)  <br /></td></tr>
<tr class="separator:a00c164754e1f40d103b7345bdbc0e772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee2b13704083b16e6286167fd53d727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#afee2b13704083b16e6286167fd53d727">SUPC_SR_SMWS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:afee2b13704083b16e6286167fd53d727"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:afee2b13704083b16e6286167fd53d727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa327ad4514f9ded5c314a6d6b52f8bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aa327ad4514f9ded5c314a6d6b52f8bcc">SUPC_SR_SMWS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aa327ad4514f9ded5c314a6d6b52f8bcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:aa327ad4514f9ded5c314a6d6b52f8bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb0d19725fb9fe71c830620efb31930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#afcb0d19725fb9fe71c830620efb31930">SUPC_SR_WKUPIS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:afcb0d19725fb9fe71c830620efb31930"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:afcb0d19725fb9fe71c830620efb31930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af096f6701d1a929722a122dd142d65dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#af096f6701d1a929722a122dd142d65dc">SUPC_SR_WKUPIS0_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:af096f6701d1a929722a122dd142d65dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:af096f6701d1a929722a122dd142d65dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab86388e2cf984b269a66160e4bf7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a9ab86388e2cf984b269a66160e4bf7d8">SUPC_SR_WKUPIS0_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a9ab86388e2cf984b269a66160e4bf7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:a9ab86388e2cf984b269a66160e4bf7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b5babc92ba6085b025f668eeeabcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a50b5babc92ba6085b025f668eeeabcdc">SUPC_SR_WKUPIS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a50b5babc92ba6085b025f668eeeabcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:a50b5babc92ba6085b025f668eeeabcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed0b1280d03475fcadb26102b59e094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a0ed0b1280d03475fcadb26102b59e094">SUPC_SR_WKUPIS10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a0ed0b1280d03475fcadb26102b59e094"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:a0ed0b1280d03475fcadb26102b59e094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaab4359d13e6d5dff0d9872ec2c8a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#afaab4359d13e6d5dff0d9872ec2c8a58">SUPC_SR_WKUPIS10_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td></tr>
<tr class="memdesc:afaab4359d13e6d5dff0d9872ec2c8a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:afaab4359d13e6d5dff0d9872ec2c8a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70edbf5537ce313c390d2ee53b23f8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a70edbf5537ce313c390d2ee53b23f8a6">SUPC_SR_WKUPIS10_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a70edbf5537ce313c390d2ee53b23f8a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:a70edbf5537ce313c390d2ee53b23f8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4972fa9c6e12b2413cfa176b1372cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ae4972fa9c6e12b2413cfa176b1372cb7">SUPC_SR_WKUPIS11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ae4972fa9c6e12b2413cfa176b1372cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:ae4972fa9c6e12b2413cfa176b1372cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80431aeac799e921c07da00d38b9ae95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a80431aeac799e921c07da00d38b9ae95">SUPC_SR_WKUPIS11_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a80431aeac799e921c07da00d38b9ae95"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:a80431aeac799e921c07da00d38b9ae95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7feb9767dd3ec7dcd436ca228ccdb51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#af7feb9767dd3ec7dcd436ca228ccdb51">SUPC_SR_WKUPIS11_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:af7feb9767dd3ec7dcd436ca228ccdb51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:af7feb9767dd3ec7dcd436ca228ccdb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf523c9091a64fff9807bd6a6fd28287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#abf523c9091a64fff9807bd6a6fd28287">SUPC_SR_WKUPIS12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:abf523c9091a64fff9807bd6a6fd28287"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:abf523c9091a64fff9807bd6a6fd28287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d50ae6062fac5694ae093e8dfc63894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a8d50ae6062fac5694ae093e8dfc63894">SUPC_SR_WKUPIS12_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a8d50ae6062fac5694ae093e8dfc63894"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:a8d50ae6062fac5694ae093e8dfc63894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88926dd1474bacfe6d4f9d31a5ecd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a88926dd1474bacfe6d4f9d31a5ecd487">SUPC_SR_WKUPIS12_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a88926dd1474bacfe6d4f9d31a5ecd487"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:a88926dd1474bacfe6d4f9d31a5ecd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac72338e58315c3ef88f7a9328533328e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac72338e58315c3ef88f7a9328533328e">SUPC_SR_WKUPIS13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ac72338e58315c3ef88f7a9328533328e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:ac72338e58315c3ef88f7a9328533328e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba99fb2dc63dc1fcd2c4a421437a0fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aba99fb2dc63dc1fcd2c4a421437a0fbc">SUPC_SR_WKUPIS13_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td></tr>
<tr class="memdesc:aba99fb2dc63dc1fcd2c4a421437a0fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:aba99fb2dc63dc1fcd2c4a421437a0fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec34ff09f82b720754bd86d17b184972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aec34ff09f82b720754bd86d17b184972">SUPC_SR_WKUPIS13_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:aec34ff09f82b720754bd86d17b184972"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:aec34ff09f82b720754bd86d17b184972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec35bfe89b163348e5baff9c33bb248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#acec35bfe89b163348e5baff9c33bb248">SUPC_SR_WKUPIS1_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td></tr>
<tr class="memdesc:acec35bfe89b163348e5baff9c33bb248"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:acec35bfe89b163348e5baff9c33bb248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0445f532f11063df70b388487eb0e3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ae0445f532f11063df70b388487eb0e3f">SUPC_SR_WKUPIS1_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ae0445f532f11063df70b388487eb0e3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:ae0445f532f11063df70b388487eb0e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6e56dbd1c8bc1f5c0e706af3e80ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#acb6e56dbd1c8bc1f5c0e706af3e80ad6">SUPC_SR_WKUPIS2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:acb6e56dbd1c8bc1f5c0e706af3e80ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:acb6e56dbd1c8bc1f5c0e706af3e80ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada076d83c52e83a7392e1f8f3ac40663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ada076d83c52e83a7392e1f8f3ac40663">SUPC_SR_WKUPIS2_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ada076d83c52e83a7392e1f8f3ac40663"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:ada076d83c52e83a7392e1f8f3ac40663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab874ca00d416df9e7ebb4ce7508ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aeab874ca00d416df9e7ebb4ce7508ea4">SUPC_SR_WKUPIS2_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:aeab874ca00d416df9e7ebb4ce7508ea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:aeab874ca00d416df9e7ebb4ce7508ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf18ea3ed18c20d753e7e0539e037f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aeaf18ea3ed18c20d753e7e0539e037f2">SUPC_SR_WKUPIS3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:aeaf18ea3ed18c20d753e7e0539e037f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:aeaf18ea3ed18c20d753e7e0539e037f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b2826f9eafa7d51f33f073f87366f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ae2b2826f9eafa7d51f33f073f87366f8">SUPC_SR_WKUPIS3_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ae2b2826f9eafa7d51f33f073f87366f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:ae2b2826f9eafa7d51f33f073f87366f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18bbff9f29a5feda253aaa9d18d7b90c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a18bbff9f29a5feda253aaa9d18d7b90c">SUPC_SR_WKUPIS3_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a18bbff9f29a5feda253aaa9d18d7b90c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:a18bbff9f29a5feda253aaa9d18d7b90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c9b5eff9ffd5971ec7f62f0467f47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ab9c9b5eff9ffd5971ec7f62f0467f47b">SUPC_SR_WKUPIS4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ab9c9b5eff9ffd5971ec7f62f0467f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:ab9c9b5eff9ffd5971ec7f62f0467f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c475d05869d23bcdadd1c8a12f02e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a2c475d05869d23bcdadd1c8a12f02e0e">SUPC_SR_WKUPIS4_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a2c475d05869d23bcdadd1c8a12f02e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:a2c475d05869d23bcdadd1c8a12f02e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976c0c5b63651dede2d5be3e172b5b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a976c0c5b63651dede2d5be3e172b5b06">SUPC_SR_WKUPIS4_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a976c0c5b63651dede2d5be3e172b5b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:a976c0c5b63651dede2d5be3e172b5b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3581fd9ee1d919cd121c4ebecd91c212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a3581fd9ee1d919cd121c4ebecd91c212">SUPC_SR_WKUPIS5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a3581fd9ee1d919cd121c4ebecd91c212"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:a3581fd9ee1d919cd121c4ebecd91c212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a261a809563d6a2cbec32b0a7a630caca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a261a809563d6a2cbec32b0a7a630caca">SUPC_SR_WKUPIS5_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a261a809563d6a2cbec32b0a7a630caca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:a261a809563d6a2cbec32b0a7a630caca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcace562ae21554dfdd0651ac610430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#addcace562ae21554dfdd0651ac610430">SUPC_SR_WKUPIS5_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:addcace562ae21554dfdd0651ac610430"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:addcace562ae21554dfdd0651ac610430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5f54eab4f4dc68e28175cbfcd52654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#abb5f54eab4f4dc68e28175cbfcd52654">SUPC_SR_WKUPIS6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:abb5f54eab4f4dc68e28175cbfcd52654"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:abb5f54eab4f4dc68e28175cbfcd52654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7eccbaa18e9a2faba518da0b5d42a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac7eccbaa18e9a2faba518da0b5d42a0b">SUPC_SR_WKUPIS6_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ac7eccbaa18e9a2faba518da0b5d42a0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:ac7eccbaa18e9a2faba518da0b5d42a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760ba6014f4e0f1c5017ff38285691a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a760ba6014f4e0f1c5017ff38285691a2">SUPC_SR_WKUPIS6_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a760ba6014f4e0f1c5017ff38285691a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:a760ba6014f4e0f1c5017ff38285691a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7319144436fe27ecef61eb32cae3d2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a7319144436fe27ecef61eb32cae3d2e0">SUPC_SR_WKUPIS7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a7319144436fe27ecef61eb32cae3d2e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:a7319144436fe27ecef61eb32cae3d2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40151ea9a6c10431c585a52a9e833649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a40151ea9a6c10431c585a52a9e833649">SUPC_SR_WKUPIS7_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a40151ea9a6c10431c585a52a9e833649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:a40151ea9a6c10431c585a52a9e833649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a213ab5ea44988af8372428d86c3de390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a213ab5ea44988af8372428d86c3de390">SUPC_SR_WKUPIS7_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a213ab5ea44988af8372428d86c3de390"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:a213ab5ea44988af8372428d86c3de390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a822dfff1691421f943360284ba6d912d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a822dfff1691421f943360284ba6d912d">SUPC_SR_WKUPIS8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a822dfff1691421f943360284ba6d912d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:a822dfff1691421f943360284ba6d912d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10d0b82c95aa9430eb5505088df4cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ad10d0b82c95aa9430eb5505088df4cef">SUPC_SR_WKUPIS8_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ad10d0b82c95aa9430eb5505088df4cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:ad10d0b82c95aa9430eb5505088df4cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32d7ef76b6d42dbd07c55be5d25cb60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ad32d7ef76b6d42dbd07c55be5d25cb60">SUPC_SR_WKUPIS8_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ad32d7ef76b6d42dbd07c55be5d25cb60"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:ad32d7ef76b6d42dbd07c55be5d25cb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff60b4e21a7abfae4512dbeff068a752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aff60b4e21a7abfae4512dbeff068a752">SUPC_SR_WKUPIS9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:aff60b4e21a7abfae4512dbeff068a752"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read)  <br /></td></tr>
<tr class="separator:aff60b4e21a7abfae4512dbeff068a752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53aefaf6a97c6e64d72b6b4b41b9649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ad53aefaf6a97c6e64d72b6b4b41b9649">SUPC_SR_WKUPIS9_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ad53aefaf6a97c6e64d72b6b4b41b9649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event.  <br /></td></tr>
<tr class="separator:ad53aefaf6a97c6e64d72b6b4b41b9649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c227b6ce9342b09a2682464273e22d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a89c227b6ce9342b09a2682464273e22d">SUPC_SR_WKUPIS9_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a89c227b6ce9342b09a2682464273e22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:a89c227b6ce9342b09a2682464273e22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16a71c6dc2309fe3aa16c2c4d5ae264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac16a71c6dc2309fe3aa16c2c4d5ae264">SUPC_SR_WKUPS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ac16a71c6dc2309fe3aa16c2c4d5ae264"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Wake-up Status (cleared on read)  <br /></td></tr>
<tr class="separator:ac16a71c6dc2309fe3aa16c2c4d5ae264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec0745fe651da5f156721ff006623dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aec0745fe651da5f156721ff006623dce">SUPC_SR_WKUPS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:aec0745fe651da5f156721ff006623dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) No wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:aec0745fe651da5f156721ff006623dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665c5d05d1f26b9610621e19c586c70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a665c5d05d1f26b9610621e19c586c70c">SUPC_SR_WKUPS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a665c5d05d1f26b9610621e19c586c70c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) At least one wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR.  <br /></td></tr>
<tr class="separator:a665c5d05d1f26b9610621e19c586c70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f98555dcae38a3e67fa3d22dc807e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a0f98555dcae38a3e67fa3d22dc807e58">SUPC_WUIR_WKUPEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a0f98555dcae38a3e67fa3d22dc807e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 0  <br /></td></tr>
<tr class="separator:a0f98555dcae38a3e67fa3d22dc807e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb10f521acac731214911d9acf132fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#afb10f521acac731214911d9acf132fa4">SUPC_WUIR_WKUPEN0_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:afb10f521acac731214911d9acf132fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:afb10f521acac731214911d9acf132fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29494668f688dc2a92c0ec14d067a113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a29494668f688dc2a92c0ec14d067a113">SUPC_WUIR_WKUPEN0_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a29494668f688dc2a92c0ec14d067a113"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a29494668f688dc2a92c0ec14d067a113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c5efdb246028d01dffdc5c29d4107f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a44c5efdb246028d01dffdc5c29d4107f">SUPC_WUIR_WKUPEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a44c5efdb246028d01dffdc5c29d4107f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 1  <br /></td></tr>
<tr class="separator:a44c5efdb246028d01dffdc5c29d4107f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4da5003568c69f48d05f9ea820da19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a1e4da5003568c69f48d05f9ea820da19">SUPC_WUIR_WKUPEN10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a1e4da5003568c69f48d05f9ea820da19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 10  <br /></td></tr>
<tr class="separator:a1e4da5003568c69f48d05f9ea820da19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ffc5f4282aaf839fb53d89873c7b279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a9ffc5f4282aaf839fb53d89873c7b279">SUPC_WUIR_WKUPEN10_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a9ffc5f4282aaf839fb53d89873c7b279"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:a9ffc5f4282aaf839fb53d89873c7b279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16031535b0397a11664d87c240e749e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#af16031535b0397a11664d87c240e749e">SUPC_WUIR_WKUPEN10_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:af16031535b0397a11664d87c240e749e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:af16031535b0397a11664d87c240e749e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8440563701c393902400f0d63beafc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac8440563701c393902400f0d63beafc6">SUPC_WUIR_WKUPEN11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ac8440563701c393902400f0d63beafc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 11  <br /></td></tr>
<tr class="separator:ac8440563701c393902400f0d63beafc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b9d6e9f5371aae439cf46b7a5de01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ae5b9d6e9f5371aae439cf46b7a5de01a">SUPC_WUIR_WKUPEN11_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ae5b9d6e9f5371aae439cf46b7a5de01a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:ae5b9d6e9f5371aae439cf46b7a5de01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaea5f31231e5cf154714d8ea5a90722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#acaea5f31231e5cf154714d8ea5a90722">SUPC_WUIR_WKUPEN11_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:acaea5f31231e5cf154714d8ea5a90722"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:acaea5f31231e5cf154714d8ea5a90722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4433b3132f5df0d20d93ed2050990044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a4433b3132f5df0d20d93ed2050990044">SUPC_WUIR_WKUPEN12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a4433b3132f5df0d20d93ed2050990044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 12  <br /></td></tr>
<tr class="separator:a4433b3132f5df0d20d93ed2050990044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2557034b8056488d5047a248fa7eb007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a2557034b8056488d5047a248fa7eb007">SUPC_WUIR_WKUPEN12_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a2557034b8056488d5047a248fa7eb007"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:a2557034b8056488d5047a248fa7eb007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ec81c17969fdc3f080cf23b3cd1775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac1ec81c17969fdc3f080cf23b3cd1775">SUPC_WUIR_WKUPEN12_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ac1ec81c17969fdc3f080cf23b3cd1775"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:ac1ec81c17969fdc3f080cf23b3cd1775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48272b06106fbe276c91910a4841b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ad48272b06106fbe276c91910a4841b18">SUPC_WUIR_WKUPEN13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ad48272b06106fbe276c91910a4841b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 13  <br /></td></tr>
<tr class="separator:ad48272b06106fbe276c91910a4841b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a747bfcfc6efd329bcac3841d145128a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a747bfcfc6efd329bcac3841d145128a5">SUPC_WUIR_WKUPEN13_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a747bfcfc6efd329bcac3841d145128a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:a747bfcfc6efd329bcac3841d145128a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a916b8a88af54f9dcdf45b44b356a6db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a916b8a88af54f9dcdf45b44b356a6db1">SUPC_WUIR_WKUPEN13_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a916b8a88af54f9dcdf45b44b356a6db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a916b8a88af54f9dcdf45b44b356a6db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97698e2d6597ef8d0961b11eece74fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a97698e2d6597ef8d0961b11eece74fd6">SUPC_WUIR_WKUPEN1_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a97698e2d6597ef8d0961b11eece74fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:a97698e2d6597ef8d0961b11eece74fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127c62c37d34f31ddcbe566a5522fdba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a127c62c37d34f31ddcbe566a5522fdba">SUPC_WUIR_WKUPEN1_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a127c62c37d34f31ddcbe566a5522fdba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a127c62c37d34f31ddcbe566a5522fdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d08cc99acc51234ac245becb3ae30e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a7d08cc99acc51234ac245becb3ae30e6">SUPC_WUIR_WKUPEN2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a7d08cc99acc51234ac245becb3ae30e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 2  <br /></td></tr>
<tr class="separator:a7d08cc99acc51234ac245becb3ae30e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13744a78464b636f8ca0f4f74435f57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a13744a78464b636f8ca0f4f74435f57b">SUPC_WUIR_WKUPEN2_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a13744a78464b636f8ca0f4f74435f57b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:a13744a78464b636f8ca0f4f74435f57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e46ca4038735090add873a2eea7210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac1e46ca4038735090add873a2eea7210">SUPC_WUIR_WKUPEN2_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ac1e46ca4038735090add873a2eea7210"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:ac1e46ca4038735090add873a2eea7210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8948deb17380a026ceee6a55183183b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a8948deb17380a026ceee6a55183183b5">SUPC_WUIR_WKUPEN3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a8948deb17380a026ceee6a55183183b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 3  <br /></td></tr>
<tr class="separator:a8948deb17380a026ceee6a55183183b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86cc72a689ab95b8e249925c38b0969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aa86cc72a689ab95b8e249925c38b0969">SUPC_WUIR_WKUPEN3_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:aa86cc72a689ab95b8e249925c38b0969"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:aa86cc72a689ab95b8e249925c38b0969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f83c87b4d951d8976e32d1161b84d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac9f83c87b4d951d8976e32d1161b84d6">SUPC_WUIR_WKUPEN3_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ac9f83c87b4d951d8976e32d1161b84d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:ac9f83c87b4d951d8976e32d1161b84d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da835c1d1ee52a16123703f228ad833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a1da835c1d1ee52a16123703f228ad833">SUPC_WUIR_WKUPEN4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a1da835c1d1ee52a16123703f228ad833"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 4  <br /></td></tr>
<tr class="separator:a1da835c1d1ee52a16123703f228ad833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc06b21912546ba27b29c959ee110f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#adc06b21912546ba27b29c959ee110f57">SUPC_WUIR_WKUPEN4_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:adc06b21912546ba27b29c959ee110f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:adc06b21912546ba27b29c959ee110f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8b5cda82de91043dc04c67e21920795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aa8b5cda82de91043dc04c67e21920795">SUPC_WUIR_WKUPEN4_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:aa8b5cda82de91043dc04c67e21920795"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:aa8b5cda82de91043dc04c67e21920795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ec8453db6f583ef877f384d13ac92ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a2ec8453db6f583ef877f384d13ac92ac">SUPC_WUIR_WKUPEN5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a2ec8453db6f583ef877f384d13ac92ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 5  <br /></td></tr>
<tr class="separator:a2ec8453db6f583ef877f384d13ac92ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf17d6a62ab8c71a02a26b97d903d092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#abf17d6a62ab8c71a02a26b97d903d092">SUPC_WUIR_WKUPEN5_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td></tr>
<tr class="memdesc:abf17d6a62ab8c71a02a26b97d903d092"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:abf17d6a62ab8c71a02a26b97d903d092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e3625d8f8d70812ba68e48dc49b126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a87e3625d8f8d70812ba68e48dc49b126">SUPC_WUIR_WKUPEN5_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a87e3625d8f8d70812ba68e48dc49b126"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a87e3625d8f8d70812ba68e48dc49b126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a8f30eba6e6598ed00c76856618f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a81a8f30eba6e6598ed00c76856618f83">SUPC_WUIR_WKUPEN6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a81a8f30eba6e6598ed00c76856618f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 6  <br /></td></tr>
<tr class="separator:a81a8f30eba6e6598ed00c76856618f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5880d08d270b2c69fb66aa1f73319632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a5880d08d270b2c69fb66aa1f73319632">SUPC_WUIR_WKUPEN6_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a5880d08d270b2c69fb66aa1f73319632"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:a5880d08d270b2c69fb66aa1f73319632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79695ae85e9e648e005b95ef81d64239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a79695ae85e9e648e005b95ef81d64239">SUPC_WUIR_WKUPEN6_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a79695ae85e9e648e005b95ef81d64239"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a79695ae85e9e648e005b95ef81d64239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b89b8f213ffecd3a96c0a8b0a254a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a3b89b8f213ffecd3a96c0a8b0a254a34">SUPC_WUIR_WKUPEN7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a3b89b8f213ffecd3a96c0a8b0a254a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 7  <br /></td></tr>
<tr class="separator:a3b89b8f213ffecd3a96c0a8b0a254a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea677df8b8649fe7b7b59816580158d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a0ea677df8b8649fe7b7b59816580158d">SUPC_WUIR_WKUPEN7_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a0ea677df8b8649fe7b7b59816580158d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:a0ea677df8b8649fe7b7b59816580158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6368309e1045493c86c6c735fddd81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#af6368309e1045493c86c6c735fddd81f">SUPC_WUIR_WKUPEN7_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:af6368309e1045493c86c6c735fddd81f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:af6368309e1045493c86c6c735fddd81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648ffd0827c2b4633dbbefc48966aca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a648ffd0827c2b4633dbbefc48966aca2">SUPC_WUIR_WKUPEN8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a648ffd0827c2b4633dbbefc48966aca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 8  <br /></td></tr>
<tr class="separator:a648ffd0827c2b4633dbbefc48966aca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf00d51841cb6f075410b42c8bcbd0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aacf00d51841cb6f075410b42c8bcbd0e">SUPC_WUIR_WKUPEN8_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:aacf00d51841cb6f075410b42c8bcbd0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:aacf00d51841cb6f075410b42c8bcbd0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430861d2259ae64addfd1017eb7a2cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a430861d2259ae64addfd1017eb7a2cf8">SUPC_WUIR_WKUPEN8_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a430861d2259ae64addfd1017eb7a2cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a430861d2259ae64addfd1017eb7a2cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab46b524ab360e59acd791c555c6868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aeab46b524ab360e59acd791c555c6868">SUPC_WUIR_WKUPEN9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:aeab46b524ab360e59acd791c555c6868"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 9  <br /></td></tr>
<tr class="separator:aeab46b524ab360e59acd791c555c6868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac92fcef50b277cea46e6336a2638750e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac92fcef50b277cea46e6336a2638750e">SUPC_WUIR_WKUPEN9_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ac92fcef50b277cea46e6336a2638750e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect.  <br /></td></tr>
<tr class="separator:ac92fcef50b277cea46e6336a2638750e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac91835efaef4b99023eeb0a079e584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a5ac91835efaef4b99023eeb0a079e584">SUPC_WUIR_WKUPEN9_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a5ac91835efaef4b99023eeb0a079e584"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a5ac91835efaef4b99023eeb0a079e584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a586dbe4e72afcd043f76145c71791bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a586dbe4e72afcd043f76145c71791bbb">SUPC_WUIR_WKUPT0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a586dbe4e72afcd043f76145c71791bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 0  <br /></td></tr>
<tr class="separator:a586dbe4e72afcd043f76145c71791bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01586a133468cc2d683a08230402d265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a01586a133468cc2d683a08230402d265">SUPC_WUIR_WKUPT0_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a01586a133468cc2d683a08230402d265"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a01586a133468cc2d683a08230402d265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4080671ca12668cf2de29759b2e011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#afa4080671ca12668cf2de29759b2e011">SUPC_WUIR_WKUPT0_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:afa4080671ca12668cf2de29759b2e011"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:afa4080671ca12668cf2de29759b2e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc529a4aed07d4efb781a93e7722c73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#afc529a4aed07d4efb781a93e7722c73a">SUPC_WUIR_WKUPT1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:afc529a4aed07d4efb781a93e7722c73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 1  <br /></td></tr>
<tr class="separator:afc529a4aed07d4efb781a93e7722c73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a30fda5d4e9cf7ef393673fb077649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a13a30fda5d4e9cf7ef393673fb077649">SUPC_WUIR_WKUPT10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a13a30fda5d4e9cf7ef393673fb077649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 10  <br /></td></tr>
<tr class="separator:a13a30fda5d4e9cf7ef393673fb077649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd92fc7b4167dfd443a2ad52cf037b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a5dd92fc7b4167dfd443a2ad52cf037b7">SUPC_WUIR_WKUPT10_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a5dd92fc7b4167dfd443a2ad52cf037b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a5dd92fc7b4167dfd443a2ad52cf037b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9467fbffb3eed98092a28ffdf21cbf8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a9467fbffb3eed98092a28ffdf21cbf8c">SUPC_WUIR_WKUPT10_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a9467fbffb3eed98092a28ffdf21cbf8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a9467fbffb3eed98092a28ffdf21cbf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a1a486878de76e4580a9d930b26741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aa0a1a486878de76e4580a9d930b26741">SUPC_WUIR_WKUPT11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:aa0a1a486878de76e4580a9d930b26741"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 11  <br /></td></tr>
<tr class="separator:aa0a1a486878de76e4580a9d930b26741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfae9424c0bd86f4d02691ed4d59507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a2cfae9424c0bd86f4d02691ed4d59507">SUPC_WUIR_WKUPT11_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a2cfae9424c0bd86f4d02691ed4d59507"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a2cfae9424c0bd86f4d02691ed4d59507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360e923d9a175c6fecba20145b98cc78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a360e923d9a175c6fecba20145b98cc78">SUPC_WUIR_WKUPT11_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a360e923d9a175c6fecba20145b98cc78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a360e923d9a175c6fecba20145b98cc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c17df3267c0c41ec4797100cef51d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ae8c17df3267c0c41ec4797100cef51d7">SUPC_WUIR_WKUPT12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ae8c17df3267c0c41ec4797100cef51d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 12  <br /></td></tr>
<tr class="separator:ae8c17df3267c0c41ec4797100cef51d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c51a4240d3dbe029085d4977845a94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a3c51a4240d3dbe029085d4977845a94b">SUPC_WUIR_WKUPT12_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a3c51a4240d3dbe029085d4977845a94b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a3c51a4240d3dbe029085d4977845a94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1822ac66545503bf3fe1eb15cf8f49f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a1822ac66545503bf3fe1eb15cf8f49f5">SUPC_WUIR_WKUPT12_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a1822ac66545503bf3fe1eb15cf8f49f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a1822ac66545503bf3fe1eb15cf8f49f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f8f14a7fa1dc7d60a4a45c8e3ef6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a55f8f14a7fa1dc7d60a4a45c8e3ef6d6">SUPC_WUIR_WKUPT13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a55f8f14a7fa1dc7d60a4a45c8e3ef6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 13  <br /></td></tr>
<tr class="separator:a55f8f14a7fa1dc7d60a4a45c8e3ef6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae86504154f7848e62f7e9626a37ef9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aae86504154f7848e62f7e9626a37ef9f">SUPC_WUIR_WKUPT13_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:aae86504154f7848e62f7e9626a37ef9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:aae86504154f7848e62f7e9626a37ef9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565876a5f7bf1874237ed7cdb924c56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a565876a5f7bf1874237ed7cdb924c56e">SUPC_WUIR_WKUPT13_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a565876a5f7bf1874237ed7cdb924c56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a565876a5f7bf1874237ed7cdb924c56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf1c6b2e63ae9bd66d718598db1c56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a5cf1c6b2e63ae9bd66d718598db1c56e">SUPC_WUIR_WKUPT1_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a5cf1c6b2e63ae9bd66d718598db1c56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a5cf1c6b2e63ae9bd66d718598db1c56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed142ebbbdcb8e3c9db3b6a95a31191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a7ed142ebbbdcb8e3c9db3b6a95a31191">SUPC_WUIR_WKUPT1_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a7ed142ebbbdcb8e3c9db3b6a95a31191"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a7ed142ebbbdcb8e3c9db3b6a95a31191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d026ad31223f8d04845ef499f87545b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a3d026ad31223f8d04845ef499f87545b">SUPC_WUIR_WKUPT2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a3d026ad31223f8d04845ef499f87545b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 2  <br /></td></tr>
<tr class="separator:a3d026ad31223f8d04845ef499f87545b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80d2ef65dc4ff1a6eb44b097950863d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ae80d2ef65dc4ff1a6eb44b097950863d">SUPC_WUIR_WKUPT2_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ae80d2ef65dc4ff1a6eb44b097950863d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:ae80d2ef65dc4ff1a6eb44b097950863d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0ae84a7c90cffca8d207c0d75f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a3d0ae84a7c90cffca8d207c0d75f92f5">SUPC_WUIR_WKUPT2_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a3d0ae84a7c90cffca8d207c0d75f92f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a3d0ae84a7c90cffca8d207c0d75f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3804492975b3efe3096f3533eb40b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ad3804492975b3efe3096f3533eb40b16">SUPC_WUIR_WKUPT3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ad3804492975b3efe3096f3533eb40b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 3  <br /></td></tr>
<tr class="separator:ad3804492975b3efe3096f3533eb40b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170c1d3a03b4c0e3a833648c434f5002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a170c1d3a03b4c0e3a833648c434f5002">SUPC_WUIR_WKUPT3_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a170c1d3a03b4c0e3a833648c434f5002"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a170c1d3a03b4c0e3a833648c434f5002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a923b424615cc6c33b2345918e364d000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a923b424615cc6c33b2345918e364d000">SUPC_WUIR_WKUPT3_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a923b424615cc6c33b2345918e364d000"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a923b424615cc6c33b2345918e364d000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794528ac0f2495b11d03db55bb60155e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a794528ac0f2495b11d03db55bb60155e">SUPC_WUIR_WKUPT4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a794528ac0f2495b11d03db55bb60155e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 4  <br /></td></tr>
<tr class="separator:a794528ac0f2495b11d03db55bb60155e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5c5004813b4909a2851b0f937d55f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a9c5c5004813b4909a2851b0f937d55f9">SUPC_WUIR_WKUPT4_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a9c5c5004813b4909a2851b0f937d55f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a9c5c5004813b4909a2851b0f937d55f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab700dfe522952879726f7322f0efc0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ab700dfe522952879726f7322f0efc0c6">SUPC_WUIR_WKUPT4_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ab700dfe522952879726f7322f0efc0c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:ab700dfe522952879726f7322f0efc0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc718730b2fc5e53faa13d924920474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a1cc718730b2fc5e53faa13d924920474">SUPC_WUIR_WKUPT5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a1cc718730b2fc5e53faa13d924920474"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 5  <br /></td></tr>
<tr class="separator:a1cc718730b2fc5e53faa13d924920474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d859c58699a1ac62813b617c448829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a52d859c58699a1ac62813b617c448829">SUPC_WUIR_WKUPT5_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a52d859c58699a1ac62813b617c448829"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a52d859c58699a1ac62813b617c448829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f891ab437e811cf616bb1165a301e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a10f891ab437e811cf616bb1165a301e3">SUPC_WUIR_WKUPT5_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a10f891ab437e811cf616bb1165a301e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a10f891ab437e811cf616bb1165a301e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4194e5cebbf16b507b5c81cd96a6363b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a4194e5cebbf16b507b5c81cd96a6363b">SUPC_WUIR_WKUPT6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a4194e5cebbf16b507b5c81cd96a6363b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 6  <br /></td></tr>
<tr class="separator:a4194e5cebbf16b507b5c81cd96a6363b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a00c081e28d96c4cdab15f81a6e92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a41a00c081e28d96c4cdab15f81a6e92d">SUPC_WUIR_WKUPT6_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a41a00c081e28d96c4cdab15f81a6e92d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a41a00c081e28d96c4cdab15f81a6e92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c79de64f96622ddd761193574454d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac0c79de64f96622ddd761193574454d4">SUPC_WUIR_WKUPT6_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ac0c79de64f96622ddd761193574454d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:ac0c79de64f96622ddd761193574454d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6906afa371355c0acb8dd98dc9349e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a6906afa371355c0acb8dd98dc9349e17">SUPC_WUIR_WKUPT7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a6906afa371355c0acb8dd98dc9349e17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 7  <br /></td></tr>
<tr class="separator:a6906afa371355c0acb8dd98dc9349e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c7982fa084d39bc739a9c463dd1bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#af5c7982fa084d39bc739a9c463dd1bd9">SUPC_WUIR_WKUPT7_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:af5c7982fa084d39bc739a9c463dd1bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:af5c7982fa084d39bc739a9c463dd1bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2265fb4acb26acd0e3c557e6ffe288f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a2265fb4acb26acd0e3c557e6ffe288f2">SUPC_WUIR_WKUPT7_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a2265fb4acb26acd0e3c557e6ffe288f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a2265fb4acb26acd0e3c557e6ffe288f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6972f45798fdcf46c882bb214a1660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a1e6972f45798fdcf46c882bb214a1660">SUPC_WUIR_WKUPT8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a1e6972f45798fdcf46c882bb214a1660"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 8  <br /></td></tr>
<tr class="separator:a1e6972f45798fdcf46c882bb214a1660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1134073ab12c53c5f34fd17fe21a79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ab1134073ab12c53c5f34fd17fe21a79b">SUPC_WUIR_WKUPT8_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ab1134073ab12c53c5f34fd17fe21a79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:ab1134073ab12c53c5f34fd17fe21a79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1e8dabe3b7bfa654c3d714b538792d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a6e1e8dabe3b7bfa654c3d714b538792d">SUPC_WUIR_WKUPT8_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a6e1e8dabe3b7bfa654c3d714b538792d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a6e1e8dabe3b7bfa654c3d714b538792d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecda8de7a24aee7c0caddcb0ac2b553f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aecda8de7a24aee7c0caddcb0ac2b553f">SUPC_WUIR_WKUPT9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:aecda8de7a24aee7c0caddcb0ac2b553f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 9  <br /></td></tr>
<tr class="separator:aecda8de7a24aee7c0caddcb0ac2b553f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c92ef685797caffd3d8bcdacad7169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ab3c92ef685797caffd3d8bcdacad7169">SUPC_WUIR_WKUPT9_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ab3c92ef685797caffd3d8bcdacad7169"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:ab3c92ef685797caffd3d8bcdacad7169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea881592009d3f52b67f8747f9d3de57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aea881592009d3f52b67f8747f9d3de57">SUPC_WUIR_WKUPT9_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td></tr>
<tr class="memdesc:aea881592009d3f52b67f8747f9d3de57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:aea881592009d3f52b67f8747f9d3de57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2662e1fffd9c4944077aba45aab9dcae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a2662e1fffd9c4944077aba45aab9dcae">SUPC_WUMR_LPDBC</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2supc_8h.html#aca344d1a4a50f5bc88749709a4a37031">SUPC_WUMR_LPDBC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2supc_8h.html#aef533e94e4383901f5905ea5ea1083b8">SUPC_WUMR_LPDBC_Pos</a>)))</td></tr>
<tr class="separator:a2662e1fffd9c4944077aba45aab9dcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c77c2318716f1a8235ffee0ea2f241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a83c77c2318716f1a8235ffee0ea2f241">SUPC_WUMR_LPDBC_2_RTCOUT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a83c77c2318716f1a8235ffee0ea2f241"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 2 RTCOUTx clock periods  <br /></td></tr>
<tr class="separator:a83c77c2318716f1a8235ffee0ea2f241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7639d4c31f3393b9fcf26c20fa5b2c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a7639d4c31f3393b9fcf26c20fa5b2c63">SUPC_WUMR_LPDBC_3_RTCOUT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a7639d4c31f3393b9fcf26c20fa5b2c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 3 RTCOUTx clock periods  <br /></td></tr>
<tr class="separator:a7639d4c31f3393b9fcf26c20fa5b2c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f4fff7d0471f9760a0db22df0b9915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a46f4fff7d0471f9760a0db22df0b9915">SUPC_WUMR_LPDBC_4_RTCOUT</a>&#160;&#160;&#160;(0x3u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a46f4fff7d0471f9760a0db22df0b9915"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 4 RTCOUTx clock periods  <br /></td></tr>
<tr class="separator:a46f4fff7d0471f9760a0db22df0b9915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e879ecbae43d35d30cfd836648dc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a99e879ecbae43d35d30cfd836648dc91">SUPC_WUMR_LPDBC_5_RTCOUT</a>&#160;&#160;&#160;(0x4u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a99e879ecbae43d35d30cfd836648dc91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 5 RTCOUTx clock periods  <br /></td></tr>
<tr class="separator:a99e879ecbae43d35d30cfd836648dc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e3b0ece6a7f79f247c268f653befea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a22e3b0ece6a7f79f247c268f653befea">SUPC_WUMR_LPDBC_6_RTCOUT</a>&#160;&#160;&#160;(0x5u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a22e3b0ece6a7f79f247c268f653befea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 6 RTCOUTx clock periods  <br /></td></tr>
<tr class="separator:a22e3b0ece6a7f79f247c268f653befea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7f8607c227493b71f463aa87e39ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a9b7f8607c227493b71f463aa87e39ad6">SUPC_WUMR_LPDBC_7_RTCOUT</a>&#160;&#160;&#160;(0x6u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a9b7f8607c227493b71f463aa87e39ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 7 RTCOUTx clock periods  <br /></td></tr>
<tr class="separator:a9b7f8607c227493b71f463aa87e39ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7663a2721181c2291e516cd830684d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aa7663a2721181c2291e516cd830684d1">SUPC_WUMR_LPDBC_8_RTCOUT</a>&#160;&#160;&#160;(0x7u &lt;&lt; 16)</td></tr>
<tr class="memdesc:aa7663a2721181c2291e516cd830684d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 8 RTCOUTx clock periods  <br /></td></tr>
<tr class="separator:aa7663a2721181c2291e516cd830684d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b9fb376ca8c42f6757fc259f1de9f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a9b9fb376ca8c42f6757fc259f1de9f4c">SUPC_WUMR_LPDBC_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a9b9fb376ca8c42f6757fc259f1de9f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Disable the low-power debouncers.  <br /></td></tr>
<tr class="separator:a9b9fb376ca8c42f6757fc259f1de9f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca344d1a4a50f5bc88749709a4a37031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aca344d1a4a50f5bc88749709a4a37031">SUPC_WUMR_LPDBC_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2supc_8h.html#aef533e94e4383901f5905ea5ea1083b8">SUPC_WUMR_LPDBC_Pos</a>)</td></tr>
<tr class="memdesc:aca344d1a4a50f5bc88749709a4a37031"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Low-power Debouncer Period  <br /></td></tr>
<tr class="separator:aca344d1a4a50f5bc88749709a4a37031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef533e94e4383901f5905ea5ea1083b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aef533e94e4383901f5905ea5ea1083b8">SUPC_WUMR_LPDBC_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:aef533e94e4383901f5905ea5ea1083b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d53e47f942e008e2c5a4bceff1cffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aa8d53e47f942e008e2c5a4bceff1cffc">SUPC_WUMR_LPDBCCLR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:aa8d53e47f942e008e2c5a4bceff1cffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Low-power Debouncer Clear  <br /></td></tr>
<tr class="separator:aa8d53e47f942e008e2c5a4bceff1cffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d89e22b49125d3de8f9427ff1e7b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a35d89e22b49125d3de8f9427ff1e7b83">SUPC_WUMR_LPDBCCLR_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a35d89e22b49125d3de8f9427ff1e7b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) A low-power debounce event on WKUP0 or WKUP1 generates an immediate clear on the first half of GPBR registers.  <br /></td></tr>
<tr class="separator:a35d89e22b49125d3de8f9427ff1e7b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ef22821efc2e49e286560bd610aa05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a70ef22821efc2e49e286560bd610aa05">SUPC_WUMR_LPDBCCLR_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a70ef22821efc2e49e286560bd610aa05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) A low-power debounce event does not create an immediate clear on the first half of GPBR registers.  <br /></td></tr>
<tr class="separator:a70ef22821efc2e49e286560bd610aa05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00bbb63516ef5fcaf26993743289fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ac00bbb63516ef5fcaf26993743289fc5">SUPC_WUMR_LPDBCEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ac00bbb63516ef5fcaf26993743289fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Low-power Debouncer Enable WKUP0  <br /></td></tr>
<tr class="separator:ac00bbb63516ef5fcaf26993743289fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b0f43302c61f2f784bdcfa08c74230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#af0b0f43302c61f2f784bdcfa08c74230">SUPC_WUMR_LPDBCEN0_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:af0b0f43302c61f2f784bdcfa08c74230"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The WKUP0 input pin is connected to the low-power debouncer and forces a system wake-up.  <br /></td></tr>
<tr class="separator:af0b0f43302c61f2f784bdcfa08c74230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f8baf62cef771c3b65b1f844cd65e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a3f8baf62cef771c3b65b1f844cd65e53">SUPC_WUMR_LPDBCEN0_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a3f8baf62cef771c3b65b1f844cd65e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The WKUP0 input pin is not connected to the low-power debouncer.  <br /></td></tr>
<tr class="separator:a3f8baf62cef771c3b65b1f844cd65e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b8afe831e016423c0f39074a0798ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a5b8afe831e016423c0f39074a0798ab6">SUPC_WUMR_LPDBCEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a5b8afe831e016423c0f39074a0798ab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Low-power Debouncer Enable WKUP1  <br /></td></tr>
<tr class="separator:a5b8afe831e016423c0f39074a0798ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642bcab184e69eb97b01e23e98ad4466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a642bcab184e69eb97b01e23e98ad4466">SUPC_WUMR_LPDBCEN1_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a642bcab184e69eb97b01e23e98ad4466"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The WKUP1 input pin is connected to the low-power debouncer and forces a system wake-up.  <br /></td></tr>
<tr class="separator:a642bcab184e69eb97b01e23e98ad4466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d02682496ad9f69b14a7acffc6944cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a6d02682496ad9f69b14a7acffc6944cc">SUPC_WUMR_LPDBCEN1_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a6d02682496ad9f69b14a7acffc6944cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The WKUP1 input pin is not connected to the low-power debouncer.  <br /></td></tr>
<tr class="separator:a6d02682496ad9f69b14a7acffc6944cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2724a30af5f28bebc44ac059eeef14c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a2724a30af5f28bebc44ac059eeef14c7">SUPC_WUMR_RTCEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a2724a30af5f28bebc44ac059eeef14c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Real-time Clock Wake-up Enable  <br /></td></tr>
<tr class="separator:a2724a30af5f28bebc44ac059eeef14c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2348bcbaaa99cd83a4be737fcc00a9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a2348bcbaaa99cd83a4be737fcc00a9b8">SUPC_WUMR_RTCEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a2348bcbaaa99cd83a4be737fcc00a9b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The RTC alarm signal forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a2348bcbaaa99cd83a4be737fcc00a9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764b45374cb2472a59ece1e5f7d6fbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a764b45374cb2472a59ece1e5f7d6fbe3">SUPC_WUMR_RTCEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a764b45374cb2472a59ece1e5f7d6fbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The RTC alarm signal has no wake-up effect.  <br /></td></tr>
<tr class="separator:a764b45374cb2472a59ece1e5f7d6fbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07eb80cbf34ca0e828379ba008caba92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a07eb80cbf34ca0e828379ba008caba92">SUPC_WUMR_RTTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a07eb80cbf34ca0e828379ba008caba92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Real-time Timer Wake-up Enable  <br /></td></tr>
<tr class="separator:a07eb80cbf34ca0e828379ba008caba92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c079da9deeffb4abb01b3eb9eb1901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ab0c079da9deeffb4abb01b3eb9eb1901">SUPC_WUMR_RTTEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ab0c079da9deeffb4abb01b3eb9eb1901"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The RTT alarm signal forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:ab0c079da9deeffb4abb01b3eb9eb1901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaacf321d99e7498e4757a9fe2297c143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aaacf321d99e7498e4757a9fe2297c143">SUPC_WUMR_RTTEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aaacf321d99e7498e4757a9fe2297c143"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The RTT alarm signal has no wake-up effect.  <br /></td></tr>
<tr class="separator:aaacf321d99e7498e4757a9fe2297c143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3672dcfd2531a33d0a7dc6388e662f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a3672dcfd2531a33d0a7dc6388e662f34">SUPC_WUMR_SMEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a3672dcfd2531a33d0a7dc6388e662f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Supply Monitor Wake-up Enable  <br /></td></tr>
<tr class="separator:a3672dcfd2531a33d0a7dc6388e662f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764721eab8574029a45eadd6a6991f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a764721eab8574029a45eadd6a6991f0e">SUPC_WUMR_SMEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a764721eab8574029a45eadd6a6991f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The supply monitor detection forces the wake-up of the core power supply.  <br /></td></tr>
<tr class="separator:a764721eab8574029a45eadd6a6991f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cab8565015e65dd347006f06f086666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a9cab8565015e65dd347006f06f086666">SUPC_WUMR_SMEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a9cab8565015e65dd347006f06f086666"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) The supply monitor detection has no wake-up effect.  <br /></td></tr>
<tr class="separator:a9cab8565015e65dd347006f06f086666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a3a06a7b796be7b3a5e423bf31fd6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a98a3a06a7b796be7b3a5e423bf31fd6a">SUPC_WUMR_WKUPDBC</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2supc_8h.html#a37cb073c1203b1d56cc5fc5dab1cd396">SUPC_WUMR_WKUPDBC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2supc_8h.html#aceabb49fe84f12c2248951c72a2c89e1">SUPC_WUMR_WKUPDBC_Pos</a>)))</td></tr>
<tr class="separator:a98a3a06a7b796be7b3a5e423bf31fd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c96582442d0816b66ed8e5a2948c2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a5c96582442d0816b66ed8e5a2948c2fb">SUPC_WUMR_WKUPDBC_32768_SLCK</a>&#160;&#160;&#160;(0x5u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a5c96582442d0816b66ed8e5a2948c2fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 32,768 SLCK periods  <br /></td></tr>
<tr class="separator:a5c96582442d0816b66ed8e5a2948c2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80c293b174b5b089a7c56db2ed3a195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#ae80c293b174b5b089a7c56db2ed3a195">SUPC_WUMR_WKUPDBC_32_SLCK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ae80c293b174b5b089a7c56db2ed3a195"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 32 SLCK periods  <br /></td></tr>
<tr class="separator:ae80c293b174b5b089a7c56db2ed3a195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d94f37eb705a0f1ad6d666d405d40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a77d94f37eb705a0f1ad6d666d405d40c">SUPC_WUMR_WKUPDBC_3_SLCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a77d94f37eb705a0f1ad6d666d405d40c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 3 SLCK periods  <br /></td></tr>
<tr class="separator:a77d94f37eb705a0f1ad6d666d405d40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcfc5be3d23b981634e0deca66765784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#abcfc5be3d23b981634e0deca66765784">SUPC_WUMR_WKUPDBC_4096_SLCK</a>&#160;&#160;&#160;(0x4u &lt;&lt; 12)</td></tr>
<tr class="memdesc:abcfc5be3d23b981634e0deca66765784"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 4,096 SLCK periods  <br /></td></tr>
<tr class="separator:abcfc5be3d23b981634e0deca66765784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e906e04f13707d39f1feffe92db4a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a8e906e04f13707d39f1feffe92db4a81">SUPC_WUMR_WKUPDBC_512_SLCK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a8e906e04f13707d39f1feffe92db4a81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 512 SLCK periods  <br /></td></tr>
<tr class="separator:a8e906e04f13707d39f1feffe92db4a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84237507d9727d36dbe0f2edab302100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a84237507d9727d36dbe0f2edab302100">SUPC_WUMR_WKUPDBC_IMMEDIATE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a84237507d9727d36dbe0f2edab302100"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Immediate, no debouncing, detected active at least on one Slow Clock edge.  <br /></td></tr>
<tr class="separator:a84237507d9727d36dbe0f2edab302100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37cb073c1203b1d56cc5fc5dab1cd396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a37cb073c1203b1d56cc5fc5dab1cd396">SUPC_WUMR_WKUPDBC_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2supc_8h.html#aceabb49fe84f12c2248951c72a2c89e1">SUPC_WUMR_WKUPDBC_Pos</a>)</td></tr>
<tr class="memdesc:a37cb073c1203b1d56cc5fc5dab1cd396"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Wake-up Inputs Debouncer Period  <br /></td></tr>
<tr class="separator:a37cb073c1203b1d56cc5fc5dab1cd396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceabb49fe84f12c2248951c72a2c89e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#aceabb49fe84f12c2248951c72a2c89e1">SUPC_WUMR_WKUPDBC_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:aceabb49fe84f12c2248951c72a2c89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1237f679e239fedcc2e359faf8a463c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a1237f679e239fedcc2e359faf8a463c0">SYSC_VERSION_MFN_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2supc_8h.html#add04e6820c9d03f6f41c5e4594ff1795">SYSC_VERSION_MFN_Pos</a>)</td></tr>
<tr class="memdesc:a1237f679e239fedcc2e359faf8a463c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SYSC_VERSION) Metal Fix Number  <br /></td></tr>
<tr class="separator:a1237f679e239fedcc2e359faf8a463c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add04e6820c9d03f6f41c5e4594ff1795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#add04e6820c9d03f6f41c5e4594ff1795">SYSC_VERSION_MFN_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:add04e6820c9d03f6f41c5e4594ff1795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d03dc1bd41c91251461ba4af7d6106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a02d03dc1bd41c91251461ba4af7d6106">SYSC_VERSION_VERSION_Msk</a>&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="component_2supc_8h.html#a62b3e64db991689be4e19e40e542b08c">SYSC_VERSION_VERSION_Pos</a>)</td></tr>
<tr class="memdesc:a02d03dc1bd41c91251461ba4af7d6106"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SYSC_VERSION) Version of the Hardware Module  <br /></td></tr>
<tr class="separator:a02d03dc1bd41c91251461ba4af7d6106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b3e64db991689be4e19e40e542b08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2supc_8h.html#a62b3e64db991689be4e19e40e542b08c">SYSC_VERSION_VERSION_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a62b3e64db991689be4e19e40e542b08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a56d5ce3a726d392f40fd8aa90d67f9b1" name="a56d5ce3a726d392f40fd8aa90d67f9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56d5ce3a726d392f40fd8aa90d67f9b1">&#9670;&#160;</a></span>SUPC_CR_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_KEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2supc_8h.html#a15f5e7c4a620a59d7ac626f870b74755">SUPC_CR_KEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2supc_8h.html#a44d942edaa48fccc264dcab1b437a979">SUPC_CR_KEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00065">65</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a15f5e7c4a620a59d7ac626f870b74755" name="a15f5e7c4a620a59d7ac626f870b74755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15f5e7c4a620a59d7ac626f870b74755">&#9670;&#160;</a></span>SUPC_CR_KEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_KEY_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2supc_8h.html#a44d942edaa48fccc264dcab1b437a979">SUPC_CR_KEY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) Password </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00064">64</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a610961afa898ead3d5a179ac0634c845" name="a610961afa898ead3d5a179ac0634c845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a610961afa898ead3d5a179ac0634c845">&#9670;&#160;</a></span>SUPC_CR_KEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_KEY_PASSWD&#160;&#160;&#160;(0xA5u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) Writing any other value in this field aborts the write operation. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00066">66</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a44d942edaa48fccc264dcab1b437a979" name="a44d942edaa48fccc264dcab1b437a979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44d942edaa48fccc264dcab1b437a979">&#9670;&#160;</a></span>SUPC_CR_KEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_KEY_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00063">63</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a91d6cc3df1041f228dd5a7f6efa9a7a0" name="a91d6cc3df1041f228dd5a7f6efa9a7a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91d6cc3df1041f228dd5a7f6efa9a7a0">&#9670;&#160;</a></span>SUPC_CR_VROFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_VROFF&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) Voltage Regulator Off </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00057">57</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a988066d0598337ffb5042ef2aadc05ae" name="a988066d0598337ffb5042ef2aadc05ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a988066d0598337ffb5042ef2aadc05ae">&#9670;&#160;</a></span>SUPC_CR_VROFF_NO_EFFECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_VROFF_NO_EFFECT&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) No effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00058">58</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a189ba44b468276136fa168b9eaea192e" name="a189ba44b468276136fa168b9eaea192e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a189ba44b468276136fa168b9eaea192e">&#9670;&#160;</a></span>SUPC_CR_VROFF_STOP_VREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_VROFF_STOP_VREG&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) If KEY is correct, VROFF asserts the vddcore_nreset and stops the voltage regulator. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00059">59</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a61ab50e404b9df177bc47d9af0b54dee" name="a61ab50e404b9df177bc47d9af0b54dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61ab50e404b9df177bc47d9af0b54dee">&#9670;&#160;</a></span>SUPC_CR_XTALSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_XTALSEL&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) Crystal Oscillator Select </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00060">60</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aa2fdec6729f95cbd512ef7a635ccf55f" name="aa2fdec6729f95cbd512ef7a635ccf55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2fdec6729f95cbd512ef7a635ccf55f">&#9670;&#160;</a></span>SUPC_CR_XTALSEL_CRYSTAL_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_XTALSEL_CRYSTAL_SEL&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) If KEY is correct, XTALSEL switches the slow clock on the crystal oscillator output. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00062">62</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ab7b141e3e7021aee6d0ffa7428d754af" name="ab7b141e3e7021aee6d0ffa7428d754af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7b141e3e7021aee6d0ffa7428d754af">&#9670;&#160;</a></span>SUPC_CR_XTALSEL_NO_EFFECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_CR_XTALSEL_NO_EFFECT&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_CR) No effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00061">61</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a2ae5d49fc0f8dc21d88b1f99484553d0" name="a2ae5d49fc0f8dc21d88b1f99484553d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ae5d49fc0f8dc21d88b1f99484553d0">&#9670;&#160;</a></span>SUPC_MR_BKUPRETON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BKUPRETON&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) SRAM On In Backup Mode </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00095">95</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a2cdd12b025fab88307ea6d9d48233916" name="a2cdd12b025fab88307ea6d9d48233916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cdd12b025fab88307ea6d9d48233916">&#9670;&#160;</a></span>SUPC_MR_BODDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODDIS&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Brownout Detector Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00089">89</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a566b9091bc31e3ea332ab9f2c6d472dd" name="a566b9091bc31e3ea332ab9f2c6d472dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a566b9091bc31e3ea332ab9f2c6d472dd">&#9670;&#160;</a></span>SUPC_MR_BODDIS_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODDIS_DISABLE&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The core brownout detector is disabled. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00091">91</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a9fe059d07add915227eebac02a018768" name="a9fe059d07add915227eebac02a018768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe059d07add915227eebac02a018768">&#9670;&#160;</a></span>SUPC_MR_BODDIS_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODDIS_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The core brownout detector is enabled. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00090">90</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a67664342e1fce1b895978fd503843f17" name="a67664342e1fce1b895978fd503843f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67664342e1fce1b895978fd503843f17">&#9670;&#160;</a></span>SUPC_MR_BODRSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODRSTEN&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Brownout Detector Reset Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00086">86</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac8f017eeb0fd106f0500ea8b2f02cd96" name="ac8f017eeb0fd106f0500ea8b2f02cd96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f017eeb0fd106f0500ea8b2f02cd96">&#9670;&#160;</a></span>SUPC_MR_BODRSTEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODRSTEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The core reset signal, vddcore_nreset is asserted when a brownout detection occurs. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00088">88</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a1e352a0404edfe9921372e2bcba4a265" name="a1e352a0404edfe9921372e2bcba4a265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e352a0404edfe9921372e2bcba4a265">&#9670;&#160;</a></span>SUPC_MR_BODRSTEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_BODRSTEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The core reset signal vddcore_nreset is not affected when a brownout detection occurs. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00087">87</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac08bf71aa7361f43c54247e96dc01e21" name="ac08bf71aa7361f43c54247e96dc01e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08bf71aa7361f43c54247e96dc01e21">&#9670;&#160;</a></span>SUPC_MR_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_KEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2supc_8h.html#abd65bbb5d401352f6e48ba1c3d0d3cb2">SUPC_MR_KEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2supc_8h.html#a2eb72192fe9adabcac5150052966b613">SUPC_MR_KEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00101">101</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="abd65bbb5d401352f6e48ba1c3d0d3cb2" name="abd65bbb5d401352f6e48ba1c3d0d3cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd65bbb5d401352f6e48ba1c3d0d3cb2">&#9670;&#160;</a></span>SUPC_MR_KEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_KEY_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2supc_8h.html#a2eb72192fe9adabcac5150052966b613">SUPC_MR_KEY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Password Key </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00100">100</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ae08beb72463dfd4c0dcccceda5afd90e" name="ae08beb72463dfd4c0dcccceda5afd90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae08beb72463dfd4c0dcccceda5afd90e">&#9670;&#160;</a></span>SUPC_MR_KEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_KEY_PASSWD&#160;&#160;&#160;(0xA5u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Writing any other value in this field aborts the write operation. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00102">102</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a2eb72192fe9adabcac5150052966b613" name="a2eb72192fe9adabcac5150052966b613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eb72192fe9adabcac5150052966b613">&#9670;&#160;</a></span>SUPC_MR_KEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_KEY_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00099">99</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a3571d6c19af32022438c59c56ef53822" name="a3571d6c19af32022438c59c56ef53822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3571d6c19af32022438c59c56ef53822">&#9670;&#160;</a></span>SUPC_MR_ONREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_ONREG&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Voltage Regulator Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00092">92</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a3cade990bb4ed96df13187825727d5ab" name="a3cade990bb4ed96df13187825727d5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cade990bb4ed96df13187825727d5ab">&#9670;&#160;</a></span>SUPC_MR_ONREG_ONREG_UNUSED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_ONREG_ONREG_UNUSED&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Internal voltage regulator is not used (external power supply is used). </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00093">93</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a68dafe0d92e18d780448dd9a67fbffd2" name="a68dafe0d92e18d780448dd9a67fbffd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68dafe0d92e18d780448dd9a67fbffd2">&#9670;&#160;</a></span>SUPC_MR_ONREG_ONREG_USED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_ONREG_ONREG_USED&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Internal voltage regulator is used. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00094">94</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a1ec4d7611027716c6fc8c0cc88d4d58c" name="a1ec4d7611027716c6fc8c0cc88d4d58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec4d7611027716c6fc8c0cc88d4d58c">&#9670;&#160;</a></span>SUPC_MR_OSCBYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_OSCBYPASS&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) Oscillator Bypass </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00096">96</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a160f8faab25e1c990c821fde0d11751d" name="a160f8faab25e1c990c821fde0d11751d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a160f8faab25e1c990c821fde0d11751d">&#9670;&#160;</a></span>SUPC_MR_OSCBYPASS_BYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_OSCBYPASS_BYPASS&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) The 32 kHz crystal oscillator is bypassed if XTALSEL (SUPC_CR) is set. </p>
<p>OSCBYPASS must be set prior to setting XTALSEL. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00098">98</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a82c7dae798dd290723882d2a4239503e" name="a82c7dae798dd290723882d2a4239503e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c7dae798dd290723882d2a4239503e">&#9670;&#160;</a></span>SUPC_MR_OSCBYPASS_NO_EFFECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_MR_OSCBYPASS_NO_EFFECT&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_MR) No effect. </p>
<p>Clock selection depends on the value of XTALSEL (SUPC_CR). </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00097">97</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aacf68ab926d55134b498d050c9d06998" name="aacf68ab926d55134b498d050c9d06998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf68ab926d55134b498d050c9d06998">&#9670;&#160;</a></span>SUPC_SMMR_SMIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMIEN&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00082">82</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a54b14a12ff28fbcb142b372204b5b974" name="a54b14a12ff28fbcb142b372204b5b974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b14a12ff28fbcb142b372204b5b974">&#9670;&#160;</a></span>SUPC_SMMR_SMIEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMIEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) The SUPC interrupt signal is asserted when a supply monitor detection occurs. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00084">84</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a1cb6adb230e5922b53341b0988386859" name="a1cb6adb230e5922b53341b0988386859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cb6adb230e5922b53341b0988386859">&#9670;&#160;</a></span>SUPC_SMMR_SMIEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMIEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) The SUPC interrupt signal is not affected when a supply monitor detection occurs. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00083">83</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aaf6f151d4e1023a292d5217b615c3d8e" name="aaf6f151d4e1023a292d5217b615c3d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf6f151d4e1023a292d5217b615c3d8e">&#9670;&#160;</a></span>SUPC_SMMR_SMRSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMRSTEN&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor Reset Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00079">79</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a6a2017da6ebba59be73537b7968e90f8" name="a6a2017da6ebba59be73537b7968e90f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a2017da6ebba59be73537b7968e90f8">&#9670;&#160;</a></span>SUPC_SMMR_SMRSTEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMRSTEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) The core reset signal, vddcore_nreset is asserted when a supply monitor detection occurs. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00081">81</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac1624fb2f9e29de8d06fb58a44479ae9" name="ac1624fb2f9e29de8d06fb58a44479ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1624fb2f9e29de8d06fb58a44479ae9">&#9670;&#160;</a></span>SUPC_SMMR_SMRSTEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMRSTEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) The core reset signal vddcore_nreset is not affected when a supply monitor detection occurs. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00080">80</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a07b0206a84057d51eb626b7f1516cf69" name="a07b0206a84057d51eb626b7f1516cf69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b0206a84057d51eb626b7f1516cf69">&#9670;&#160;</a></span>SUPC_SMMR_SMSMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2supc_8h.html#a9be0396f5a00090a757d0d84739bddac">SUPC_SMMR_SMSMPL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2supc_8h.html#a1c85fe12e03bf8e2e510b5c97a8de7d1">SUPC_SMMR_SMSMPL_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00073">73</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="af5649b21d98718c8c5a3a109c9634d1f" name="af5649b21d98718c8c5a3a109c9634d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5649b21d98718c8c5a3a109c9634d1f">&#9670;&#160;</a></span>SUPC_SMMR_SMSMPL_2048SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_2048SLCK&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor enabled one SLCK period every 2,048 SLCK periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00078">78</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="acfd8e4abaa80bdc210d0eb19eae2299e" name="acfd8e4abaa80bdc210d0eb19eae2299e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfd8e4abaa80bdc210d0eb19eae2299e">&#9670;&#160;</a></span>SUPC_SMMR_SMSMPL_256SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_256SLCK&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor enabled one SLCK period every 256 SLCK periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00077">77</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aec61f383003750bc3eb06a0e10587af1" name="aec61f383003750bc3eb06a0e10587af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec61f383003750bc3eb06a0e10587af1">&#9670;&#160;</a></span>SUPC_SMMR_SMSMPL_32SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_32SLCK&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor enabled one SLCK period every 32 SLCK periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00076">76</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ad979303ad767b0f9c79c1c3c4ff9941a" name="ad979303ad767b0f9c79c1c3c4ff9941a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad979303ad767b0f9c79c1c3c4ff9941a">&#9670;&#160;</a></span>SUPC_SMMR_SMSMPL_CSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_CSM&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Continuous Supply Monitor </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00075">75</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a9be0396f5a00090a757d0d84739bddac" name="a9be0396f5a00090a757d0d84739bddac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9be0396f5a00090a757d0d84739bddac">&#9670;&#160;</a></span>SUPC_SMMR_SMSMPL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2supc_8h.html#a1c85fe12e03bf8e2e510b5c97a8de7d1">SUPC_SMMR_SMSMPL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor Sampling Period </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00072">72</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a1c85fe12e03bf8e2e510b5c97a8de7d1" name="a1c85fe12e03bf8e2e510b5c97a8de7d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c85fe12e03bf8e2e510b5c97a8de7d1">&#9670;&#160;</a></span>SUPC_SMMR_SMSMPL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00071">71</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a5402b0024eb008ce42cf763c86195437" name="a5402b0024eb008ce42cf763c86195437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5402b0024eb008ce42cf763c86195437">&#9670;&#160;</a></span>SUPC_SMMR_SMSMPL_SMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMSMPL_SMD&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor disabled </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00074">74</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a4173b9bb1b77d81f3f3ea14314c97925" name="a4173b9bb1b77d81f3f3ea14314c97925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4173b9bb1b77d81f3f3ea14314c97925">&#9670;&#160;</a></span>SUPC_SMMR_SMTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2supc_8h.html#a1744aeb462c30febddee1337c5412eea">SUPC_SMMR_SMTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2supc_8h.html#afdf16d8d02bbdd0054b5cb1503756263">SUPC_SMMR_SMTH_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00070">70</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a1744aeb462c30febddee1337c5412eea" name="a1744aeb462c30febddee1337c5412eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1744aeb462c30febddee1337c5412eea">&#9670;&#160;</a></span>SUPC_SMMR_SMTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMTH_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2supc_8h.html#afdf16d8d02bbdd0054b5cb1503756263">SUPC_SMMR_SMTH_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SMMR) Supply Monitor Threshold </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00069">69</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="afdf16d8d02bbdd0054b5cb1503756263" name="afdf16d8d02bbdd0054b5cb1503756263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf16d8d02bbdd0054b5cb1503756263">&#9670;&#160;</a></span>SUPC_SMMR_SMTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SMMR_SMTH_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00068">68</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a3c409d9ac5f96fbf9f6d1b8cf6643c9a" name="a3c409d9ac5f96fbf9f6d1b8cf6643c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c409d9ac5f96fbf9f6d1b8cf6643c9a">&#9670;&#160;</a></span>SUPC_SR_BODRSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_BODRSTS&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Brownout Detector Reset Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00234">234</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a640c5de34d13f48f26d92b539a32f3b1" name="a640c5de34d13f48f26d92b539a32f3b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640c5de34d13f48f26d92b539a32f3b1">&#9670;&#160;</a></span>SUPC_SR_BODRSTS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_BODRSTS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No core brownout rising edge event has been detected since the last read of the SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00235">235</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a3116cdf97768c5b49a87912f8ffa318c" name="a3116cdf97768c5b49a87912f8ffa318c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3116cdf97768c5b49a87912f8ffa318c">&#9670;&#160;</a></span>SUPC_SR_BODRSTS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_BODRSTS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one brownout output rising edge event has been detected since the last read of the SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00236">236</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="abb0a87f4a2a09b7abe24d4fb22ba5a70" name="abb0a87f4a2a09b7abe24d4fb22ba5a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0a87f4a2a09b7abe24d4fb22ba5a70">&#9670;&#160;</a></span>SUPC_SR_LPDBCS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_LPDBCS0&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Low-power Debouncer Wake-up Status on WKUP0 (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00249">249</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac143135268b9cb01284fab01b6e239f4" name="ac143135268b9cb01284fab01b6e239f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac143135268b9cb01284fab01b6e239f4">&#9670;&#160;</a></span>SUPC_SR_LPDBCS0_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_LPDBCS0_NO&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00250">250</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ab955bf688cd7b162cccf71f9e38bb78b" name="ab955bf688cd7b162cccf71f9e38bb78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab955bf688cd7b162cccf71f9e38bb78b">&#9670;&#160;</a></span>SUPC_SR_LPDBCS0_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_LPDBCS0_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00251">251</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="af9d948be0d6a90f991fd1082029d3577" name="af9d948be0d6a90f991fd1082029d3577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d948be0d6a90f991fd1082029d3577">&#9670;&#160;</a></span>SUPC_SR_LPDBCS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_LPDBCS1&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Low-power Debouncer Wake-up Status on WKUP1 (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00252">252</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aa094499d6e6e8866a08b440bf30689d7" name="aa094499d6e6e8866a08b440bf30689d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa094499d6e6e8866a08b440bf30689d7">&#9670;&#160;</a></span>SUPC_SR_LPDBCS1_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_LPDBCS1_NO&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00253">253</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a64e06b80c792ed3d73d77b58d6722aa3" name="a64e06b80c792ed3d73d77b58d6722aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64e06b80c792ed3d73d77b58d6722aa3">&#9670;&#160;</a></span>SUPC_SR_LPDBCS1_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_LPDBCS1_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00254">254</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a72e8a47e09f0269f14872a4844fe1447" name="a72e8a47e09f0269f14872a4844fe1447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e8a47e09f0269f14872a4844fe1447">&#9670;&#160;</a></span>SUPC_SR_OSCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_OSCSEL&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) 32-kHz Oscillator Selection Status </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00246">246</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ab28a70a417353f3e8d872bc90d2725c2" name="ab28a70a417353f3e8d872bc90d2725c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab28a70a417353f3e8d872bc90d2725c2">&#9670;&#160;</a></span>SUPC_SR_OSCSEL_CRYST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_OSCSEL_CRYST&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The slow clock, SLCK, is generated by the 32 kHz crystal oscillator. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00248">248</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ab2c400a9bac9602e462c67d0f98894da" name="ab2c400a9bac9602e462c67d0f98894da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c400a9bac9602e462c67d0f98894da">&#9670;&#160;</a></span>SUPC_SR_OSCSEL_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_OSCSEL_RC&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The slow clock, SLCK, is generated by the embedded 32 kHz RC oscillator. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00247">247</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a94d0ddd037a793670aa82608620768dc" name="a94d0ddd037a793670aa82608620768dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d0ddd037a793670aa82608620768dc">&#9670;&#160;</a></span>SUPC_SR_SMOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMOS&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Supply Monitor Output Status </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00243">243</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a49bad131859338323be85f40b76d2d6c" name="a49bad131859338323be85f40b76d2d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49bad131859338323be85f40b76d2d6c">&#9670;&#160;</a></span>SUPC_SR_SMOS_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMOS_HIGH&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The supply monitor detected VDDIO higher than its threshold at its last measurement. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00244">244</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ae5e2ca00232d4771caeeff483ec4b003" name="ae5e2ca00232d4771caeeff483ec4b003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5e2ca00232d4771caeeff483ec4b003">&#9670;&#160;</a></span>SUPC_SR_SMOS_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMOS_LOW&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The supply monitor detected VDDIO lower than its threshold at its last measurement. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00245">245</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ae48ab1a7fffb981efefdca372d3d7fcb" name="ae48ab1a7fffb981efefdca372d3d7fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae48ab1a7fffb981efefdca372d3d7fcb">&#9670;&#160;</a></span>SUPC_SR_SMRSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMRSTS&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Supply Monitor Reset Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00237">237</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a22ebf02ead35de24fa472195a6b73144" name="a22ebf02ead35de24fa472195a6b73144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ebf02ead35de24fa472195a6b73144">&#9670;&#160;</a></span>SUPC_SR_SMRSTS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMRSTS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No supply monitor detection has generated a core reset since the last read of the SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00238">238</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a00b6e76fa436337daf3eda2a40dc4f36" name="a00b6e76fa436337daf3eda2a40dc4f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b6e76fa436337daf3eda2a40dc4f36">&#9670;&#160;</a></span>SUPC_SR_SMRSTS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMRSTS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one supply monitor detection has generated a core reset since the last read of the SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00239">239</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a0b740f64b912d2a15b75edeb79f76c65" name="a0b740f64b912d2a15b75edeb79f76c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b740f64b912d2a15b75edeb79f76c65">&#9670;&#160;</a></span>SUPC_SR_SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMS&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Supply Monitor Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00240">240</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="acdd3383eb45bf512d4907af2a76adbf3" name="acdd3383eb45bf512d4907af2a76adbf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdd3383eb45bf512d4907af2a76adbf3">&#9670;&#160;</a></span>SUPC_SR_SMS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No supply monitor detection since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00241">241</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ae55b5e0a82b518f322239fffef4c80b5" name="ae55b5e0a82b518f322239fffef4c80b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55b5e0a82b518f322239fffef4c80b5">&#9670;&#160;</a></span>SUPC_SR_SMS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one supply monitor detection since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00242">242</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a00c164754e1f40d103b7345bdbc0e772" name="a00c164754e1f40d103b7345bdbc0e772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00c164754e1f40d103b7345bdbc0e772">&#9670;&#160;</a></span>SUPC_SR_SMWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMWS&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) Supply Monitor Detection Wake-up Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00231">231</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="afee2b13704083b16e6286167fd53d727" name="afee2b13704083b16e6286167fd53d727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee2b13704083b16e6286167fd53d727">&#9670;&#160;</a></span>SUPC_SR_SMWS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMWS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00232">232</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aa327ad4514f9ded5c314a6d6b52f8bcc" name="aa327ad4514f9ded5c314a6d6b52f8bcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa327ad4514f9ded5c314a6d6b52f8bcc">&#9670;&#160;</a></span>SUPC_SR_SMWS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_SMWS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00233">233</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="afcb0d19725fb9fe71c830620efb31930" name="afcb0d19725fb9fe71c830620efb31930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcb0d19725fb9fe71c830620efb31930">&#9670;&#160;</a></span>SUPC_SR_WKUPIS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00255">255</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="af096f6701d1a929722a122dd142d65dc" name="af096f6701d1a929722a122dd142d65dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af096f6701d1a929722a122dd142d65dc">&#9670;&#160;</a></span>SUPC_SR_WKUPIS0_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS0_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00256">256</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a9ab86388e2cf984b269a66160e4bf7d8" name="a9ab86388e2cf984b269a66160e4bf7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab86388e2cf984b269a66160e4bf7d8">&#9670;&#160;</a></span>SUPC_SR_WKUPIS0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS0_EN&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00257">257</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a50b5babc92ba6085b025f668eeeabcdc" name="a50b5babc92ba6085b025f668eeeabcdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b5babc92ba6085b025f668eeeabcdc">&#9670;&#160;</a></span>SUPC_SR_WKUPIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00258">258</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a0ed0b1280d03475fcadb26102b59e094" name="a0ed0b1280d03475fcadb26102b59e094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed0b1280d03475fcadb26102b59e094">&#9670;&#160;</a></span>SUPC_SR_WKUPIS10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS10&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00285">285</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="afaab4359d13e6d5dff0d9872ec2c8a58" name="afaab4359d13e6d5dff0d9872ec2c8a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaab4359d13e6d5dff0d9872ec2c8a58">&#9670;&#160;</a></span>SUPC_SR_WKUPIS10_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS10_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00286">286</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a70edbf5537ce313c390d2ee53b23f8a6" name="a70edbf5537ce313c390d2ee53b23f8a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70edbf5537ce313c390d2ee53b23f8a6">&#9670;&#160;</a></span>SUPC_SR_WKUPIS10_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS10_EN&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00287">287</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ae4972fa9c6e12b2413cfa176b1372cb7" name="ae4972fa9c6e12b2413cfa176b1372cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4972fa9c6e12b2413cfa176b1372cb7">&#9670;&#160;</a></span>SUPC_SR_WKUPIS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS11&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00288">288</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a80431aeac799e921c07da00d38b9ae95" name="a80431aeac799e921c07da00d38b9ae95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80431aeac799e921c07da00d38b9ae95">&#9670;&#160;</a></span>SUPC_SR_WKUPIS11_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS11_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00289">289</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="af7feb9767dd3ec7dcd436ca228ccdb51" name="af7feb9767dd3ec7dcd436ca228ccdb51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7feb9767dd3ec7dcd436ca228ccdb51">&#9670;&#160;</a></span>SUPC_SR_WKUPIS11_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS11_EN&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00290">290</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="abf523c9091a64fff9807bd6a6fd28287" name="abf523c9091a64fff9807bd6a6fd28287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf523c9091a64fff9807bd6a6fd28287">&#9670;&#160;</a></span>SUPC_SR_WKUPIS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS12&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00291">291</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a8d50ae6062fac5694ae093e8dfc63894" name="a8d50ae6062fac5694ae093e8dfc63894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d50ae6062fac5694ae093e8dfc63894">&#9670;&#160;</a></span>SUPC_SR_WKUPIS12_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS12_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00292">292</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a88926dd1474bacfe6d4f9d31a5ecd487" name="a88926dd1474bacfe6d4f9d31a5ecd487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88926dd1474bacfe6d4f9d31a5ecd487">&#9670;&#160;</a></span>SUPC_SR_WKUPIS12_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS12_EN&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00293">293</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac72338e58315c3ef88f7a9328533328e" name="ac72338e58315c3ef88f7a9328533328e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac72338e58315c3ef88f7a9328533328e">&#9670;&#160;</a></span>SUPC_SR_WKUPIS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS13&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00294">294</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aba99fb2dc63dc1fcd2c4a421437a0fbc" name="aba99fb2dc63dc1fcd2c4a421437a0fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba99fb2dc63dc1fcd2c4a421437a0fbc">&#9670;&#160;</a></span>SUPC_SR_WKUPIS13_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS13_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00295">295</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aec34ff09f82b720754bd86d17b184972" name="aec34ff09f82b720754bd86d17b184972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec34ff09f82b720754bd86d17b184972">&#9670;&#160;</a></span>SUPC_SR_WKUPIS13_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS13_EN&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00296">296</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="acec35bfe89b163348e5baff9c33bb248" name="acec35bfe89b163348e5baff9c33bb248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec35bfe89b163348e5baff9c33bb248">&#9670;&#160;</a></span>SUPC_SR_WKUPIS1_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS1_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00259">259</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ae0445f532f11063df70b388487eb0e3f" name="ae0445f532f11063df70b388487eb0e3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0445f532f11063df70b388487eb0e3f">&#9670;&#160;</a></span>SUPC_SR_WKUPIS1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS1_EN&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00260">260</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="acb6e56dbd1c8bc1f5c0e706af3e80ad6" name="acb6e56dbd1c8bc1f5c0e706af3e80ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb6e56dbd1c8bc1f5c0e706af3e80ad6">&#9670;&#160;</a></span>SUPC_SR_WKUPIS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00261">261</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ada076d83c52e83a7392e1f8f3ac40663" name="ada076d83c52e83a7392e1f8f3ac40663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada076d83c52e83a7392e1f8f3ac40663">&#9670;&#160;</a></span>SUPC_SR_WKUPIS2_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS2_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00262">262</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aeab874ca00d416df9e7ebb4ce7508ea4" name="aeab874ca00d416df9e7ebb4ce7508ea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeab874ca00d416df9e7ebb4ce7508ea4">&#9670;&#160;</a></span>SUPC_SR_WKUPIS2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS2_EN&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00263">263</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aeaf18ea3ed18c20d753e7e0539e037f2" name="aeaf18ea3ed18c20d753e7e0539e037f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaf18ea3ed18c20d753e7e0539e037f2">&#9670;&#160;</a></span>SUPC_SR_WKUPIS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00264">264</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ae2b2826f9eafa7d51f33f073f87366f8" name="ae2b2826f9eafa7d51f33f073f87366f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2b2826f9eafa7d51f33f073f87366f8">&#9670;&#160;</a></span>SUPC_SR_WKUPIS3_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS3_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00265">265</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a18bbff9f29a5feda253aaa9d18d7b90c" name="a18bbff9f29a5feda253aaa9d18d7b90c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18bbff9f29a5feda253aaa9d18d7b90c">&#9670;&#160;</a></span>SUPC_SR_WKUPIS3_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS3_EN&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00266">266</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ab9c9b5eff9ffd5971ec7f62f0467f47b" name="ab9c9b5eff9ffd5971ec7f62f0467f47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c9b5eff9ffd5971ec7f62f0467f47b">&#9670;&#160;</a></span>SUPC_SR_WKUPIS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00267">267</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a2c475d05869d23bcdadd1c8a12f02e0e" name="a2c475d05869d23bcdadd1c8a12f02e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c475d05869d23bcdadd1c8a12f02e0e">&#9670;&#160;</a></span>SUPC_SR_WKUPIS4_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS4_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00268">268</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a976c0c5b63651dede2d5be3e172b5b06" name="a976c0c5b63651dede2d5be3e172b5b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976c0c5b63651dede2d5be3e172b5b06">&#9670;&#160;</a></span>SUPC_SR_WKUPIS4_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS4_EN&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00269">269</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a3581fd9ee1d919cd121c4ebecd91c212" name="a3581fd9ee1d919cd121c4ebecd91c212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3581fd9ee1d919cd121c4ebecd91c212">&#9670;&#160;</a></span>SUPC_SR_WKUPIS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00270">270</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a261a809563d6a2cbec32b0a7a630caca" name="a261a809563d6a2cbec32b0a7a630caca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a261a809563d6a2cbec32b0a7a630caca">&#9670;&#160;</a></span>SUPC_SR_WKUPIS5_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS5_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00271">271</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="addcace562ae21554dfdd0651ac610430" name="addcace562ae21554dfdd0651ac610430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addcace562ae21554dfdd0651ac610430">&#9670;&#160;</a></span>SUPC_SR_WKUPIS5_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS5_EN&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00272">272</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="abb5f54eab4f4dc68e28175cbfcd52654" name="abb5f54eab4f4dc68e28175cbfcd52654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5f54eab4f4dc68e28175cbfcd52654">&#9670;&#160;</a></span>SUPC_SR_WKUPIS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00273">273</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac7eccbaa18e9a2faba518da0b5d42a0b" name="ac7eccbaa18e9a2faba518da0b5d42a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7eccbaa18e9a2faba518da0b5d42a0b">&#9670;&#160;</a></span>SUPC_SR_WKUPIS6_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS6_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00274">274</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a760ba6014f4e0f1c5017ff38285691a2" name="a760ba6014f4e0f1c5017ff38285691a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760ba6014f4e0f1c5017ff38285691a2">&#9670;&#160;</a></span>SUPC_SR_WKUPIS6_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS6_EN&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00275">275</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a7319144436fe27ecef61eb32cae3d2e0" name="a7319144436fe27ecef61eb32cae3d2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7319144436fe27ecef61eb32cae3d2e0">&#9670;&#160;</a></span>SUPC_SR_WKUPIS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00276">276</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a40151ea9a6c10431c585a52a9e833649" name="a40151ea9a6c10431c585a52a9e833649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40151ea9a6c10431c585a52a9e833649">&#9670;&#160;</a></span>SUPC_SR_WKUPIS7_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS7_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00277">277</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a213ab5ea44988af8372428d86c3de390" name="a213ab5ea44988af8372428d86c3de390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a213ab5ea44988af8372428d86c3de390">&#9670;&#160;</a></span>SUPC_SR_WKUPIS7_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS7_EN&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00278">278</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a822dfff1691421f943360284ba6d912d" name="a822dfff1691421f943360284ba6d912d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a822dfff1691421f943360284ba6d912d">&#9670;&#160;</a></span>SUPC_SR_WKUPIS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS8&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00279">279</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ad10d0b82c95aa9430eb5505088df4cef" name="ad10d0b82c95aa9430eb5505088df4cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad10d0b82c95aa9430eb5505088df4cef">&#9670;&#160;</a></span>SUPC_SR_WKUPIS8_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS8_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00280">280</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ad32d7ef76b6d42dbd07c55be5d25cb60" name="ad32d7ef76b6d42dbd07c55be5d25cb60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad32d7ef76b6d42dbd07c55be5d25cb60">&#9670;&#160;</a></span>SUPC_SR_WKUPIS8_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS8_EN&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00281">281</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aff60b4e21a7abfae4512dbeff068a752" name="aff60b4e21a7abfae4512dbeff068a752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff60b4e21a7abfae4512dbeff068a752">&#9670;&#160;</a></span>SUPC_SR_WKUPIS9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS9&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUPx Input Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00282">282</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ad53aefaf6a97c6e64d72b6b4b41b9649" name="ad53aefaf6a97c6e64d72b6b4b41b9649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53aefaf6a97c6e64d72b6b4b41b9649">&#9670;&#160;</a></span>SUPC_SR_WKUPIS9_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS9_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00283">283</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a89c227b6ce9342b09a2682464273e22d" name="a89c227b6ce9342b09a2682464273e22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c227b6ce9342b09a2682464273e22d">&#9670;&#160;</a></span>SUPC_SR_WKUPIS9_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPIS9_EN&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00284">284</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac16a71c6dc2309fe3aa16c2c4d5ae264" name="ac16a71c6dc2309fe3aa16c2c4d5ae264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac16a71c6dc2309fe3aa16c2c4d5ae264">&#9670;&#160;</a></span>SUPC_SR_WKUPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) WKUP Wake-up Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00228">228</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aec0745fe651da5f156721ff006623dce" name="aec0745fe651da5f156721ff006623dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec0745fe651da5f156721ff006623dce">&#9670;&#160;</a></span>SUPC_SR_WKUPS_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPS_NO&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) No wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00229">229</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a665c5d05d1f26b9610621e19c586c70c" name="a665c5d05d1f26b9610621e19c586c70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665c5d05d1f26b9610621e19c586c70c">&#9670;&#160;</a></span>SUPC_SR_WKUPS_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_SR_WKUPS_PRESENT&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_SR) At least one wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00230">230</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a0f98555dcae38a3e67fa3d22dc807e58" name="a0f98555dcae38a3e67fa3d22dc807e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f98555dcae38a3e67fa3d22dc807e58">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00143">143</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="afb10f521acac731214911d9acf132fa4" name="afb10f521acac731214911d9acf132fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb10f521acac731214911d9acf132fa4">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN0_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN0_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00144">144</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a29494668f688dc2a92c0ec14d067a113" name="a29494668f688dc2a92c0ec14d067a113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29494668f688dc2a92c0ec14d067a113">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN0_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN0_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00145">145</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a44c5efdb246028d01dffdc5c29d4107f" name="a44c5efdb246028d01dffdc5c29d4107f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c5efdb246028d01dffdc5c29d4107f">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00146">146</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a1e4da5003568c69f48d05f9ea820da19" name="a1e4da5003568c69f48d05f9ea820da19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e4da5003568c69f48d05f9ea820da19">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN10&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 10 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00173">173</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a9ffc5f4282aaf839fb53d89873c7b279" name="a9ffc5f4282aaf839fb53d89873c7b279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ffc5f4282aaf839fb53d89873c7b279">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN10_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN10_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00174">174</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="af16031535b0397a11664d87c240e749e" name="af16031535b0397a11664d87c240e749e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af16031535b0397a11664d87c240e749e">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN10_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN10_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00175">175</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac8440563701c393902400f0d63beafc6" name="ac8440563701c393902400f0d63beafc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8440563701c393902400f0d63beafc6">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN11&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 11 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00176">176</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ae5b9d6e9f5371aae439cf46b7a5de01a" name="ae5b9d6e9f5371aae439cf46b7a5de01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b9d6e9f5371aae439cf46b7a5de01a">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN11_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN11_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00177">177</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="acaea5f31231e5cf154714d8ea5a90722" name="acaea5f31231e5cf154714d8ea5a90722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaea5f31231e5cf154714d8ea5a90722">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN11_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN11_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00178">178</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a4433b3132f5df0d20d93ed2050990044" name="a4433b3132f5df0d20d93ed2050990044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4433b3132f5df0d20d93ed2050990044">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN12&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 12 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00179">179</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a2557034b8056488d5047a248fa7eb007" name="a2557034b8056488d5047a248fa7eb007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2557034b8056488d5047a248fa7eb007">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN12_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN12_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00180">180</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac1ec81c17969fdc3f080cf23b3cd1775" name="ac1ec81c17969fdc3f080cf23b3cd1775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1ec81c17969fdc3f080cf23b3cd1775">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN12_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN12_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00181">181</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ad48272b06106fbe276c91910a4841b18" name="ad48272b06106fbe276c91910a4841b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad48272b06106fbe276c91910a4841b18">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN13&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 13 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00182">182</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a747bfcfc6efd329bcac3841d145128a5" name="a747bfcfc6efd329bcac3841d145128a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a747bfcfc6efd329bcac3841d145128a5">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN13_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN13_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00183">183</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a916b8a88af54f9dcdf45b44b356a6db1" name="a916b8a88af54f9dcdf45b44b356a6db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a916b8a88af54f9dcdf45b44b356a6db1">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN13_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN13_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00184">184</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a97698e2d6597ef8d0961b11eece74fd6" name="a97698e2d6597ef8d0961b11eece74fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97698e2d6597ef8d0961b11eece74fd6">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN1_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN1_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00147">147</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a127c62c37d34f31ddcbe566a5522fdba" name="a127c62c37d34f31ddcbe566a5522fdba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a127c62c37d34f31ddcbe566a5522fdba">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN1_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN1_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00148">148</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a7d08cc99acc51234ac245becb3ae30e6" name="a7d08cc99acc51234ac245becb3ae30e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d08cc99acc51234ac245becb3ae30e6">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 2 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00149">149</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a13744a78464b636f8ca0f4f74435f57b" name="a13744a78464b636f8ca0f4f74435f57b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13744a78464b636f8ca0f4f74435f57b">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN2_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN2_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00150">150</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac1e46ca4038735090add873a2eea7210" name="ac1e46ca4038735090add873a2eea7210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1e46ca4038735090add873a2eea7210">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN2_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN2_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00151">151</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a8948deb17380a026ceee6a55183183b5" name="a8948deb17380a026ceee6a55183183b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8948deb17380a026ceee6a55183183b5">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 3 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00152">152</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aa86cc72a689ab95b8e249925c38b0969" name="aa86cc72a689ab95b8e249925c38b0969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa86cc72a689ab95b8e249925c38b0969">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN3_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN3_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00153">153</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac9f83c87b4d951d8976e32d1161b84d6" name="ac9f83c87b4d951d8976e32d1161b84d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f83c87b4d951d8976e32d1161b84d6">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN3_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN3_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00154">154</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a1da835c1d1ee52a16123703f228ad833" name="a1da835c1d1ee52a16123703f228ad833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da835c1d1ee52a16123703f228ad833">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 4 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00155">155</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="adc06b21912546ba27b29c959ee110f57" name="adc06b21912546ba27b29c959ee110f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc06b21912546ba27b29c959ee110f57">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN4_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN4_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00156">156</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aa8b5cda82de91043dc04c67e21920795" name="aa8b5cda82de91043dc04c67e21920795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8b5cda82de91043dc04c67e21920795">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN4_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN4_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00157">157</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a2ec8453db6f583ef877f384d13ac92ac" name="a2ec8453db6f583ef877f384d13ac92ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ec8453db6f583ef877f384d13ac92ac">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 5 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00158">158</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="abf17d6a62ab8c71a02a26b97d903d092" name="abf17d6a62ab8c71a02a26b97d903d092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf17d6a62ab8c71a02a26b97d903d092">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN5_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN5_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00159">159</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a87e3625d8f8d70812ba68e48dc49b126" name="a87e3625d8f8d70812ba68e48dc49b126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e3625d8f8d70812ba68e48dc49b126">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN5_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN5_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00160">160</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a81a8f30eba6e6598ed00c76856618f83" name="a81a8f30eba6e6598ed00c76856618f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a8f30eba6e6598ed00c76856618f83">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 6 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00161">161</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a5880d08d270b2c69fb66aa1f73319632" name="a5880d08d270b2c69fb66aa1f73319632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5880d08d270b2c69fb66aa1f73319632">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN6_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN6_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00162">162</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a79695ae85e9e648e005b95ef81d64239" name="a79695ae85e9e648e005b95ef81d64239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79695ae85e9e648e005b95ef81d64239">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN6_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN6_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00163">163</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a3b89b8f213ffecd3a96c0a8b0a254a34" name="a3b89b8f213ffecd3a96c0a8b0a254a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b89b8f213ffecd3a96c0a8b0a254a34">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 7 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00164">164</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a0ea677df8b8649fe7b7b59816580158d" name="a0ea677df8b8649fe7b7b59816580158d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea677df8b8649fe7b7b59816580158d">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN7_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN7_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00165">165</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="af6368309e1045493c86c6c735fddd81f" name="af6368309e1045493c86c6c735fddd81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6368309e1045493c86c6c735fddd81f">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN7_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN7_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00166">166</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a648ffd0827c2b4633dbbefc48966aca2" name="a648ffd0827c2b4633dbbefc48966aca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648ffd0827c2b4633dbbefc48966aca2">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 8 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00167">167</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aacf00d51841cb6f075410b42c8bcbd0e" name="aacf00d51841cb6f075410b42c8bcbd0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf00d51841cb6f075410b42c8bcbd0e">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN8_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN8_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00168">168</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a430861d2259ae64addfd1017eb7a2cf8" name="a430861d2259ae64addfd1017eb7a2cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430861d2259ae64addfd1017eb7a2cf8">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN8_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN8_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00169">169</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aeab46b524ab360e59acd791c555c6868" name="aeab46b524ab360e59acd791c555c6868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeab46b524ab360e59acd791c555c6868">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN9&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Enable 0 to 9 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00170">170</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac92fcef50b277cea46e6336a2638750e" name="ac92fcef50b277cea46e6336a2638750e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac92fcef50b277cea46e6336a2638750e">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN9_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN9_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00171">171</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a5ac91835efaef4b99023eeb0a079e584" name="a5ac91835efaef4b99023eeb0a079e584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ac91835efaef4b99023eeb0a079e584">&#9670;&#160;</a></span>SUPC_WUIR_WKUPEN9_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPEN9_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00172">172</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a586dbe4e72afcd043f76145c71791bbb" name="a586dbe4e72afcd043f76145c71791bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a586dbe4e72afcd043f76145c71791bbb">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT0&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 0 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00185">185</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a01586a133468cc2d683a08230402d265" name="a01586a133468cc2d683a08230402d265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01586a133468cc2d683a08230402d265">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT0_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT0_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00187">187</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="afa4080671ca12668cf2de29759b2e011" name="afa4080671ca12668cf2de29759b2e011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4080671ca12668cf2de29759b2e011">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT0_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT0_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00186">186</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="afc529a4aed07d4efb781a93e7722c73a" name="afc529a4aed07d4efb781a93e7722c73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc529a4aed07d4efb781a93e7722c73a">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT1&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 1 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00188">188</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a13a30fda5d4e9cf7ef393673fb077649" name="a13a30fda5d4e9cf7ef393673fb077649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13a30fda5d4e9cf7ef393673fb077649">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT10&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 10 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00215">215</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a5dd92fc7b4167dfd443a2ad52cf037b7" name="a5dd92fc7b4167dfd443a2ad52cf037b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dd92fc7b4167dfd443a2ad52cf037b7">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT10_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT10_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00217">217</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a9467fbffb3eed98092a28ffdf21cbf8c" name="a9467fbffb3eed98092a28ffdf21cbf8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9467fbffb3eed98092a28ffdf21cbf8c">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT10_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT10_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00216">216</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aa0a1a486878de76e4580a9d930b26741" name="aa0a1a486878de76e4580a9d930b26741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a1a486878de76e4580a9d930b26741">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT11&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 11 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00218">218</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a2cfae9424c0bd86f4d02691ed4d59507" name="a2cfae9424c0bd86f4d02691ed4d59507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cfae9424c0bd86f4d02691ed4d59507">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT11_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT11_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00220">220</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a360e923d9a175c6fecba20145b98cc78" name="a360e923d9a175c6fecba20145b98cc78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a360e923d9a175c6fecba20145b98cc78">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT11_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT11_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00219">219</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ae8c17df3267c0c41ec4797100cef51d7" name="ae8c17df3267c0c41ec4797100cef51d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8c17df3267c0c41ec4797100cef51d7">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT12&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 12 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00221">221</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a3c51a4240d3dbe029085d4977845a94b" name="a3c51a4240d3dbe029085d4977845a94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c51a4240d3dbe029085d4977845a94b">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT12_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT12_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00223">223</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a1822ac66545503bf3fe1eb15cf8f49f5" name="a1822ac66545503bf3fe1eb15cf8f49f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1822ac66545503bf3fe1eb15cf8f49f5">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT12_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT12_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00222">222</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a55f8f14a7fa1dc7d60a4a45c8e3ef6d6" name="a55f8f14a7fa1dc7d60a4a45c8e3ef6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55f8f14a7fa1dc7d60a4a45c8e3ef6d6">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT13&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 13 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00224">224</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aae86504154f7848e62f7e9626a37ef9f" name="aae86504154f7848e62f7e9626a37ef9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae86504154f7848e62f7e9626a37ef9f">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT13_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT13_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00226">226</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a565876a5f7bf1874237ed7cdb924c56e" name="a565876a5f7bf1874237ed7cdb924c56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a565876a5f7bf1874237ed7cdb924c56e">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT13_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT13_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00225">225</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a5cf1c6b2e63ae9bd66d718598db1c56e" name="a5cf1c6b2e63ae9bd66d718598db1c56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf1c6b2e63ae9bd66d718598db1c56e">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT1_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT1_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00190">190</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a7ed142ebbbdcb8e3c9db3b6a95a31191" name="a7ed142ebbbdcb8e3c9db3b6a95a31191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed142ebbbdcb8e3c9db3b6a95a31191">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT1_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT1_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00189">189</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a3d026ad31223f8d04845ef499f87545b" name="a3d026ad31223f8d04845ef499f87545b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d026ad31223f8d04845ef499f87545b">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT2&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 2 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00191">191</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ae80d2ef65dc4ff1a6eb44b097950863d" name="ae80d2ef65dc4ff1a6eb44b097950863d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae80d2ef65dc4ff1a6eb44b097950863d">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT2_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT2_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00193">193</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a3d0ae84a7c90cffca8d207c0d75f92f5" name="a3d0ae84a7c90cffca8d207c0d75f92f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0ae84a7c90cffca8d207c0d75f92f5">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT2_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT2_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00192">192</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ad3804492975b3efe3096f3533eb40b16" name="ad3804492975b3efe3096f3533eb40b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3804492975b3efe3096f3533eb40b16">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT3&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 3 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00194">194</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a170c1d3a03b4c0e3a833648c434f5002" name="a170c1d3a03b4c0e3a833648c434f5002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a170c1d3a03b4c0e3a833648c434f5002">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT3_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT3_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00196">196</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a923b424615cc6c33b2345918e364d000" name="a923b424615cc6c33b2345918e364d000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a923b424615cc6c33b2345918e364d000">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT3_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT3_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00195">195</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a794528ac0f2495b11d03db55bb60155e" name="a794528ac0f2495b11d03db55bb60155e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794528ac0f2495b11d03db55bb60155e">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT4&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 4 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00197">197</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a9c5c5004813b4909a2851b0f937d55f9" name="a9c5c5004813b4909a2851b0f937d55f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c5c5004813b4909a2851b0f937d55f9">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT4_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT4_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00199">199</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ab700dfe522952879726f7322f0efc0c6" name="ab700dfe522952879726f7322f0efc0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab700dfe522952879726f7322f0efc0c6">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT4_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT4_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00198">198</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a1cc718730b2fc5e53faa13d924920474" name="a1cc718730b2fc5e53faa13d924920474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc718730b2fc5e53faa13d924920474">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT5&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 5 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00200">200</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a52d859c58699a1ac62813b617c448829" name="a52d859c58699a1ac62813b617c448829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d859c58699a1ac62813b617c448829">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT5_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT5_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00202">202</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a10f891ab437e811cf616bb1165a301e3" name="a10f891ab437e811cf616bb1165a301e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f891ab437e811cf616bb1165a301e3">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT5_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT5_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00201">201</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a4194e5cebbf16b507b5c81cd96a6363b" name="a4194e5cebbf16b507b5c81cd96a6363b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4194e5cebbf16b507b5c81cd96a6363b">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT6&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 6 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00203">203</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a41a00c081e28d96c4cdab15f81a6e92d" name="a41a00c081e28d96c4cdab15f81a6e92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41a00c081e28d96c4cdab15f81a6e92d">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT6_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT6_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00205">205</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac0c79de64f96622ddd761193574454d4" name="ac0c79de64f96622ddd761193574454d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0c79de64f96622ddd761193574454d4">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT6_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT6_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00204">204</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a6906afa371355c0acb8dd98dc9349e17" name="a6906afa371355c0acb8dd98dc9349e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6906afa371355c0acb8dd98dc9349e17">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT7&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 7 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00206">206</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="af5c7982fa084d39bc739a9c463dd1bd9" name="af5c7982fa084d39bc739a9c463dd1bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5c7982fa084d39bc739a9c463dd1bd9">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT7_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT7_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00208">208</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a2265fb4acb26acd0e3c557e6ffe288f2" name="a2265fb4acb26acd0e3c557e6ffe288f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2265fb4acb26acd0e3c557e6ffe288f2">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT7_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT7_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00207">207</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a1e6972f45798fdcf46c882bb214a1660" name="a1e6972f45798fdcf46c882bb214a1660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6972f45798fdcf46c882bb214a1660">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT8&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 8 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00209">209</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ab1134073ab12c53c5f34fd17fe21a79b" name="ab1134073ab12c53c5f34fd17fe21a79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1134073ab12c53c5f34fd17fe21a79b">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT8_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT8_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00211">211</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a6e1e8dabe3b7bfa654c3d714b538792d" name="a6e1e8dabe3b7bfa654c3d714b538792d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e1e8dabe3b7bfa654c3d714b538792d">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT8_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT8_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00210">210</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aecda8de7a24aee7c0caddcb0ac2b553f" name="aecda8de7a24aee7c0caddcb0ac2b553f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecda8de7a24aee7c0caddcb0ac2b553f">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT9&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) Wake-up Input Type 0 to 9 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00212">212</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ab3c92ef685797caffd3d8bcdacad7169" name="ab3c92ef685797caffd3d8bcdacad7169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c92ef685797caffd3d8bcdacad7169">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT9_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT9_HIGH&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00214">214</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aea881592009d3f52b67f8747f9d3de57" name="aea881592009d3f52b67f8747f9d3de57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea881592009d3f52b67f8747f9d3de57">&#9670;&#160;</a></span>SUPC_WUIR_WKUPT9_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUIR_WKUPT9_LOW&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00213">213</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a2662e1fffd9c4944077aba45aab9dcae" name="a2662e1fffd9c4944077aba45aab9dcae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2662e1fffd9c4944077aba45aab9dcae">&#9670;&#160;</a></span>SUPC_WUMR_LPDBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2supc_8h.html#aca344d1a4a50f5bc88749709a4a37031">SUPC_WUMR_LPDBC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2supc_8h.html#aef533e94e4383901f5905ea5ea1083b8">SUPC_WUMR_LPDBC_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00133">133</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a83c77c2318716f1a8235ffee0ea2f241" name="a83c77c2318716f1a8235ffee0ea2f241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c77c2318716f1a8235ffee0ea2f241">&#9670;&#160;</a></span>SUPC_WUMR_LPDBC_2_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_2_RTCOUT&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 2 RTCOUTx clock periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00135">135</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a7639d4c31f3393b9fcf26c20fa5b2c63" name="a7639d4c31f3393b9fcf26c20fa5b2c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7639d4c31f3393b9fcf26c20fa5b2c63">&#9670;&#160;</a></span>SUPC_WUMR_LPDBC_3_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_3_RTCOUT&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 3 RTCOUTx clock periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00136">136</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a46f4fff7d0471f9760a0db22df0b9915" name="a46f4fff7d0471f9760a0db22df0b9915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46f4fff7d0471f9760a0db22df0b9915">&#9670;&#160;</a></span>SUPC_WUMR_LPDBC_4_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_4_RTCOUT&#160;&#160;&#160;(0x3u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 4 RTCOUTx clock periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00137">137</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a99e879ecbae43d35d30cfd836648dc91" name="a99e879ecbae43d35d30cfd836648dc91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99e879ecbae43d35d30cfd836648dc91">&#9670;&#160;</a></span>SUPC_WUMR_LPDBC_5_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_5_RTCOUT&#160;&#160;&#160;(0x4u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 5 RTCOUTx clock periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00138">138</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a22e3b0ece6a7f79f247c268f653befea" name="a22e3b0ece6a7f79f247c268f653befea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e3b0ece6a7f79f247c268f653befea">&#9670;&#160;</a></span>SUPC_WUMR_LPDBC_6_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_6_RTCOUT&#160;&#160;&#160;(0x5u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 6 RTCOUTx clock periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00139">139</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a9b7f8607c227493b71f463aa87e39ad6" name="a9b7f8607c227493b71f463aa87e39ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b7f8607c227493b71f463aa87e39ad6">&#9670;&#160;</a></span>SUPC_WUMR_LPDBC_7_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_7_RTCOUT&#160;&#160;&#160;(0x6u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 7 RTCOUTx clock periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00140">140</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aa7663a2721181c2291e516cd830684d1" name="aa7663a2721181c2291e516cd830684d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7663a2721181c2291e516cd830684d1">&#9670;&#160;</a></span>SUPC_WUMR_LPDBC_8_RTCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_8_RTCOUT&#160;&#160;&#160;(0x7u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUP0/1 in active state for at least 8 RTCOUTx clock periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00141">141</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a9b9fb376ca8c42f6757fc259f1de9f4c" name="a9b9fb376ca8c42f6757fc259f1de9f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b9fb376ca8c42f6757fc259f1de9f4c">&#9670;&#160;</a></span>SUPC_WUMR_LPDBC_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_DISABLE&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Disable the low-power debouncers. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00134">134</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aca344d1a4a50f5bc88749709a4a37031" name="aca344d1a4a50f5bc88749709a4a37031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca344d1a4a50f5bc88749709a4a37031">&#9670;&#160;</a></span>SUPC_WUMR_LPDBC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2supc_8h.html#aef533e94e4383901f5905ea5ea1083b8">SUPC_WUMR_LPDBC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Low-power Debouncer Period </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00132">132</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aef533e94e4383901f5905ea5ea1083b8" name="aef533e94e4383901f5905ea5ea1083b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef533e94e4383901f5905ea5ea1083b8">&#9670;&#160;</a></span>SUPC_WUMR_LPDBC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBC_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00131">131</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aa8d53e47f942e008e2c5a4bceff1cffc" name="aa8d53e47f942e008e2c5a4bceff1cffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d53e47f942e008e2c5a4bceff1cffc">&#9670;&#160;</a></span>SUPC_WUMR_LPDBCCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCCLR&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Low-power Debouncer Clear </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00119">119</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a35d89e22b49125d3de8f9427ff1e7b83" name="a35d89e22b49125d3de8f9427ff1e7b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d89e22b49125d3de8f9427ff1e7b83">&#9670;&#160;</a></span>SUPC_WUMR_LPDBCCLR_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCCLR_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) A low-power debounce event on WKUP0 or WKUP1 generates an immediate clear on the first half of GPBR registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00121">121</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a70ef22821efc2e49e286560bd610aa05" name="a70ef22821efc2e49e286560bd610aa05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ef22821efc2e49e286560bd610aa05">&#9670;&#160;</a></span>SUPC_WUMR_LPDBCCLR_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCCLR_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) A low-power debounce event does not create an immediate clear on the first half of GPBR registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00120">120</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ac00bbb63516ef5fcaf26993743289fc5" name="ac00bbb63516ef5fcaf26993743289fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00bbb63516ef5fcaf26993743289fc5">&#9670;&#160;</a></span>SUPC_WUMR_LPDBCEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCEN0&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Low-power Debouncer Enable WKUP0 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00113">113</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="af0b0f43302c61f2f784bdcfa08c74230" name="af0b0f43302c61f2f784bdcfa08c74230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b0f43302c61f2f784bdcfa08c74230">&#9670;&#160;</a></span>SUPC_WUMR_LPDBCEN0_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCEN0_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The WKUP0 input pin is connected to the low-power debouncer and forces a system wake-up. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00115">115</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a3f8baf62cef771c3b65b1f844cd65e53" name="a3f8baf62cef771c3b65b1f844cd65e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f8baf62cef771c3b65b1f844cd65e53">&#9670;&#160;</a></span>SUPC_WUMR_LPDBCEN0_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCEN0_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The WKUP0 input pin is not connected to the low-power debouncer. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00114">114</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a5b8afe831e016423c0f39074a0798ab6" name="a5b8afe831e016423c0f39074a0798ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b8afe831e016423c0f39074a0798ab6">&#9670;&#160;</a></span>SUPC_WUMR_LPDBCEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCEN1&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Low-power Debouncer Enable WKUP1 </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00116">116</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a642bcab184e69eb97b01e23e98ad4466" name="a642bcab184e69eb97b01e23e98ad4466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a642bcab184e69eb97b01e23e98ad4466">&#9670;&#160;</a></span>SUPC_WUMR_LPDBCEN1_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCEN1_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The WKUP1 input pin is connected to the low-power debouncer and forces a system wake-up. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00118">118</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a6d02682496ad9f69b14a7acffc6944cc" name="a6d02682496ad9f69b14a7acffc6944cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d02682496ad9f69b14a7acffc6944cc">&#9670;&#160;</a></span>SUPC_WUMR_LPDBCEN1_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_LPDBCEN1_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The WKUP1 input pin is not connected to the low-power debouncer. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00117">117</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a2724a30af5f28bebc44ac059eeef14c7" name="a2724a30af5f28bebc44ac059eeef14c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2724a30af5f28bebc44ac059eeef14c7">&#9670;&#160;</a></span>SUPC_WUMR_RTCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTCEN&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Real-time Clock Wake-up Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00110">110</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a2348bcbaaa99cd83a4be737fcc00a9b8" name="a2348bcbaaa99cd83a4be737fcc00a9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2348bcbaaa99cd83a4be737fcc00a9b8">&#9670;&#160;</a></span>SUPC_WUMR_RTCEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTCEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The RTC alarm signal forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00112">112</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a764b45374cb2472a59ece1e5f7d6fbe3" name="a764b45374cb2472a59ece1e5f7d6fbe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a764b45374cb2472a59ece1e5f7d6fbe3">&#9670;&#160;</a></span>SUPC_WUMR_RTCEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTCEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The RTC alarm signal has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00111">111</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a07eb80cbf34ca0e828379ba008caba92" name="a07eb80cbf34ca0e828379ba008caba92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07eb80cbf34ca0e828379ba008caba92">&#9670;&#160;</a></span>SUPC_WUMR_RTTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTTEN&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Real-time Timer Wake-up Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00107">107</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ab0c079da9deeffb4abb01b3eb9eb1901" name="ab0c079da9deeffb4abb01b3eb9eb1901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c079da9deeffb4abb01b3eb9eb1901">&#9670;&#160;</a></span>SUPC_WUMR_RTTEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTTEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The RTT alarm signal forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00109">109</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aaacf321d99e7498e4757a9fe2297c143" name="aaacf321d99e7498e4757a9fe2297c143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaacf321d99e7498e4757a9fe2297c143">&#9670;&#160;</a></span>SUPC_WUMR_RTTEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_RTTEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The RTT alarm signal has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00108">108</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a3672dcfd2531a33d0a7dc6388e662f34" name="a3672dcfd2531a33d0a7dc6388e662f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3672dcfd2531a33d0a7dc6388e662f34">&#9670;&#160;</a></span>SUPC_WUMR_SMEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_SMEN&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Supply Monitor Wake-up Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00104">104</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a764721eab8574029a45eadd6a6991f0e" name="a764721eab8574029a45eadd6a6991f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a764721eab8574029a45eadd6a6991f0e">&#9670;&#160;</a></span>SUPC_WUMR_SMEN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_SMEN_ENABLE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The supply monitor detection forces the wake-up of the core power supply. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00106">106</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a9cab8565015e65dd347006f06f086666" name="a9cab8565015e65dd347006f06f086666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cab8565015e65dd347006f06f086666">&#9670;&#160;</a></span>SUPC_WUMR_SMEN_NOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_SMEN_NOT_ENABLE&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) The supply monitor detection has no wake-up effect. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00105">105</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a98a3a06a7b796be7b3a5e423bf31fd6a" name="a98a3a06a7b796be7b3a5e423bf31fd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98a3a06a7b796be7b3a5e423bf31fd6a">&#9670;&#160;</a></span>SUPC_WUMR_WKUPDBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2supc_8h.html#a37cb073c1203b1d56cc5fc5dab1cd396">SUPC_WUMR_WKUPDBC_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2supc_8h.html#aceabb49fe84f12c2248951c72a2c89e1">SUPC_WUMR_WKUPDBC_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00124">124</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a5c96582442d0816b66ed8e5a2948c2fb" name="a5c96582442d0816b66ed8e5a2948c2fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c96582442d0816b66ed8e5a2948c2fb">&#9670;&#160;</a></span>SUPC_WUMR_WKUPDBC_32768_SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_32768_SLCK&#160;&#160;&#160;(0x5u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 32,768 SLCK periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00130">130</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="ae80c293b174b5b089a7c56db2ed3a195" name="ae80c293b174b5b089a7c56db2ed3a195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae80c293b174b5b089a7c56db2ed3a195">&#9670;&#160;</a></span>SUPC_WUMR_WKUPDBC_32_SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_32_SLCK&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 32 SLCK periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00127">127</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a77d94f37eb705a0f1ad6d666d405d40c" name="a77d94f37eb705a0f1ad6d666d405d40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d94f37eb705a0f1ad6d666d405d40c">&#9670;&#160;</a></span>SUPC_WUMR_WKUPDBC_3_SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_3_SLCK&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 3 SLCK periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00126">126</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="abcfc5be3d23b981634e0deca66765784" name="abcfc5be3d23b981634e0deca66765784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcfc5be3d23b981634e0deca66765784">&#9670;&#160;</a></span>SUPC_WUMR_WKUPDBC_4096_SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_4096_SLCK&#160;&#160;&#160;(0x4u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 4,096 SLCK periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00129">129</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a8e906e04f13707d39f1feffe92db4a81" name="a8e906e04f13707d39f1feffe92db4a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e906e04f13707d39f1feffe92db4a81">&#9670;&#160;</a></span>SUPC_WUMR_WKUPDBC_512_SLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_512_SLCK&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) WKUPx shall be in its active state for at least 512 SLCK periods </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00128">128</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a84237507d9727d36dbe0f2edab302100" name="a84237507d9727d36dbe0f2edab302100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84237507d9727d36dbe0f2edab302100">&#9670;&#160;</a></span>SUPC_WUMR_WKUPDBC_IMMEDIATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_IMMEDIATE&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Immediate, no debouncing, detected active at least on one Slow Clock edge. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00125">125</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a37cb073c1203b1d56cc5fc5dab1cd396" name="a37cb073c1203b1d56cc5fc5dab1cd396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37cb073c1203b1d56cc5fc5dab1cd396">&#9670;&#160;</a></span>SUPC_WUMR_WKUPDBC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2supc_8h.html#aceabb49fe84f12c2248951c72a2c89e1">SUPC_WUMR_WKUPDBC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SUPC_WUMR) Wake-up Inputs Debouncer Period </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00123">123</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="aceabb49fe84f12c2248951c72a2c89e1" name="aceabb49fe84f12c2248951c72a2c89e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceabb49fe84f12c2248951c72a2c89e1">&#9670;&#160;</a></span>SUPC_WUMR_WKUPDBC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPC_WUMR_WKUPDBC_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00122">122</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a1237f679e239fedcc2e359faf8a463c0" name="a1237f679e239fedcc2e359faf8a463c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1237f679e239fedcc2e359faf8a463c0">&#9670;&#160;</a></span>SYSC_VERSION_MFN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_VERSION_MFN_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2supc_8h.html#add04e6820c9d03f6f41c5e4594ff1795">SYSC_VERSION_MFN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SYSC_VERSION) Metal Fix Number </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00301">301</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="add04e6820c9d03f6f41c5e4594ff1795" name="add04e6820c9d03f6f41c5e4594ff1795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add04e6820c9d03f6f41c5e4594ff1795">&#9670;&#160;</a></span>SYSC_VERSION_MFN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_VERSION_MFN_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00300">300</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a02d03dc1bd41c91251461ba4af7d6106" name="a02d03dc1bd41c91251461ba4af7d6106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02d03dc1bd41c91251461ba4af7d6106">&#9670;&#160;</a></span>SYSC_VERSION_VERSION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_VERSION_VERSION_Msk&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="component_2supc_8h.html#a62b3e64db991689be4e19e40e542b08c">SYSC_VERSION_VERSION_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SYSC_VERSION) Version of the Hardware Module </p>

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00299">299</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
<a id="a62b3e64db991689be4e19e40e542b08c" name="a62b3e64db991689be4e19e40e542b08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62b3e64db991689be4e19e40e542b08c">&#9670;&#160;</a></span>SYSC_VERSION_VERSION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSC_VERSION_VERSION_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2supc_8h_source.html#l00298">298</a> of file <a class="el" href="component_2supc_8h_source.html">component/supc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
