make[1]: Entering directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
vsim -c -coverage   -sv_seed 15 +UVM_TESTNAME=mem_test +UVM_VERBOSITY=UVM_MEDIUM -permit_unmatched_virtual_intf +notimingchecks -suppress 8887 -solvefaildebug -solvefailtestcase    -uvmcontrol=none  -printsimstats     -do " coverage save -onexit mem_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;"  optimized_batch_top_tb  
Reading pref.tcl

# 2023.2_2

# vsim -c -coverage -sv_seed 15 "+UVM_TESTNAME=mem_test" "+UVM_VERBOSITY=UVM_MEDIUM" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -solvefaildebug -solvefailtestcase -uvmcontrol=none -printsimstats -do " coverage save -onexit mem_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;" optimized_batch_top_tb 
# Start time: 06:07:24 on Dec 06,2023
# //  Questa Sim
# //  Version 2023.2_2 linux Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.imem_driver_bfm(fast)
# Loading work.imem_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.imem_pkg_hdl(fast)
# Loading work.fetch_in_driver_bfm(fast)
# Loading work.fetch_in_monitor_bfm(fast)
# Loading work.fetch_out_driver_bfm(fast)
# Loading work.fetch_out_monitor_bfm(fast)
# Loading work.decode_in_driver_bfm(fast)
# Loading work.decode_in_monitor_bfm(fast)
# Loading work.decode_out_driver_bfm(fast)
# Loading work.decode_out_monitor_bfm(fast)
# Loading work.execute_in_driver_bfm(fast)
# Loading work.execute_in_monitor_bfm(fast)
# Loading work.execute_out_driver_bfm(fast)
# Loading work.execute_out_monitor_bfm(fast)
# Loading work.writeback_in_driver_bfm(fast)
# Loading work.writeback_in_monitor_bfm(fast)
# Loading work.writeback_out_driver_bfm(fast)
# Loading work.writeback_out_monitor_bfm(fast)
# Loading work.memaccess_in_driver_bfm(fast)
# Loading work.memaccess_in_monitor_bfm(fast)
# Loading work.memaccess_out_driver_bfm(fast)
# Loading work.memaccess_out_monitor_bfm(fast)
# Loading work.control_in_driver_bfm(fast)
# Loading work.control_in_monitor_bfm(fast)
# Loading work.control_out_driver_bfm(fast)
# Loading work.control_out_monitor_bfm(fast)
# Loading work.dmem_driver_bfm(fast)
# Loading work.dmem_monitor_bfm(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.imem_pkg(fast)
# Loading work.dmem_pkg_hdl(fast)
# Loading work.dmem_pkg(fast)
# Loading work.control_out_pkg_hdl(fast)
# Loading work.control_out_pkg(fast)
# Loading work.control_in_pkg_hdl(fast)
# Loading work.control_in_pkg(fast)
# Loading work.lc3_prediction_pkg(fast)
# Loading work.control_env_pkg(fast)
# Loading work.writeback_out_pkg_hdl(fast)
# Loading work.writeback_out_pkg(fast)
# Loading work.writeback_in_pkg_hdl(fast)
# Loading work.writeback_in_pkg(fast)
# Loading work.writeback_env_pkg(fast)
# Loading work.memaccess_out_pkg_hdl(fast)
# Loading work.memaccess_out_pkg(fast)
# Loading work.memaccess_in_pkg_hdl(fast)
# Loading work.memaccess_in_pkg(fast)
# Loading work.memaccess_env_pkg(fast)
# Loading work.execute_out_pkg_hdl(fast)
# Loading work.execute_out_pkg(fast)
# Loading work.execute_in_pkg_hdl(fast)
# Loading work.execute_in_pkg(fast)
# Loading work.execute_env_pkg(fast)
# Loading work.decode_out_pkg_hdl(fast)
# Loading work.decode_out_pkg(fast)
# Loading work.decode_in_pkg_hdl(fast)
# Loading work.decode_in_pkg(fast)
# Loading work.decode_env_pkg(fast)
# Loading work.fetch_out_pkg_hdl(fast)
# Loading work.fetch_out_pkg(fast)
# Loading work.fetch_in_pkg_hdl(fast)
# Loading work.fetch_in_pkg(fast)
# Loading work.fetch_env_pkg(fast)
# Loading work.lc3_env_pkg(fast)
# Loading work.lc3_parameters_pkg(fast)
# Loading work.lc3_sequences_pkg(fast)
# Loading work.lc3_test_pkg(fast)
# Loading work.hvl_top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.fetch_in_if_sv_unit(fast)
# Loading work.fetch_in_if(fast__1)
# Loading work.fetch_out_if_sv_unit(fast)
# Loading work.fetch_out_if(fast__1)
# Loading work.decode_in_if_sv_unit(fast)
# Loading work.decode_in_if(fast__1)
# Loading work.decode_out_if_sv_unit(fast)
# Loading work.decode_out_if(fast__1)
# Loading work.execute_in_if_sv_unit(fast)
# Loading work.execute_in_if(fast__1)
# Loading work.execute_out_if_sv_unit(fast)
# Loading work.execute_out_if(fast__1)
# Loading work.writeback_in_if_sv_unit(fast)
# Loading work.writeback_in_if(fast__1)
# Loading work.writeback_out_if_sv_unit(fast)
# Loading work.writeback_out_if(fast__1)
# Loading work.memaccess_in_if_sv_unit(fast)
# Loading work.memaccess_in_if(fast__1)
# Loading work.memaccess_out_if_sv_unit(fast)
# Loading work.memaccess_out_if(fast__1)
# Loading work.control_in_if_sv_unit(fast)
# Loading work.control_in_if(fast__1)
# Loading work.control_out_if_sv_unit(fast)
# Loading work.control_out_if(fast__1)
# Loading work.imem_if_sv_unit(fast)
# Loading work.imem_if(fast__1)
# Loading work.dmem_if_sv_unit(fast)
# Loading work.dmem_if(fast__1)
# Loading work.fetch_in_monitor_bfm_sv_unit(fast)
# Loading work.fetch_in_monitor_bfm(fast__1)
# Loading work.fetch_out_monitor_bfm_sv_unit(fast)
# Loading work.fetch_out_monitor_bfm(fast__1)
# Loading work.decode_in_monitor_bfm_sv_unit(fast)
# Loading work.decode_in_monitor_bfm(fast__1)
# Loading work.decode_out_monitor_bfm_sv_unit(fast)
# Loading work.decode_out_monitor_bfm(fast__1)
# Loading work.execute_in_monitor_bfm_sv_unit(fast)
# Loading work.execute_in_monitor_bfm(fast__1)
# Loading work.execute_out_monitor_bfm_sv_unit(fast)
# Loading work.execute_out_monitor_bfm(fast__1)
# Loading work.writeback_in_monitor_bfm_sv_unit(fast)
# Loading work.writeback_in_monitor_bfm(fast__1)
# Loading work.writeback_out_monitor_bfm_sv_unit(fast)
# Loading work.writeback_out_monitor_bfm(fast__1)
# Loading work.memaccess_in_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_in_monitor_bfm(fast__1)
# Loading work.memaccess_out_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_out_monitor_bfm(fast__1)
# Loading work.control_in_monitor_bfm_sv_unit(fast)
# Loading work.control_in_monitor_bfm(fast__1)
# Loading work.control_out_monitor_bfm_sv_unit(fast)
# Loading work.control_out_monitor_bfm(fast__1)
# Loading work.imem_monitor_bfm_sv_unit(fast)
# Loading work.imem_monitor_bfm(fast__1)
# Loading work.dmem_monitor_bfm_sv_unit(fast)
# Loading work.dmem_monitor_bfm(fast__1)
# Loading work.imem_driver_bfm_sv_unit(fast)
# Loading work.imem_driver_bfm(fast__1)
# Loading work.dmem_driver_bfm_sv_unit(fast)
# Loading work.dmem_driver_bfm(fast__1)
# Loading work.LC3(fast)
# Loading /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/uvm-1.1d/linux/uvm_dpi.so
#  coverage save -onexit mem_test.ucdb
#  set IterationLimit 140000
# 140000
#  set NoQuitOnFinish 1
# 1
#    run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2023.3
# //  (C) 2013-2023 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init()
# Entered into hvl top
# UVM_INFO @ 0: reporter [RNTST] Running test mem_test...
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.control_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] end_of_test_empty_check has been turned off
# UVM_WARNING @ 0: uvm_test_top.environment.fetch_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.imem_resp.imem_resp_coverage [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that transaction variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.writeback_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_INFO @ 0: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] bfm.start_monitoring() 
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x0 ACTUAL: npc:0x0000 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 20: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x0 
# UVM_INFO @ 30: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 40: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3002 pc:0x3001 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3003 pc:0x3002 instrmem_rd:0x1 ACTUAL: npc:0x3002 pc:0x3001 instrmem_rd:0x1 
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x0 pcoffset9:0x000 instruction:0x2000 npc_in:0x3002 
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x1 ACTUAL: npc:0x3003 pc:0x3002 instrmem_rd:0x1 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x1 pcoffset9:0x000 instruction:0x2200 npc_in:0x3003 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x1 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x2 pcoffset9:0x000 instruction:0x2400 npc_in:0x3004 
# UVM_INFO @ 140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x0 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 
# UVM_INFO @ 150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x1 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x3 pcoffset9:0x000 instruction:0x2600 npc_in:0x3005 
# UVM_INFO @ 160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x0 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 
# UVM_INFO @ 170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x1 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x4 pcoffset9:0x000 instruction:0x2800 npc_in:0x3006 
# UVM_INFO @ 180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x0 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 
# UVM_INFO @ 190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x1 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x5 pcoffset9:0x000 instruction:0x2a00 npc_in:0x3007 
# UVM_INFO @ 200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x0 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 
# UVM_INFO @ 210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x1 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x6 pcoffset9:0x000 instruction:0x2c00 npc_in:0x3008 
# UVM_INFO @ 220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x0 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 
# UVM_INFO @ 230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x1 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x7 pcoffset9:0x000 instruction:0x2e00 npc_in:0x3009 
# UVM_INFO @ 240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x0 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 
# UVM_INFO @ 250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x1 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x4 baser:0x2 pcoffset6:0x3a instruction:0x78ba npc_in:0x300a 
# UVM_INFO @ 260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x0 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x1 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x78ba 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x78ba ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x78ba 
# UVM_INFO @ 270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 
# UVM_INFO @ 270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x1 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x18b instruction:0xbf8b npc_in:0x300b 
# UVM_INFO @ 280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x0 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x1 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300b ir_var:0xbf8b 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300b ir_var:0xbf8b ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300b ir_var:0xbf8b 
# UVM_INFO @ 290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffa M_Data:0x0000 IR_Exec:0x78ba pcout:0xfffa ACTUAL: sr1:0x2 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffa M_Data:0x0000 IR_Exec:0x78ba pcout:0xfffa 
# UVM_INFO @ 290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffa dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0xfffa dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x1 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x4 pcoffset6:0x24 instruction:0x6524 npc_in:0x300c 
# UVM_INFO @ 300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x0 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x1 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300c ir_var:0x6524 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300c ir_var:0x6524 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x300c ir_var:0x6524 
# UVM_INFO @ 310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f95 M_Data:0x0000 IR_Exec:0xbf8b pcout:0x2f95 ACTUAL: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f95 M_Data:0x0000 IR_Exec:0xbf8b pcout:0x2f95 
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f95 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f95 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x0 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x0 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d instrmem_rd:0x1 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x1b7 instruction:0xe9b7 npc_in:0x300d 
# UVM_INFO @ 340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d instrmem_rd:0x0 ACTUAL: npc:0x300e pc:0x300d instrmem_rd:0x1 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300d ir_var:0xe9b7 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300d ir_var:0xe9b7 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300d ir_var:0xe9b7 
# UVM_INFO @ 350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe4 M_Data:0x0000 IR_Exec:0x6524 pcout:0xffe4 ACTUAL: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe4 M_Data:0x0000 IR_Exec:0x6524 pcout:0xffe4 
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x1 ACTUAL: npc:0x300e pc:0x300d instrmem_rd:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x040 instruction:0xe240 npc_in:0x300e 
# UVM_INFO @ 360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f instrmem_rd:0x1 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x1 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x2 pcoffset9:0x13d instruction:0x353d npc_in:0x300f 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300e ir_var:0xe240 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300e ir_var:0xe240 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300e ir_var:0xe240 
# UVM_INFO @ 370: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc3 M_Data:0x0000 IR_Exec:0xe9b7 pcout:0x2fc3 ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc3 M_Data:0x0000 IR_Exec:0xe9b7 pcout:0x2fc3 
# UVM_INFO @ 370: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 instrmem_rd:0x1 ACTUAL: npc:0x3010 pc:0x300f instrmem_rd:0x1 
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x6 baser:0x3 pcoffset6:0x1e instruction:0x7cde npc_in:0x3010 
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300f ir_var:0x353d 
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300f ir_var:0x353d ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300f ir_var:0x353d 
# UVM_INFO @ 380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304d M_Data:0x0000 IR_Exec:0xe240 pcout:0x304d ACTUAL: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304d M_Data:0x0000 IR_Exec:0xe240 pcout:0x304d 
# UVM_INFO @ 380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 380: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 instrmem_rd:0x0 ACTUAL: npc:0x3011 pc:0x3010 instrmem_rd:0x1 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0x7cde 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0x7cde ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0x7cde 
# UVM_INFO @ 390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f4b M_Data:0x0000 IR_Exec:0x353d pcout:0x2f4b ACTUAL: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f4b M_Data:0x0000 IR_Exec:0x353d pcout:0x2f4b 
# UVM_INFO @ 390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fc3 VSR2:0xffe4 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fc3 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f4b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x2f4b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 instrmem_rd:0x1 ACTUAL: npc:0x3011 pc:0x3010 instrmem_rd:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x5 baser:0x4 pcoffset6:0x2e instruction:0x7b2e npc_in:0x3011 
# UVM_INFO @ 400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 instrmem_rd:0x0 ACTUAL: npc:0x3012 pc:0x3011 instrmem_rd:0x1 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0x7b2e 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0x7b2e ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0x7b2e 
# UVM_INFO @ 410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x001e M_Data:0x0000 IR_Exec:0x7cde pcout:0x001e ACTUAL: sr1:0x3 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x001e M_Data:0x0000 IR_Exec:0x7cde pcout:0x001e 
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x001e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x1 ACTUAL: npc:0x3012 pc:0x3011 instrmem_rd:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x079 instruction:0xee79 npc_in:0x3012 
# UVM_INFO @ 420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x0 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x1 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0xee79 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0xee79 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0xee79 
# UVM_INFO @ 430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb1 M_Data:0x0000 IR_Exec:0x7b2e pcout:0x2fb1 ACTUAL: sr1:0x4 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb1 M_Data:0x0000 IR_Exec:0x7b2e pcout:0x2fb1 
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x2fb1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3014 pc:0x3013 instrmem_rd:0x1 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x2 pcoffset9:0x040 instruction:0xa440 npc_in:0x3013 
# UVM_INFO @ 440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x1 ACTUAL: npc:0x3014 pc:0x3013 instrmem_rd:0x1 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x1d3 instruction:0xbfd3 npc_in:0x3014 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3013 ir_var:0xa440 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3013 ir_var:0xa440 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3013 ir_var:0xa440 
# UVM_INFO @ 450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308a M_Data:0x0000 IR_Exec:0xee79 pcout:0x308a ACTUAL: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308a M_Data:0x0000 IR_Exec:0xee79 pcout:0x308a 
# UVM_INFO @ 450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x0 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x1 
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3014 ir_var:0xbfd3 
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3014 ir_var:0xbfd3 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3014 ir_var:0xbfd3 
# UVM_INFO @ 460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x3052 M_Data:0x0000 IR_Exec:0xa440 pcout:0x3052 ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x3052 M_Data:0x0000 IR_Exec:0xa440 pcout:0x3052 
# UVM_INFO @ 460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x304d VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x304d VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3052 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3052 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x0 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3052 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3052 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x0 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x0 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x0 
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x1 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x2 pcoffset9:0x1c2 instruction:0x35c2 npc_in:0x3015 
# UVM_INFO @ 500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x0 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x1 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0x35c2 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0x35c2 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0x35c2 
# UVM_INFO @ 510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fe6 M_Data:0x308a IR_Exec:0xbfd3 pcout:0x2fe6 ACTUAL: sr1:0x7 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fe6 M_Data:0x308a IR_Exec:0xbfd3 pcout:0x2fe6 
# UVM_INFO @ 510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x308a VSR2:0x308a enable_writeback_status:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fe6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fe6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x0 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x308a mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x308a mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x0 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x308a mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x308a mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x1 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x7 pcoffset6:0x3e instruction:0x6ffe npc_in:0x3016 
# UVM_INFO @ 540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x0 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x1 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0x6ffe 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0x6ffe ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0x6ffe 
# UVM_INFO @ 550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fd6 M_Data:0x0000 IR_Exec:0x35c2 pcout:0x2fd6 ACTUAL: sr1:0x7 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fd6 M_Data:0x0000 IR_Exec:0x35c2 pcout:0x2fd6 
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fd6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x2fd6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 instrmem_rd:0x1 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x2 pcoffset9:0x056 instruction:0x2456 npc_in:0x3017 
# UVM_INFO @ 560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 instrmem_rd:0x0 ACTUAL: npc:0x3018 pc:0x3017 instrmem_rd:0x1 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0x2456 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0x2456 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0x2456 
# UVM_INFO @ 570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3088 M_Data:0x0000 IR_Exec:0x6ffe pcout:0x3088 ACTUAL: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3088 M_Data:0x0000 IR_Exec:0x6ffe pcout:0x3088 
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3088 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3088 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x1 ACTUAL: npc:0x3018 pc:0x3017 instrmem_rd:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0e0 instruction:0xeae0 npc_in:0x3018 
# UVM_INFO @ 580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x0 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x1 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0xeae0 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0xeae0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0xeae0 
# UVM_INFO @ 590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x306c M_Data:0x0000 IR_Exec:0x2456 pcout:0x306c ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x306c M_Data:0x0000 IR_Exec:0x2456 pcout:0x306c 
# UVM_INFO @ 590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x304d VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x304d VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x306c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x306c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301a pc:0x3019 instrmem_rd:0x1 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x7 pcoffset6:0x3b instruction:0x6dfb npc_in:0x3019 
# UVM_INFO @ 600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x1 ACTUAL: npc:0x301a pc:0x3019 instrmem_rd:0x1 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x6 pcoffset9:0x0b3 instruction:0x3cb3 npc_in:0x301a 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0x6dfb 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0x6dfb ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0x6dfb 
# UVM_INFO @ 610: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30f7 M_Data:0x0000 IR_Exec:0xeae0 pcout:0x30f7 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30f7 M_Data:0x0000 IR_Exec:0xeae0 pcout:0x30f7 
# UVM_INFO @ 610: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x0 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x1 
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301a ir_var:0x3cb3 
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301a ir_var:0x3cb3 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301a ir_var:0x3cb3 
# UVM_INFO @ 620: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffb M_Data:0x0000 IR_Exec:0x6dfb pcout:0xfffb ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffb M_Data:0x0000 IR_Exec:0x6dfb pcout:0xfffb 
# UVM_INFO @ 620: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x0 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b instrmem_rd:0x1 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x1 baser:0x2 pcoffset6:0x36 instruction:0x72b6 npc_in:0x301b 
# UVM_INFO @ 640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b instrmem_rd:0x0 ACTUAL: npc:0x301c pc:0x301b instrmem_rd:0x1 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301b ir_var:0x72b6 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301b ir_var:0x72b6 ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301b ir_var:0x72b6 
# UVM_INFO @ 650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x30cc M_Data:0x0000 IR_Exec:0x3cb3 pcout:0x30cc ACTUAL: sr1:0x2 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x30cc M_Data:0x0000 IR_Exec:0x3cb3 pcout:0x30cc 
# UVM_INFO @ 650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x306c VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30cc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x30cc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c instrmem_rd:0x1 ACTUAL: npc:0x301c pc:0x301b instrmem_rd:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x6 baser:0x0 pcoffset6:0x01 instruction:0x7c01 npc_in:0x301c 
# UVM_INFO @ 660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c instrmem_rd:0x0 ACTUAL: npc:0x301d pc:0x301c instrmem_rd:0x1 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301c ir_var:0x7c01 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301c ir_var:0x7c01 ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301c ir_var:0x7c01 
# UVM_INFO @ 670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff6 M_Data:0x304d IR_Exec:0x72b6 pcout:0xfff6 ACTUAL: sr1:0x2 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff6 M_Data:0x304d IR_Exec:0x72b6 pcout:0xfff6 
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff6 dmem_din:0x304d mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0xfff6 dmem_din:0x304d mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301e pc:0x301d instrmem_rd:0x1 ACTUAL: npc:0x301d pc:0x301c instrmem_rd:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x6 pcoffset6:0x17 instruction:0x6b97 npc_in:0x301d 
# UVM_INFO @ 680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301e pc:0x301d instrmem_rd:0x0 ACTUAL: npc:0x301e pc:0x301d instrmem_rd:0x1 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301d ir_var:0x6b97 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301d ir_var:0x6b97 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301d ir_var:0x6b97 
# UVM_INFO @ 690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0001 M_Data:0x0000 IR_Exec:0x7c01 pcout:0x0001 ACTUAL: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0001 M_Data:0x0000 IR_Exec:0x7c01 pcout:0x0001 
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301f pc:0x301e instrmem_rd:0x1 ACTUAL: npc:0x301e pc:0x301d instrmem_rd:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x3 pcoffset9:0x066 instruction:0xb666 npc_in:0x301e 
# UVM_INFO @ 700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301f pc:0x301e instrmem_rd:0x0 ACTUAL: npc:0x301f pc:0x301e instrmem_rd:0x1 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301e ir_var:0xb666 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301e ir_var:0xb666 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301e ir_var:0xb666 
# UVM_INFO @ 710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0017 M_Data:0x0000 IR_Exec:0x6b97 pcout:0x0017 ACTUAL: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0017 M_Data:0x0000 IR_Exec:0x6b97 pcout:0x0017 
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0017 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0017 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x1 ACTUAL: npc:0x301f pc:0x301e instrmem_rd:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x6 pcoffset9:0x1d6 instruction:0x2dd6 npc_in:0x301f 
# UVM_INFO @ 720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x0 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x1 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301f ir_var:0x2dd6 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301f ir_var:0x2dd6 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x301f ir_var:0x2dd6 
# UVM_INFO @ 730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3083 M_Data:0x0000 IR_Exec:0xb666 pcout:0x3083 ACTUAL: sr1:0x1 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3083 M_Data:0x0000 IR_Exec:0xb666 pcout:0x3083 
# UVM_INFO @ 730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x304d VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x304d VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3083 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3083 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x0 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x0 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3021 pc:0x3020 instrmem_rd:0x1 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x1a9 instruction:0xe7a9 npc_in:0x3020 
# UVM_INFO @ 760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3021 pc:0x3020 instrmem_rd:0x0 ACTUAL: npc:0x3021 pc:0x3020 instrmem_rd:0x1 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0xe7a9 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0xe7a9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0xe7a9 
# UVM_INFO @ 770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff4 M_Data:0x0000 IR_Exec:0x2dd6 pcout:0x2ff4 ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff4 M_Data:0x0000 IR_Exec:0x2dd6 pcout:0x2ff4 
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2ff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2ff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3022 pc:0x3021 instrmem_rd:0x1 ACTUAL: npc:0x3021 pc:0x3020 instrmem_rd:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x4 pcoffset6:0x3f instruction:0x613f npc_in:0x3021 
# UVM_INFO @ 780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x1 ACTUAL: npc:0x3022 pc:0x3021 instrmem_rd:0x1 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x0ea instruction:0xb4ea npc_in:0x3022 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0x613f 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0x613f ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0x613f 
# UVM_INFO @ 790: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc8 M_Data:0x0000 IR_Exec:0xe7a9 pcout:0x2fc8 ACTUAL: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc8 M_Data:0x0000 IR_Exec:0xe7a9 pcout:0x2fc8 
# UVM_INFO @ 790: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xfffb VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x0 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x1 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3022 ir_var:0xb4ea 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3022 ir_var:0xb4ea ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3022 ir_var:0xb4ea 
# UVM_INFO @ 800: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc2 M_Data:0x0000 IR_Exec:0x613f pcout:0x2fc2 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc2 M_Data:0x0000 IR_Exec:0x613f pcout:0x2fc2 
# UVM_INFO @ 800: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x2fc3 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fc3 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fc2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fc2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x0 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x0 
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fc2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fc2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x1 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x0 pcoffset6:0x16 instruction:0x6216 npc_in:0x3023 
# UVM_INFO @ 820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x0 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x1 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0x6216 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0x6216 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0x6216 
# UVM_INFO @ 830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x310b M_Data:0x0000 IR_Exec:0xb4ea pcout:0x310b ACTUAL: sr1:0x3 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x310b M_Data:0x0000 IR_Exec:0xb4ea pcout:0x310b 
# UVM_INFO @ 830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x306c enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x2fc8 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x310b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x310b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x0 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x0 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3025 pc:0x3024 instrmem_rd:0x1 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x6 pcoffset9:0x138 instruction:0x2d38 npc_in:0x3024 
# UVM_INFO @ 860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3025 pc:0x3024 instrmem_rd:0x0 ACTUAL: npc:0x3025 pc:0x3024 instrmem_rd:0x1 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0x2d38 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0x2d38 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0x2d38 
# UVM_INFO @ 870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6216 pcout:0x0016 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6216 pcout:0x0016 
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 instrmem_rd:0x1 ACTUAL: npc:0x3025 pc:0x3024 instrmem_rd:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x7 pcoffset9:0x11f instruction:0xaf1f npc_in:0x3025 
# UVM_INFO @ 880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 instrmem_rd:0x0 ACTUAL: npc:0x3026 pc:0x3025 instrmem_rd:0x1 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3025 ir_var:0xaf1f 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3025 ir_var:0xaf1f ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3025 ir_var:0xaf1f 
# UVM_INFO @ 890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f5b M_Data:0x0000 IR_Exec:0x2d38 pcout:0x2f5b ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f5b M_Data:0x0000 IR_Exec:0x2d38 pcout:0x2f5b 
# UVM_INFO @ 890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x2fc3 VSR2:0x2fc2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x2fc3 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f5b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f5b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x1 ACTUAL: npc:0x3026 pc:0x3025 instrmem_rd:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x1 pcoffset6:0x2c instruction:0x646c npc_in:0x3026 
# UVM_INFO @ 900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x0 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x1 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0x646c 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0x646c ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0x646c 
# UVM_INFO @ 910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f43 M_Data:0x0000 IR_Exec:0xaf1f pcout:0x2f43 ACTUAL: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f43 M_Data:0x0000 IR_Exec:0xaf1f pcout:0x2f43 
# UVM_INFO @ 910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x2fc3 VSR2:0x2fc2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x2fc3 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f43 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f43 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x0 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x0 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x0 
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 instrmem_rd:0x1 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x5 pcoffset9:0x163 instruction:0x2b63 npc_in:0x3027 
# UVM_INFO @ 940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 instrmem_rd:0x0 ACTUAL: npc:0x3028 pc:0x3027 instrmem_rd:0x1 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0x2b63 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0x2b63 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0x2b63 
# UVM_INFO @ 950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x646c pcout:0xffec ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffec M_Data:0x0000 IR_Exec:0x646c pcout:0xffec 
# UVM_INFO @ 950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x2fc2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x1 ACTUAL: npc:0x3028 pc:0x3027 instrmem_rd:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x18b instruction:0xe38b npc_in:0x3028 
# UVM_INFO @ 960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x0 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x1 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0xe38b 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0xe38b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0xe38b 
# UVM_INFO @ 970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f89 M_Data:0x0000 IR_Exec:0x2b63 pcout:0x2f89 ACTUAL: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f89 M_Data:0x0000 IR_Exec:0x2b63 pcout:0x2f89 
# UVM_INFO @ 970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0017 VSR2:0x2fc2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f89 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f89 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302a pc:0x3029 instrmem_rd:0x1 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x1 pcoffset9:0x0e9 instruction:0x22e9 npc_in:0x3029 
# UVM_INFO @ 980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a instrmem_rd:0x1 ACTUAL: npc:0x302a pc:0x3029 instrmem_rd:0x1 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x043 instruction:0xea43 npc_in:0x302a 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0x22e9 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0x22e9 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0x22e9 
# UVM_INFO @ 990: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb2 M_Data:0x0000 IR_Exec:0xe38b pcout:0x2fb2 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb2 M_Data:0x0000 IR_Exec:0xe38b pcout:0x2fb2 
# UVM_INFO @ 990: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x2fc2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a instrmem_rd:0x0 ACTUAL: npc:0x302b pc:0x302a instrmem_rd:0x1 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302a ir_var:0xea43 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302a ir_var:0xea43 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302a ir_var:0xea43 
# UVM_INFO @ 1000: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3111 M_Data:0x0000 IR_Exec:0x22e9 pcout:0x3111 ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3111 M_Data:0x0000 IR_Exec:0x22e9 pcout:0x3111 
# UVM_INFO @ 1000: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x2fc2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fc8 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3111 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3111 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a instrmem_rd:0x0 ACTUAL: npc:0x302b pc:0x302a instrmem_rd:0x0 
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3111 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3111 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302c pc:0x302b instrmem_rd:0x1 ACTUAL: npc:0x302b pc:0x302a instrmem_rd:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x00a instruction:0xbc0a npc_in:0x302b 
# UVM_INFO @ 1020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x1 ACTUAL: npc:0x302c pc:0x302b instrmem_rd:0x1 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x5 pcoffset6:0x2c instruction:0x6d6c npc_in:0x302c 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302b ir_var:0xbc0a 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302b ir_var:0xbc0a ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302b ir_var:0xbc0a 
# UVM_INFO @ 1030: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x306c M_Data:0x0000 IR_Exec:0xea43 pcout:0x306c ACTUAL: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x306c M_Data:0x0000 IR_Exec:0xea43 pcout:0x306c 
# UVM_INFO @ 1030: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x2fc2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x2fb2 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x0 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x1 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302c ir_var:0x6d6c 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302c ir_var:0x6d6c ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302c ir_var:0x6d6c 
# UVM_INFO @ 1040: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3034 M_Data:0x0000 IR_Exec:0xbc0a pcout:0x3034 ACTUAL: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3034 M_Data:0x0000 IR_Exec:0xbc0a pcout:0x3034 
# UVM_INFO @ 1040: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fc2 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3034 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3034 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x0 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x0 
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3034 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3034 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x0 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x0 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302e pc:0x302d instrmem_rd:0x1 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x4 pcoffset6:0x1e instruction:0x6f1e npc_in:0x302d 
# UVM_INFO @ 1080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302e pc:0x302d instrmem_rd:0x0 ACTUAL: npc:0x302e pc:0x302d instrmem_rd:0x1 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302d ir_var:0x6f1e 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302d ir_var:0x6f1e ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x302d ir_var:0x6f1e 
# UVM_INFO @ 1090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3058 M_Data:0x0000 IR_Exec:0x6d6c pcout:0x3058 ACTUAL: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3058 M_Data:0x0000 IR_Exec:0x6d6c pcout:0x3058 
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3058 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3058 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302f pc:0x302e instrmem_rd:0x1 ACTUAL: npc:0x302e pc:0x302d instrmem_rd:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x02c instruction:0xe62c npc_in:0x302e 
# UVM_INFO @ 1100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302f pc:0x302e instrmem_rd:0x0 ACTUAL: npc:0x302f pc:0x302e instrmem_rd:0x1 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302e ir_var:0xe62c 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302e ir_var:0xe62c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302e ir_var:0xe62c 
# UVM_INFO @ 1110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe1 M_Data:0x0000 IR_Exec:0x6f1e pcout:0x2fe1 ACTUAL: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe1 M_Data:0x0000 IR_Exec:0x6f1e pcout:0x2fe1 
# UVM_INFO @ 1110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x2fc3 VSR2:0x2fc2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x2fc3 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fe1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fe1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3030 pc:0x302f instrmem_rd:0x1 ACTUAL: npc:0x302f pc:0x302e instrmem_rd:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x1 pcoffset9:0x0e2 instruction:0xa2e2 npc_in:0x302f 
# UVM_INFO @ 1120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x1 ACTUAL: npc:0x3030 pc:0x302f instrmem_rd:0x1 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x0 pcoffset9:0x0da instruction:0x20da npc_in:0x3030 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x302f ir_var:0xa2e2 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x302f ir_var:0xa2e2 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x302f ir_var:0xa2e2 
# UVM_INFO @ 1130: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3059 M_Data:0x0000 IR_Exec:0xe62c pcout:0x3059 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3059 M_Data:0x0000 IR_Exec:0xe62c pcout:0x3059 
# UVM_INFO @ 1130: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fc2 VSR2:0x2fc2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x0 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x1 
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0x20da 
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0x20da ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0x20da 
# UVM_INFO @ 1140: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x3110 M_Data:0x0000 IR_Exec:0xa2e2 pcout:0x3110 ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x3110 M_Data:0x0000 IR_Exec:0xa2e2 pcout:0x3110 
# UVM_INFO @ 1140: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x2fc2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fc8 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3110 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3110 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x0 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3110 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3110 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x0 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x0 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x0 
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3032 pc:0x3031 instrmem_rd:0x1 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x3 pcoffset9:0x0c3 instruction:0xb6c3 npc_in:0x3031 
# UVM_INFO @ 1180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3032 pc:0x3031 instrmem_rd:0x0 ACTUAL: npc:0x3032 pc:0x3031 instrmem_rd:0x1 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3031 ir_var:0xb6c3 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3031 ir_var:0xb6c3 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3031 ir_var:0xb6c3 
# UVM_INFO @ 1190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3109 M_Data:0x0000 IR_Exec:0x20da pcout:0x3109 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3109 M_Data:0x0000 IR_Exec:0x20da pcout:0x3109 
# UVM_INFO @ 1190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x2fc2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x3059 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3109 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3109 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 instrmem_rd:0x1 ACTUAL: npc:0x3032 pc:0x3031 instrmem_rd:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x2 pcoffset6:0x0d instruction:0x6e8d npc_in:0x3032 
# UVM_INFO @ 1200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 instrmem_rd:0x0 ACTUAL: npc:0x3033 pc:0x3032 instrmem_rd:0x1 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0x6e8d 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0x6e8d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0x6e8d 
# UVM_INFO @ 1210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30f3 M_Data:0x3059 IR_Exec:0xb6c3 pcout:0x30f3 ACTUAL: sr1:0x3 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30f3 M_Data:0x3059 IR_Exec:0xb6c3 pcout:0x30f3 
# UVM_INFO @ 1210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x3059 VSR2:0x3059 enable_writeback_status:0x0 
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30f3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30f3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 instrmem_rd:0x0 ACTUAL: npc:0x3033 pc:0x3032 instrmem_rd:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x3059 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x3059 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 instrmem_rd:0x0 ACTUAL: npc:0x3033 pc:0x3032 instrmem_rd:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x3059 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x3059 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 instrmem_rd:0x1 ACTUAL: npc:0x3033 pc:0x3032 instrmem_rd:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x1ea instruction:0xbdea npc_in:0x3033 
# UVM_INFO @ 1240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 instrmem_rd:0x0 ACTUAL: npc:0x3034 pc:0x3033 instrmem_rd:0x1 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3033 ir_var:0xbdea 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3033 ir_var:0xbdea ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3033 ir_var:0xbdea 
# UVM_INFO @ 1250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000d M_Data:0x0000 IR_Exec:0x6e8d pcout:0x000d ACTUAL: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000d M_Data:0x0000 IR_Exec:0x6e8d pcout:0x000d 
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 instrmem_rd:0x1 ACTUAL: npc:0x3034 pc:0x3033 instrmem_rd:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x5 baser:0x3 pcoffset6:0x19 instruction:0x7ad9 npc_in:0x3034 
# UVM_INFO @ 1260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 instrmem_rd:0x0 ACTUAL: npc:0x3035 pc:0x3034 instrmem_rd:0x1 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0x7ad9 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0x7ad9 ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0x7ad9 
# UVM_INFO @ 1270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x301c M_Data:0x0000 IR_Exec:0xbdea pcout:0x301c ACTUAL: sr1:0x7 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x301c M_Data:0x0000 IR_Exec:0xbdea pcout:0x301c 
# UVM_INFO @ 1270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fe1 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x301c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x301c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 instrmem_rd:0x0 ACTUAL: npc:0x3035 pc:0x3034 instrmem_rd:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 instrmem_rd:0x0 ACTUAL: npc:0x3035 pc:0x3034 instrmem_rd:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3036 pc:0x3035 instrmem_rd:0x1 ACTUAL: npc:0x3035 pc:0x3034 instrmem_rd:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x04c instruction:0xb44c npc_in:0x3035 
# UVM_INFO @ 1300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3036 pc:0x3035 instrmem_rd:0x0 ACTUAL: npc:0x3036 pc:0x3035 instrmem_rd:0x1 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3035 ir_var:0xb44c 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3035 ir_var:0xb44c ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3035 ir_var:0xb44c 
# UVM_INFO @ 1310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3072 M_Data:0x306c IR_Exec:0x7ad9 pcout:0x3072 ACTUAL: sr1:0x3 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3072 M_Data:0x306c IR_Exec:0x7ad9 pcout:0x3072 
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3072 dmem_din:0x306c mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x3072 dmem_din:0x306c mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 instrmem_rd:0x1 ACTUAL: npc:0x3036 pc:0x3035 instrmem_rd:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x7 baser:0x5 pcoffset6:0x2f instruction:0x7f6f npc_in:0x3036 
# UVM_INFO @ 1320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 instrmem_rd:0x0 ACTUAL: npc:0x3037 pc:0x3036 instrmem_rd:0x1 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0x7f6f 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0x7f6f ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0x7f6f 
# UVM_INFO @ 1330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3080 M_Data:0x0000 IR_Exec:0xb44c pcout:0x3080 ACTUAL: sr1:0x1 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3080 M_Data:0x0000 IR_Exec:0xb44c pcout:0x3080 
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3080 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3080 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 instrmem_rd:0x0 ACTUAL: npc:0x3037 pc:0x3036 instrmem_rd:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 instrmem_rd:0x0 ACTUAL: npc:0x3037 pc:0x3036 instrmem_rd:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3038 pc:0x3037 instrmem_rd:0x1 ACTUAL: npc:0x3037 pc:0x3036 instrmem_rd:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x4 pcoffset6:0x39 instruction:0x6939 npc_in:0x3037 
# UVM_INFO @ 1360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3038 pc:0x3037 instrmem_rd:0x0 ACTUAL: npc:0x3038 pc:0x3037 instrmem_rd:0x1 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0x6939 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0x6939 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0x6939 
# UVM_INFO @ 1370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x305b M_Data:0x0000 IR_Exec:0x7f6f pcout:0x305b ACTUAL: sr1:0x5 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x305b M_Data:0x0000 IR_Exec:0x7f6f pcout:0x305b 
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x305b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x305b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3039 pc:0x3038 instrmem_rd:0x1 ACTUAL: npc:0x3038 pc:0x3037 instrmem_rd:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x0c5 instruction:0xb4c5 npc_in:0x3038 
# UVM_INFO @ 1380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3039 pc:0x3038 instrmem_rd:0x0 ACTUAL: npc:0x3039 pc:0x3038 instrmem_rd:0x1 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3038 ir_var:0xb4c5 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3038 ir_var:0xb4c5 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3038 ir_var:0xb4c5 
# UVM_INFO @ 1390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fbc M_Data:0x0000 IR_Exec:0x6939 pcout:0x2fbc ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fbc M_Data:0x0000 IR_Exec:0x6939 pcout:0x2fbc 
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fbc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fbc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 instrmem_rd:0x1 ACTUAL: npc:0x3039 pc:0x3038 instrmem_rd:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x1fe instruction:0xe5fe npc_in:0x3039 
# UVM_INFO @ 1400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 instrmem_rd:0x0 ACTUAL: npc:0x303a pc:0x3039 instrmem_rd:0x1 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0xe5fe 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0xe5fe ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0xe5fe 
# UVM_INFO @ 1410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30fc M_Data:0x0000 IR_Exec:0xb4c5 pcout:0x30fc ACTUAL: sr1:0x3 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30fc M_Data:0x0000 IR_Exec:0xb4c5 pcout:0x30fc 
# UVM_INFO @ 1410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x3059 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30fc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30fc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 instrmem_rd:0x0 ACTUAL: npc:0x303a pc:0x3039 instrmem_rd:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 instrmem_rd:0x0 ACTUAL: npc:0x303a pc:0x3039 instrmem_rd:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303b pc:0x303a instrmem_rd:0x1 ACTUAL: npc:0x303a pc:0x3039 instrmem_rd:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x042 instruction:0xec42 npc_in:0x303a 
# UVM_INFO @ 1440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303c pc:0x303b instrmem_rd:0x1 ACTUAL: npc:0x303b pc:0x303a instrmem_rd:0x1 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x00b instruction:0xb40b npc_in:0x303b 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303a ir_var:0xec42 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303a ir_var:0xec42 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303a ir_var:0xec42 
# UVM_INFO @ 1450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3036 M_Data:0x0000 IR_Exec:0xe5fe pcout:0x3036 ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3036 M_Data:0x0000 IR_Exec:0xe5fe pcout:0x3036 
# UVM_INFO @ 1450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c instrmem_rd:0x1 ACTUAL: npc:0x303c pc:0x303b instrmem_rd:0x1 
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x2 baser:0x0 pcoffset6:0x1e instruction:0x641e npc_in:0x303c 
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303b ir_var:0xb40b 
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303b ir_var:0xb40b ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303b ir_var:0xb40b 
# UVM_INFO @ 1460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307b M_Data:0x0000 IR_Exec:0xec42 pcout:0x307b ACTUAL: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307b M_Data:0x0000 IR_Exec:0xec42 pcout:0x307b 
# UVM_INFO @ 1460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x3109 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c instrmem_rd:0x0 ACTUAL: npc:0x303d pc:0x303c instrmem_rd:0x1 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303c ir_var:0x641e 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303c ir_var:0x641e ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303c ir_var:0x641e 
# UVM_INFO @ 1470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3045 M_Data:0x3036 IR_Exec:0xb40b pcout:0x3045 ACTUAL: sr1:0x0 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3045 M_Data:0x3036 IR_Exec:0xb40b pcout:0x3045 
# UVM_INFO @ 1470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3109 VSR2:0x3036 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x3036 enable_writeback_status:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3045 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3045 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c instrmem_rd:0x0 ACTUAL: npc:0x303d pc:0x303c instrmem_rd:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x3036 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x3036 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c instrmem_rd:0x0 ACTUAL: npc:0x303d pc:0x303c instrmem_rd:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x3036 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x3036 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303e pc:0x303d instrmem_rd:0x1 ACTUAL: npc:0x303d pc:0x303c instrmem_rd:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x0 pcoffset6:0x34 instruction:0x6a34 npc_in:0x303d 
# UVM_INFO @ 1500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303e pc:0x303d instrmem_rd:0x0 ACTUAL: npc:0x303e pc:0x303d instrmem_rd:0x1 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303d ir_var:0x6a34 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303d ir_var:0x6a34 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x303d ir_var:0x6a34 
# UVM_INFO @ 1510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001e M_Data:0x0000 IR_Exec:0x641e pcout:0x001e ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001e M_Data:0x0000 IR_Exec:0x641e pcout:0x001e 
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303f pc:0x303e instrmem_rd:0x1 ACTUAL: npc:0x303e pc:0x303d instrmem_rd:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x4 pcoffset9:0x134 instruction:0xa934 npc_in:0x303e 
# UVM_INFO @ 1520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303f pc:0x303e instrmem_rd:0x0 ACTUAL: npc:0x303f pc:0x303e instrmem_rd:0x1 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x303e ir_var:0xa934 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x303e ir_var:0xa934 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x303e ir_var:0xa934 
# UVM_INFO @ 1530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x6a34 pcout:0xfff4 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x6a34 pcout:0xfff4 
# UVM_INFO @ 1530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x3109 VSR2:0x3109 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f instrmem_rd:0x1 ACTUAL: npc:0x303f pc:0x303e instrmem_rd:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x4 pcoffset9:0x020 instruction:0xa820 npc_in:0x303f 
# UVM_INFO @ 1540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f instrmem_rd:0x0 ACTUAL: npc:0x3040 pc:0x303f instrmem_rd:0x1 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x303f ir_var:0xa820 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x303f ir_var:0xa820 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x303f ir_var:0xa820 
# UVM_INFO @ 1550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f71 M_Data:0x0000 IR_Exec:0xa934 pcout:0x2f71 ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f71 M_Data:0x0000 IR_Exec:0xa934 pcout:0x2f71 
# UVM_INFO @ 1550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x2fbc VSR2:0x3109 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f71 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f71 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f instrmem_rd:0x0 ACTUAL: npc:0x3040 pc:0x303f instrmem_rd:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f instrmem_rd:0x0 ACTUAL: npc:0x3040 pc:0x303f instrmem_rd:0x0 
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 instrmem_rd:0x1 ACTUAL: npc:0x3040 pc:0x303f instrmem_rd:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x2 pcoffset9:0x0a7 instruction:0xa4a7 npc_in:0x3040 
# UVM_INFO @ 1580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 instrmem_rd:0x0 ACTUAL: npc:0x3041 pc:0x3040 instrmem_rd:0x1 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3040 ir_var:0xa4a7 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3040 ir_var:0xa4a7 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3040 ir_var:0xa4a7 
# UVM_INFO @ 1590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x305e M_Data:0x0000 IR_Exec:0xa820 pcout:0x305e ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x305e M_Data:0x0000 IR_Exec:0xa820 pcout:0x305e 
# UVM_INFO @ 1590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x3109 VSR2:0x3109 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x305e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x305e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 instrmem_rd:0x0 ACTUAL: npc:0x3041 pc:0x3040 instrmem_rd:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 instrmem_rd:0x0 ACTUAL: npc:0x3041 pc:0x3040 instrmem_rd:0x0 
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 instrmem_rd:0x1 ACTUAL: npc:0x3041 pc:0x3040 instrmem_rd:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x1 pcoffset6:0x0d instruction:0x604d npc_in:0x3041 
# UVM_INFO @ 1620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 instrmem_rd:0x0 ACTUAL: npc:0x3042 pc:0x3041 instrmem_rd:0x1 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0x604d 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0x604d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0x604d 
# UVM_INFO @ 1630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x30e6 M_Data:0x0000 IR_Exec:0xa4a7 pcout:0x30e6 ACTUAL: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x30e6 M_Data:0x0000 IR_Exec:0xa4a7 pcout:0x30e6 
# UVM_INFO @ 1630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x3109 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30e6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30e6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 instrmem_rd:0x0 ACTUAL: npc:0x3042 pc:0x3041 instrmem_rd:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 instrmem_rd:0x0 ACTUAL: npc:0x3042 pc:0x3041 instrmem_rd:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3043 pc:0x3042 instrmem_rd:0x1 ACTUAL: npc:0x3042 pc:0x3041 instrmem_rd:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x6 pcoffset6:0x20 instruction:0x69a0 npc_in:0x3042 
# UVM_INFO @ 1660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3043 pc:0x3042 instrmem_rd:0x0 ACTUAL: npc:0x3043 pc:0x3042 instrmem_rd:0x1 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0x69a0 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0x69a0 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0x69a0 
# UVM_INFO @ 1670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000d M_Data:0x0000 IR_Exec:0x604d pcout:0x000d ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000d M_Data:0x0000 IR_Exec:0x604d pcout:0x000d 
# UVM_INFO @ 1670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x3109 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3044 pc:0x3043 instrmem_rd:0x1 ACTUAL: npc:0x3043 pc:0x3042 instrmem_rd:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x6 pcoffset6:0x35 instruction:0x61b5 npc_in:0x3043 
# UVM_INFO @ 1680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3044 pc:0x3043 instrmem_rd:0x0 ACTUAL: npc:0x3044 pc:0x3043 instrmem_rd:0x1 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0x61b5 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0x61b5 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0x61b5 
# UVM_INFO @ 1690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x305b M_Data:0x0000 IR_Exec:0x69a0 pcout:0x305b ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x305b M_Data:0x0000 IR_Exec:0x69a0 pcout:0x305b 
# UVM_INFO @ 1690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x307b VSR2:0x3109 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x307b VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x305b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x305b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3045 pc:0x3044 instrmem_rd:0x1 ACTUAL: npc:0x3044 pc:0x3043 instrmem_rd:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x5 pcoffset9:0x04f instruction:0x3a4f npc_in:0x3044 
# UVM_INFO @ 1700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3045 pc:0x3044 instrmem_rd:0x0 ACTUAL: npc:0x3045 pc:0x3044 instrmem_rd:0x1 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0x3a4f 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0x3a4f ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0x3a4f 
# UVM_INFO @ 1710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3070 M_Data:0x0000 IR_Exec:0x61b5 pcout:0x3070 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3070 M_Data:0x0000 IR_Exec:0x61b5 pcout:0x3070 
# UVM_INFO @ 1710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x307b VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x307b VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3070 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3070 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 instrmem_rd:0x1 ACTUAL: npc:0x3045 pc:0x3044 instrmem_rd:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x3 pcoffset6:0x29 instruction:0x6ae9 npc_in:0x3045 
# UVM_INFO @ 1720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 instrmem_rd:0x0 ACTUAL: npc:0x3046 pc:0x3045 instrmem_rd:0x1 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0x6ae9 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0x6ae9 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0x6ae9 
# UVM_INFO @ 1730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3092 M_Data:0x0000 IR_Exec:0x3a4f pcout:0x3092 ACTUAL: sr1:0x1 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3092 M_Data:0x0000 IR_Exec:0x3a4f pcout:0x3092 
# UVM_INFO @ 1730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3092 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x3092 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3047 pc:0x3046 instrmem_rd:0x1 ACTUAL: npc:0x3046 pc:0x3045 instrmem_rd:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x1 pcoffset9:0x011 instruction:0x3211 npc_in:0x3046 
# UVM_INFO @ 1740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3047 pc:0x3046 instrmem_rd:0x0 ACTUAL: npc:0x3047 pc:0x3046 instrmem_rd:0x1 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0x3211 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0x3211 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0x3211 
# UVM_INFO @ 1750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3042 M_Data:0x0000 IR_Exec:0x6ae9 pcout:0x3042 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3042 M_Data:0x0000 IR_Exec:0x6ae9 pcout:0x3042 
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3042 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3042 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3048 pc:0x3047 instrmem_rd:0x1 ACTUAL: npc:0x3047 pc:0x3046 instrmem_rd:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x7 pcoffset9:0x1a2 instruction:0x2fa2 npc_in:0x3047 
# UVM_INFO @ 1760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3048 pc:0x3047 instrmem_rd:0x0 ACTUAL: npc:0x3048 pc:0x3047 instrmem_rd:0x1 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0x2fa2 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0x2fa2 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0x2fa2 
# UVM_INFO @ 1770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3056 M_Data:0x0000 IR_Exec:0x3211 pcout:0x3056 ACTUAL: sr1:0x0 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3056 M_Data:0x0000 IR_Exec:0x3211 pcout:0x3056 
# UVM_INFO @ 1770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3070 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3056 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x3056 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3049 pc:0x3048 instrmem_rd:0x1 ACTUAL: npc:0x3048 pc:0x3047 instrmem_rd:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x1 pcoffset9:0x122 instruction:0x3322 npc_in:0x3048 
# UVM_INFO @ 1780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3049 pc:0x3048 instrmem_rd:0x0 ACTUAL: npc:0x3049 pc:0x3048 instrmem_rd:0x1 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0x3322 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0x3322 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0x3322 
# UVM_INFO @ 1790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe8 M_Data:0x0000 IR_Exec:0x2fa2 pcout:0x2fe8 ACTUAL: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe8 M_Data:0x0000 IR_Exec:0x2fa2 pcout:0x2fe8 
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fe8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fe8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304a pc:0x3049 instrmem_rd:0x1 ACTUAL: npc:0x3049 pc:0x3048 instrmem_rd:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x1 pcoffset6:0x2f instruction:0x6a6f npc_in:0x3049 
# UVM_INFO @ 1800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304a pc:0x3049 instrmem_rd:0x0 ACTUAL: npc:0x304a pc:0x3049 instrmem_rd:0x1 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0x6a6f 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0x6a6f ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0x6a6f 
# UVM_INFO @ 1810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f69 M_Data:0x0000 IR_Exec:0x3322 pcout:0x2f69 ACTUAL: sr1:0x4 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f69 M_Data:0x0000 IR_Exec:0x3322 pcout:0x2f69 
# UVM_INFO @ 1810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f69 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x2f69 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304b pc:0x304a instrmem_rd:0x1 ACTUAL: npc:0x304a pc:0x3049 instrmem_rd:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x5 pcoffset9:0x10f instruction:0x3b0f npc_in:0x304a 
# UVM_INFO @ 1820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304b pc:0x304a instrmem_rd:0x0 ACTUAL: npc:0x304b pc:0x304a instrmem_rd:0x1 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304a ir_var:0x3b0f 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304a ir_var:0x3b0f ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304a ir_var:0x3b0f 
# UVM_INFO @ 1830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0x0000 IR_Exec:0x6a6f pcout:0xffef ACTUAL: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffef M_Data:0x0000 IR_Exec:0x6a6f pcout:0xffef 
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffef dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffef dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304c pc:0x304b instrmem_rd:0x1 ACTUAL: npc:0x304b pc:0x304a instrmem_rd:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x5 pcoffset9:0x0cf instruction:0xbacf npc_in:0x304b 
# UVM_INFO @ 1840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304c pc:0x304b instrmem_rd:0x0 ACTUAL: npc:0x304c pc:0x304b instrmem_rd:0x1 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304b ir_var:0xbacf 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304b ir_var:0xbacf ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304b ir_var:0xbacf 
# UVM_INFO @ 1850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f58 M_Data:0x0000 IR_Exec:0x3b0f pcout:0x2f58 ACTUAL: sr1:0x4 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f58 M_Data:0x0000 IR_Exec:0x3b0f pcout:0x2f58 
# UVM_INFO @ 1850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x3042 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f58 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x2f58 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c instrmem_rd:0x1 ACTUAL: npc:0x304c pc:0x304b instrmem_rd:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x0 pcoffset9:0x1c1 instruction:0x31c1 npc_in:0x304c 
# UVM_INFO @ 1860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c instrmem_rd:0x0 ACTUAL: npc:0x304d pc:0x304c instrmem_rd:0x1 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304c ir_var:0x31c1 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304c ir_var:0x31c1 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304c ir_var:0x31c1 
# UVM_INFO @ 1870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3119 M_Data:0x0000 IR_Exec:0xbacf pcout:0x3119 ACTUAL: sr1:0x3 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3119 M_Data:0x0000 IR_Exec:0xbacf pcout:0x3119 
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3119 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3119 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c instrmem_rd:0x0 ACTUAL: npc:0x304d pc:0x304c instrmem_rd:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c instrmem_rd:0x0 ACTUAL: npc:0x304d pc:0x304c instrmem_rd:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304e pc:0x304d instrmem_rd:0x1 ACTUAL: npc:0x304d pc:0x304c instrmem_rd:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x4 pcoffset9:0x134 instruction:0x2934 npc_in:0x304d 
# UVM_INFO @ 1900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304e pc:0x304d instrmem_rd:0x0 ACTUAL: npc:0x304e pc:0x304d instrmem_rd:0x1 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304d ir_var:0x2934 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304d ir_var:0x2934 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x304d ir_var:0x2934 
# UVM_INFO @ 1910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x300c M_Data:0x0000 IR_Exec:0x31c1 pcout:0x300c ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x300c M_Data:0x0000 IR_Exec:0x31c1 pcout:0x300c 
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x300c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x300c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304f pc:0x304e instrmem_rd:0x1 ACTUAL: npc:0x304e pc:0x304d instrmem_rd:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x1 baser:0x1 pcoffset6:0x35 instruction:0x7275 npc_in:0x304e 
# UVM_INFO @ 1920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304f pc:0x304e instrmem_rd:0x0 ACTUAL: npc:0x304f pc:0x304e instrmem_rd:0x1 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304e ir_var:0x7275 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304e ir_var:0x7275 ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304e ir_var:0x7275 
# UVM_INFO @ 1930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f80 M_Data:0x0000 IR_Exec:0x2934 pcout:0x2f80 ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f80 M_Data:0x0000 IR_Exec:0x2934 pcout:0x2f80 
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f80 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f80 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 1930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3050 pc:0x304f instrmem_rd:0x1 ACTUAL: npc:0x304f pc:0x304e instrmem_rd:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x0e0 instruction:0xe2e0 npc_in:0x304f 
# UVM_INFO @ 1940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3050 pc:0x304f instrmem_rd:0x0 ACTUAL: npc:0x3050 pc:0x304f instrmem_rd:0x1 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304f ir_var:0xe2e0 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304f ir_var:0xe2e0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304f ir_var:0xe2e0 
# UVM_INFO @ 1950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0x0000 IR_Exec:0x7275 pcout:0xfff5 ACTUAL: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0x0000 IR_Exec:0x7275 pcout:0xfff5 
# UVM_INFO @ 1950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0xfff5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3051 pc:0x3050 instrmem_rd:0x1 ACTUAL: npc:0x3050 pc:0x304f instrmem_rd:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x1b4 instruction:0xb9b4 npc_in:0x3050 
# UVM_INFO @ 1960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x1 ACTUAL: npc:0x3051 pc:0x3050 instrmem_rd:0x1 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x1 baser:0x1 pcoffset6:0x3a instruction:0x727a npc_in:0x3051 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3050 ir_var:0xb9b4 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3050 ir_var:0xb9b4 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3050 ir_var:0xb9b4 
# UVM_INFO @ 1970: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312e M_Data:0x0000 IR_Exec:0xe2e0 pcout:0x312e ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312e M_Data:0x0000 IR_Exec:0xe2e0 pcout:0x312e 
# UVM_INFO @ 1970: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x0 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x1 
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0x727a 
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0x727a ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0x727a 
# UVM_INFO @ 1980: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0xb9b4 pcout:0x3003 ACTUAL: sr1:0x6 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0xb9b4 pcout:0x3003 
# UVM_INFO @ 1980: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x307b VSR2:0x2f80 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x307b VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x0 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x0 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x0 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3053 pc:0x3052 instrmem_rd:0x1 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x7 pcoffset9:0x186 instruction:0xaf86 npc_in:0x3052 
# UVM_INFO @ 2020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3053 pc:0x3052 instrmem_rd:0x0 ACTUAL: npc:0x3053 pc:0x3052 instrmem_rd:0x1 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3052 ir_var:0xaf86 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3052 ir_var:0xaf86 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3052 ir_var:0xaf86 
# UVM_INFO @ 2030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3128 M_Data:0x312e IR_Exec:0x727a pcout:0x3128 ACTUAL: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3128 M_Data:0x312e IR_Exec:0x727a pcout:0x3128 
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3128 dmem_din:0x312e mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x3128 dmem_din:0x312e mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 instrmem_rd:0x1 ACTUAL: npc:0x3053 pc:0x3052 instrmem_rd:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x7 baser:0x5 pcoffset6:0x11 instruction:0x6f51 npc_in:0x3053 
# UVM_INFO @ 2040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 instrmem_rd:0x0 ACTUAL: npc:0x3054 pc:0x3053 instrmem_rd:0x1 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0x6f51 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0x6f51 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0x6f51 
# UVM_INFO @ 2050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fd7 M_Data:0x0000 IR_Exec:0xaf86 pcout:0x2fd7 ACTUAL: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fd7 M_Data:0x0000 IR_Exec:0xaf86 pcout:0x2fd7 
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fd7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fd7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 instrmem_rd:0x0 ACTUAL: npc:0x3054 pc:0x3053 instrmem_rd:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 instrmem_rd:0x0 ACTUAL: npc:0x3054 pc:0x3053 instrmem_rd:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3055 pc:0x3054 instrmem_rd:0x1 ACTUAL: npc:0x3054 pc:0x3053 instrmem_rd:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x4 pcoffset9:0x10a instruction:0xa90a npc_in:0x3054 
# UVM_INFO @ 2080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3055 pc:0x3054 instrmem_rd:0x0 ACTUAL: npc:0x3055 pc:0x3054 instrmem_rd:0x1 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3054 ir_var:0xa90a 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3054 ir_var:0xa90a ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3054 ir_var:0xa90a 
# UVM_INFO @ 2090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x6f51 pcout:0x0011 ACTUAL: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0011 M_Data:0x0000 IR_Exec:0x6f51 pcout:0x0011 
# UVM_INFO @ 2090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0xffef VSR2:0x3070 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0011 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 instrmem_rd:0x1 ACTUAL: npc:0x3055 pc:0x3054 instrmem_rd:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x5 pcoffset9:0x1cd instruction:0xbbcd npc_in:0x3055 
# UVM_INFO @ 2100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 instrmem_rd:0x0 ACTUAL: npc:0x3056 pc:0x3055 instrmem_rd:0x1 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3055 ir_var:0xbbcd 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3055 ir_var:0xbbcd ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3055 ir_var:0xbbcd 
# UVM_INFO @ 2110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f5d M_Data:0x0000 IR_Exec:0xa90a pcout:0x2f5d ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f5d M_Data:0x0000 IR_Exec:0xa90a pcout:0x2f5d 
# UVM_INFO @ 2110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x2f80 VSR2:0x3070 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f5d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f5d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 instrmem_rd:0x0 ACTUAL: npc:0x3056 pc:0x3055 instrmem_rd:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 instrmem_rd:0x0 ACTUAL: npc:0x3056 pc:0x3055 instrmem_rd:0x0 
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 instrmem_rd:0x1 ACTUAL: npc:0x3056 pc:0x3055 instrmem_rd:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x0 baser:0x6 pcoffset6:0x2e instruction:0x71ae npc_in:0x3056 
# UVM_INFO @ 2140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 instrmem_rd:0x0 ACTUAL: npc:0x3057 pc:0x3056 instrmem_rd:0x1 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0x71ae 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0x71ae ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0x71ae 
# UVM_INFO @ 2150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3021 M_Data:0x0000 IR_Exec:0xbbcd pcout:0x3021 ACTUAL: sr1:0x7 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3021 M_Data:0x0000 IR_Exec:0xbbcd pcout:0x3021 
# UVM_INFO @ 2150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0xffef enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3021 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3021 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 instrmem_rd:0x0 ACTUAL: npc:0x3057 pc:0x3056 instrmem_rd:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 instrmem_rd:0x0 ACTUAL: npc:0x3057 pc:0x3056 instrmem_rd:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3058 pc:0x3057 instrmem_rd:0x1 ACTUAL: npc:0x3057 pc:0x3056 instrmem_rd:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x5 pcoffset9:0x126 instruction:0xab26 npc_in:0x3057 
# UVM_INFO @ 2180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3058 pc:0x3057 instrmem_rd:0x0 ACTUAL: npc:0x3058 pc:0x3057 instrmem_rd:0x1 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3057 ir_var:0xab26 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3057 ir_var:0xab26 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3057 ir_var:0xab26 
# UVM_INFO @ 2190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3069 M_Data:0x0000 IR_Exec:0x71ae pcout:0x3069 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3069 M_Data:0x0000 IR_Exec:0x71ae pcout:0x3069 
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3069 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x3069 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 instrmem_rd:0x1 ACTUAL: npc:0x3058 pc:0x3057 instrmem_rd:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x5 pcoffset9:0x028 instruction:0x3a28 npc_in:0x3058 
# UVM_INFO @ 2200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 instrmem_rd:0x0 ACTUAL: npc:0x3059 pc:0x3058 instrmem_rd:0x1 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0x3a28 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0x3a28 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0x3a28 
# UVM_INFO @ 2210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f7c M_Data:0x0000 IR_Exec:0xab26 pcout:0x2f7c ACTUAL: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f7c M_Data:0x0000 IR_Exec:0xab26 pcout:0x2f7c 
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f7c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f7c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 instrmem_rd:0x0 ACTUAL: npc:0x3059 pc:0x3058 instrmem_rd:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 instrmem_rd:0x0 ACTUAL: npc:0x3059 pc:0x3058 instrmem_rd:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305a pc:0x3059 instrmem_rd:0x1 ACTUAL: npc:0x3059 pc:0x3058 instrmem_rd:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x5 pcoffset9:0x146 instruction:0x2b46 npc_in:0x3059 
# UVM_INFO @ 2240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305a pc:0x3059 instrmem_rd:0x0 ACTUAL: npc:0x305a pc:0x3059 instrmem_rd:0x1 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0x2b46 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0x2b46 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0x2b46 
# UVM_INFO @ 2250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x307f M_Data:0x0000 IR_Exec:0x3a28 pcout:0x307f ACTUAL: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x307f M_Data:0x0000 IR_Exec:0x3a28 pcout:0x307f 
# UVM_INFO @ 2250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3070 VSR2:0xffef enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x307f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x307f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305b pc:0x305a instrmem_rd:0x1 ACTUAL: npc:0x305a pc:0x3059 instrmem_rd:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x4 pcoffset6:0x35 instruction:0x6b35 npc_in:0x305a 
# UVM_INFO @ 2260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305b pc:0x305a instrmem_rd:0x0 ACTUAL: npc:0x305b pc:0x305a instrmem_rd:0x1 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305a ir_var:0x6b35 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305a ir_var:0x6b35 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305a ir_var:0x6b35 
# UVM_INFO @ 2270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f9e M_Data:0x0000 IR_Exec:0x2b46 pcout:0x2f9e ACTUAL: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f9e M_Data:0x0000 IR_Exec:0x2b46 pcout:0x2f9e 
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f9e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f9e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305c pc:0x305b instrmem_rd:0x1 ACTUAL: npc:0x305b pc:0x305a instrmem_rd:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x6 pcoffset9:0x030 instruction:0xac30 npc_in:0x305b 
# UVM_INFO @ 2280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305c pc:0x305b instrmem_rd:0x0 ACTUAL: npc:0x305c pc:0x305b instrmem_rd:0x1 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x305b ir_var:0xac30 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x305b ir_var:0xac30 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x305b ir_var:0xac30 
# UVM_INFO @ 2290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0x0000 IR_Exec:0x6b35 pcout:0xfff5 ACTUAL: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff5 M_Data:0x0000 IR_Exec:0x6b35 pcout:0xfff5 
# UVM_INFO @ 2290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x2f5d VSR2:0x3070 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfff5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c instrmem_rd:0x1 ACTUAL: npc:0x305c pc:0x305b instrmem_rd:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x021 instruction:0xbe21 npc_in:0x305c 
# UVM_INFO @ 2300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c instrmem_rd:0x0 ACTUAL: npc:0x305d pc:0x305c instrmem_rd:0x1 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305c ir_var:0xbe21 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305c ir_var:0xbe21 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305c ir_var:0xbe21 
# UVM_INFO @ 2310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x308a M_Data:0x0000 IR_Exec:0xac30 pcout:0x308a ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x308a M_Data:0x0000 IR_Exec:0xac30 pcout:0x308a 
# UVM_INFO @ 2310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x3070 VSR2:0x3070 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x308a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x308a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c instrmem_rd:0x0 ACTUAL: npc:0x305d pc:0x305c instrmem_rd:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c instrmem_rd:0x0 ACTUAL: npc:0x305d pc:0x305c instrmem_rd:0x0 
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d instrmem_rd:0x1 ACTUAL: npc:0x305d pc:0x305c instrmem_rd:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x3 pcoffset9:0x003 instruction:0xa603 npc_in:0x305d 
# UVM_INFO @ 2340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d instrmem_rd:0x0 ACTUAL: npc:0x305e pc:0x305d instrmem_rd:0x1 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x305d ir_var:0xa603 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x305d ir_var:0xa603 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x305d ir_var:0xa603 
# UVM_INFO @ 2350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x307c M_Data:0x0000 IR_Exec:0xbe21 pcout:0x307c ACTUAL: sr1:0x0 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x307c M_Data:0x0000 IR_Exec:0xbe21 pcout:0x307c 
# UVM_INFO @ 2350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3070 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x307c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x307c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d instrmem_rd:0x0 ACTUAL: npc:0x305e pc:0x305d instrmem_rd:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d instrmem_rd:0x0 ACTUAL: npc:0x305e pc:0x305d instrmem_rd:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e instrmem_rd:0x1 ACTUAL: npc:0x305e pc:0x305d instrmem_rd:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x6 pcoffset6:0x29 instruction:0x6ba9 npc_in:0x305e 
# UVM_INFO @ 2380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e instrmem_rd:0x0 ACTUAL: npc:0x305f pc:0x305e instrmem_rd:0x1 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305e ir_var:0x6ba9 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305e ir_var:0x6ba9 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305e ir_var:0x6ba9 
# UVM_INFO @ 2390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x305f M_Data:0x0000 IR_Exec:0xa603 pcout:0x305f ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x305f M_Data:0x0000 IR_Exec:0xa603 pcout:0x305f 
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x305f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x305f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e instrmem_rd:0x0 ACTUAL: npc:0x305f pc:0x305e instrmem_rd:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e instrmem_rd:0x0 ACTUAL: npc:0x305f pc:0x305e instrmem_rd:0x0 
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3060 pc:0x305f instrmem_rd:0x1 ACTUAL: npc:0x305f pc:0x305e instrmem_rd:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x2 pcoffset9:0x0cc instruction:0x24cc npc_in:0x305f 
# UVM_INFO @ 2420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3060 pc:0x305f instrmem_rd:0x0 ACTUAL: npc:0x3060 pc:0x305f instrmem_rd:0x1 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305f ir_var:0x24cc 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305f ir_var:0x24cc ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x305f ir_var:0x24cc 
# UVM_INFO @ 2430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe9 M_Data:0x0000 IR_Exec:0x6ba9 pcout:0xffe9 ACTUAL: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffe9 M_Data:0x0000 IR_Exec:0x6ba9 pcout:0xffe9 
# UVM_INFO @ 2430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x308a VSR2:0x3070 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffe9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffe9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3061 pc:0x3060 instrmem_rd:0x1 ACTUAL: npc:0x3060 pc:0x305f instrmem_rd:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x002 instruction:0xec02 npc_in:0x3060 
# UVM_INFO @ 2440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3061 pc:0x3060 instrmem_rd:0x0 ACTUAL: npc:0x3061 pc:0x3060 instrmem_rd:0x1 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0xec02 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0xec02 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0xec02 
# UVM_INFO @ 2450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x312a M_Data:0x0000 IR_Exec:0x24cc pcout:0x312a ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x312a M_Data:0x0000 IR_Exec:0x24cc pcout:0x312a 
# UVM_INFO @ 2450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x3070 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x312a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x312a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3062 pc:0x3061 instrmem_rd:0x1 ACTUAL: npc:0x3061 pc:0x3060 instrmem_rd:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x4 pcoffset9:0x16c instruction:0x296c npc_in:0x3061 
# UVM_INFO @ 2460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3063 pc:0x3062 instrmem_rd:0x1 ACTUAL: npc:0x3062 pc:0x3061 instrmem_rd:0x1 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x0 pcoffset9:0x1c1 instruction:0x21c1 npc_in:0x3062 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0x296c 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0x296c ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0x296c 
# UVM_INFO @ 2470: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3061 M_Data:0x0000 IR_Exec:0xec02 pcout:0x3061 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3061 M_Data:0x0000 IR_Exec:0xec02 pcout:0x3061 
# UVM_INFO @ 2470: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3070 VSR2:0x3070 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3063 pc:0x3062 instrmem_rd:0x0 ACTUAL: npc:0x3063 pc:0x3062 instrmem_rd:0x1 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0x21c1 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0x21c1 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0x21c1 
# UVM_INFO @ 2480: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fcc M_Data:0x0000 IR_Exec:0x296c pcout:0x2fcc ACTUAL: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fcc M_Data:0x0000 IR_Exec:0x296c pcout:0x2fcc 
# UVM_INFO @ 2480: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x3070 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fcc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fcc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3063 pc:0x3062 instrmem_rd:0x0 ACTUAL: npc:0x3063 pc:0x3062 instrmem_rd:0x0 
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fcc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fcc dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3064 pc:0x3063 instrmem_rd:0x1 ACTUAL: npc:0x3063 pc:0x3062 instrmem_rd:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x5 pcoffset9:0x187 instruction:0x3b87 npc_in:0x3063 
# UVM_INFO @ 2500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3064 pc:0x3063 instrmem_rd:0x0 ACTUAL: npc:0x3064 pc:0x3063 instrmem_rd:0x1 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0x3b87 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0x3b87 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0x3b87 
# UVM_INFO @ 2510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3022 M_Data:0x0000 IR_Exec:0x21c1 pcout:0x3022 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3022 M_Data:0x0000 IR_Exec:0x21c1 pcout:0x3022 
# UVM_INFO @ 2510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x3070 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3022 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3022 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3065 pc:0x3064 instrmem_rd:0x1 ACTUAL: npc:0x3064 pc:0x3063 instrmem_rd:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x5 pcoffset6:0x2d instruction:0x676d npc_in:0x3064 
# UVM_INFO @ 2520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3065 pc:0x3064 instrmem_rd:0x0 ACTUAL: npc:0x3065 pc:0x3064 instrmem_rd:0x1 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0x676d 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0x676d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0x676d 
# UVM_INFO @ 2530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe9 M_Data:0x0000 IR_Exec:0x3b87 pcout:0x2fe9 ACTUAL: sr1:0x6 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe9 M_Data:0x0000 IR_Exec:0x3b87 pcout:0x2fe9 
# UVM_INFO @ 2530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x3061 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fe9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x2fe9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3066 pc:0x3065 instrmem_rd:0x1 ACTUAL: npc:0x3065 pc:0x3064 instrmem_rd:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x7 pcoffset9:0x188 instruction:0x3f88 npc_in:0x3065 
# UVM_INFO @ 2540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3066 pc:0x3065 instrmem_rd:0x0 ACTUAL: npc:0x3066 pc:0x3065 instrmem_rd:0x1 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0x3f88 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0x3f88 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0x3f88 
# UVM_INFO @ 2550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffed M_Data:0x0000 IR_Exec:0x676d pcout:0xffed ACTUAL: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffed M_Data:0x0000 IR_Exec:0x676d pcout:0xffed 
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffed dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffed dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3067 pc:0x3066 instrmem_rd:0x1 ACTUAL: npc:0x3066 pc:0x3065 instrmem_rd:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x0 pcoffset6:0x13 instruction:0x6613 npc_in:0x3066 
# UVM_INFO @ 2560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3067 pc:0x3066 instrmem_rd:0x0 ACTUAL: npc:0x3067 pc:0x3066 instrmem_rd:0x1 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0x6613 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0x6613 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0x6613 
# UVM_INFO @ 2570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fec M_Data:0x0000 IR_Exec:0x3f88 pcout:0x2fec ACTUAL: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fec M_Data:0x0000 IR_Exec:0x3f88 pcout:0x2fec 
# UVM_INFO @ 2570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x3061 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x2fec dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3068 pc:0x3067 instrmem_rd:0x1 ACTUAL: npc:0x3067 pc:0x3066 instrmem_rd:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x2 pcoffset9:0x0e4 instruction:0x34e4 npc_in:0x3067 
# UVM_INFO @ 2580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3068 pc:0x3067 instrmem_rd:0x0 ACTUAL: npc:0x3068 pc:0x3067 instrmem_rd:0x1 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0x34e4 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0x34e4 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0x34e4 
# UVM_INFO @ 2590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0013 M_Data:0x0000 IR_Exec:0x6613 pcout:0x0013 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0013 M_Data:0x0000 IR_Exec:0x6613 pcout:0x0013 
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0013 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0013 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3069 pc:0x3068 instrmem_rd:0x1 ACTUAL: npc:0x3068 pc:0x3067 instrmem_rd:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x6 baser:0x0 pcoffset6:0x1f instruction:0x6c1f npc_in:0x3068 
# UVM_INFO @ 2600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3069 pc:0x3068 instrmem_rd:0x0 ACTUAL: npc:0x3069 pc:0x3068 instrmem_rd:0x1 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0x6c1f 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0x6c1f ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0x6c1f 
# UVM_INFO @ 2610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x314a M_Data:0x0000 IR_Exec:0x34e4 pcout:0x314a ACTUAL: sr1:0x3 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x314a M_Data:0x0000 IR_Exec:0x34e4 pcout:0x314a 
# UVM_INFO @ 2610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffed VSR2:0x312a enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x314a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x314a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306a pc:0x3069 instrmem_rd:0x1 ACTUAL: npc:0x3069 pc:0x3068 instrmem_rd:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x3 baser:0x1 pcoffset6:0x3c instruction:0x667c npc_in:0x3069 
# UVM_INFO @ 2620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306a pc:0x3069 instrmem_rd:0x0 ACTUAL: npc:0x306a pc:0x3069 instrmem_rd:0x1 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0x667c 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0x667c ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0x667c 
# UVM_INFO @ 2630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001f M_Data:0x0000 IR_Exec:0x6c1f pcout:0x001f ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x001f M_Data:0x0000 IR_Exec:0x6c1f pcout:0x001f 
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x001f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x001f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306b pc:0x306a instrmem_rd:0x1 ACTUAL: npc:0x306a pc:0x3069 instrmem_rd:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x3 pcoffset9:0x051 instruction:0x3651 npc_in:0x306a 
# UVM_INFO @ 2640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306b pc:0x306a instrmem_rd:0x0 ACTUAL: npc:0x306b pc:0x306a instrmem_rd:0x1 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306a ir_var:0x3651 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306a ir_var:0x3651 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306a ir_var:0x3651 
# UVM_INFO @ 2650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x312a M_Data:0x0000 IR_Exec:0x667c pcout:0x312a ACTUAL: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x312a M_Data:0x0000 IR_Exec:0x667c pcout:0x312a 
# UVM_INFO @ 2650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x312e VSR2:0x3022 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x312e VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x312a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x312a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x1 ACTUAL: npc:0x306b pc:0x306a instrmem_rd:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x178 instruction:0xe978 npc_in:0x306b 
# UVM_INFO @ 2660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x1 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x1 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306b ir_var:0xe978 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306b ir_var:0xe978 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306b ir_var:0xe978 
# UVM_INFO @ 2670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ba M_Data:0x0000 IR_Exec:0x3651 pcout:0x30ba ACTUAL: sr1:0x1 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ba M_Data:0x0000 IR_Exec:0x3651 pcout:0x30ba 
# UVM_INFO @ 2670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x312e VSR2:0x0013 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x312e VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30ba dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x30ba dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306d pc:0x306c instrmem_rd:0x1 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x5 pcoffset9:0x007 instruction:0x3a07 npc_in:0x306c 
# UVM_INFO @ 2680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306e pc:0x306d instrmem_rd:0x1 ACTUAL: npc:0x306d pc:0x306c instrmem_rd:0x1 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x1 baser:0x1 pcoffset6:0x2a instruction:0x726a npc_in:0x306d 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306c ir_var:0x3a07 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306c ir_var:0x3a07 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306c ir_var:0x3a07 
# UVM_INFO @ 2690: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe2 M_Data:0x0000 IR_Exec:0xe978 pcout:0x2fe2 ACTUAL: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe2 M_Data:0x0000 IR_Exec:0xe978 pcout:0x2fe2 
# UVM_INFO @ 2690: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306e pc:0x306d instrmem_rd:0x0 ACTUAL: npc:0x306e pc:0x306d instrmem_rd:0x1 
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306d ir_var:0x726a 
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306d ir_var:0x726a ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306d ir_var:0x726a 
# UVM_INFO @ 2700: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3072 M_Data:0x0000 IR_Exec:0x3a07 pcout:0x3072 ACTUAL: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3072 M_Data:0x0000 IR_Exec:0x3a07 pcout:0x3072 
# UVM_INFO @ 2700: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3022 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3072 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x3072 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306e pc:0x306d instrmem_rd:0x0 ACTUAL: npc:0x306e pc:0x306d instrmem_rd:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3072 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x3072 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306f pc:0x306e instrmem_rd:0x1 ACTUAL: npc:0x306e pc:0x306d instrmem_rd:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x5 baser:0x4 pcoffset6:0x2c instruction:0x6b2c npc_in:0x306e 
# UVM_INFO @ 2720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306f pc:0x306e instrmem_rd:0x0 ACTUAL: npc:0x306f pc:0x306e instrmem_rd:0x1 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306e ir_var:0x6b2c 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306e ir_var:0x6b2c ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x306e ir_var:0x6b2c 
# UVM_INFO @ 2730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3118 M_Data:0x312e IR_Exec:0x726a pcout:0x3118 ACTUAL: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3118 M_Data:0x312e IR_Exec:0x726a pcout:0x3118 
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3118 dmem_din:0x312e mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x3118 dmem_din:0x312e mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3070 pc:0x306f instrmem_rd:0x1 ACTUAL: npc:0x306f pc:0x306e instrmem_rd:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x3 baser:0x7 pcoffset6:0x0c instruction:0x77cc npc_in:0x306f 
# UVM_INFO @ 2740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3070 pc:0x306f instrmem_rd:0x0 ACTUAL: npc:0x3070 pc:0x306f instrmem_rd:0x1 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306f ir_var:0x77cc 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306f ir_var:0x77cc ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306f ir_var:0x77cc 
# UVM_INFO @ 2750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fce M_Data:0x0000 IR_Exec:0x6b2c pcout:0x2fce ACTUAL: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fce M_Data:0x0000 IR_Exec:0x6b2c pcout:0x2fce 
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fce dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fce dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3071 pc:0x3070 instrmem_rd:0x1 ACTUAL: npc:0x3070 pc:0x306f instrmem_rd:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x4 baser:0x4 pcoffset6:0x32 instruction:0x7932 npc_in:0x3070 
# UVM_INFO @ 2760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3071 pc:0x3070 instrmem_rd:0x0 ACTUAL: npc:0x3071 pc:0x3070 instrmem_rd:0x1 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0x7932 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0x7932 ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0x7932 
# UVM_INFO @ 2770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x000c M_Data:0x0000 IR_Exec:0x77cc pcout:0x000c ACTUAL: sr1:0x7 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x000c M_Data:0x0000 IR_Exec:0x77cc pcout:0x000c 
# UVM_INFO @ 2770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x312a enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x000c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3072 pc:0x3071 instrmem_rd:0x1 ACTUAL: npc:0x3071 pc:0x3070 instrmem_rd:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x4 pcoffset9:0x1e3 instruction:0x29e3 npc_in:0x3071 
# UVM_INFO @ 2780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3072 pc:0x3071 instrmem_rd:0x0 ACTUAL: npc:0x3072 pc:0x3071 instrmem_rd:0x1 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0x29e3 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0x29e3 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0x29e3 
# UVM_INFO @ 2790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fd4 M_Data:0x2fe2 IR_Exec:0x7932 pcout:0x2fd4 ACTUAL: sr1:0x4 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fd4 M_Data:0x2fe2 IR_Exec:0x7932 pcout:0x2fd4 
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fd4 dmem_din:0x2fe2 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x2fd4 dmem_din:0x2fe2 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3073 pc:0x3072 instrmem_rd:0x1 ACTUAL: npc:0x3072 pc:0x3071 instrmem_rd:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x0ce instruction:0xe2ce npc_in:0x3072 
# UVM_INFO @ 2800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3073 pc:0x3072 instrmem_rd:0x0 ACTUAL: npc:0x3073 pc:0x3072 instrmem_rd:0x1 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0xe2ce 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0xe2ce ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0xe2ce 
# UVM_INFO @ 2810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3053 M_Data:0x0000 IR_Exec:0x29e3 pcout:0x3053 ACTUAL: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3053 M_Data:0x0000 IR_Exec:0x29e3 pcout:0x3053 
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3053 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3053 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3074 pc:0x3073 instrmem_rd:0x1 ACTUAL: npc:0x3073 pc:0x3072 instrmem_rd:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x7 pcoffset9:0x034 instruction:0xae34 npc_in:0x3073 
# UVM_INFO @ 2820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3075 pc:0x3074 instrmem_rd:0x1 ACTUAL: npc:0x3074 pc:0x3073 instrmem_rd:0x1 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x5 pcoffset9:0x0a7 instruction:0xaaa7 npc_in:0x3074 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3073 ir_var:0xae34 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3073 ir_var:0xae34 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3073 ir_var:0xae34 
# UVM_INFO @ 2830: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x313f M_Data:0x0000 IR_Exec:0xe2ce pcout:0x313f ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x313f M_Data:0x0000 IR_Exec:0xe2ce pcout:0x313f 
# UVM_INFO @ 2830: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x312a VSR2:0x3022 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3075 pc:0x3074 instrmem_rd:0x0 ACTUAL: npc:0x3075 pc:0x3074 instrmem_rd:0x1 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3074 ir_var:0xaaa7 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3074 ir_var:0xaaa7 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3074 ir_var:0xaaa7 
# UVM_INFO @ 2840: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x30a6 M_Data:0x0000 IR_Exec:0xae34 pcout:0x30a6 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x30a6 M_Data:0x0000 IR_Exec:0xae34 pcout:0x30a6 
# UVM_INFO @ 2840: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x3022 VSR2:0x3022 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30a6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30a6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3075 pc:0x3074 instrmem_rd:0x0 ACTUAL: npc:0x3075 pc:0x3074 instrmem_rd:0x0 
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30a6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30a6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3075 pc:0x3074 instrmem_rd:0x0 ACTUAL: npc:0x3075 pc:0x3074 instrmem_rd:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3075 pc:0x3074 instrmem_rd:0x0 ACTUAL: npc:0x3075 pc:0x3074 instrmem_rd:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3076 pc:0x3075 instrmem_rd:0x1 ACTUAL: npc:0x3075 pc:0x3074 instrmem_rd:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x4 pcoffset9:0x11f instruction:0x291f npc_in:0x3075 
# UVM_INFO @ 2880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3076 pc:0x3075 instrmem_rd:0x0 ACTUAL: npc:0x3076 pc:0x3075 instrmem_rd:0x1 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0x291f 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0x291f ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0x291f 
# UVM_INFO @ 2890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x311a M_Data:0x0000 IR_Exec:0xaaa7 pcout:0x311a ACTUAL: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x311a M_Data:0x0000 IR_Exec:0xaaa7 pcout:0x311a 
# UVM_INFO @ 2890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x312a VSR2:0x3022 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x311a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x311a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3076 pc:0x3075 instrmem_rd:0x0 ACTUAL: npc:0x3076 pc:0x3075 instrmem_rd:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3076 pc:0x3075 instrmem_rd:0x0 ACTUAL: npc:0x3076 pc:0x3075 instrmem_rd:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3077 pc:0x3076 instrmem_rd:0x1 ACTUAL: npc:0x3076 pc:0x3075 instrmem_rd:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x129 instruction:0xb529 npc_in:0x3076 
# UVM_INFO @ 2920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3077 pc:0x3076 instrmem_rd:0x0 ACTUAL: npc:0x3077 pc:0x3076 instrmem_rd:0x1 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3076 ir_var:0xb529 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3076 ir_var:0xb529 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3076 ir_var:0xb529 
# UVM_INFO @ 2930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f93 M_Data:0x0000 IR_Exec:0x291f pcout:0x2f93 ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f93 M_Data:0x0000 IR_Exec:0x291f pcout:0x2f93 
# UVM_INFO @ 2930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x3053 VSR2:0x3022 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f93 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f93 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3078 pc:0x3077 instrmem_rd:0x1 ACTUAL: npc:0x3077 pc:0x3076 instrmem_rd:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x3 pcoffset9:0x137 instruction:0x2737 npc_in:0x3077 
# UVM_INFO @ 2940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3078 pc:0x3077 instrmem_rd:0x0 ACTUAL: npc:0x3078 pc:0x3077 instrmem_rd:0x1 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0x2737 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0x2737 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0x2737 
# UVM_INFO @ 2950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f9e M_Data:0x0000 IR_Exec:0xb529 pcout:0x2f9e ACTUAL: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f9e M_Data:0x0000 IR_Exec:0xb529 pcout:0x2f9e 
# UVM_INFO @ 2950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3053 VSR2:0x312a enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f9e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f9e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3078 pc:0x3077 instrmem_rd:0x0 ACTUAL: npc:0x3078 pc:0x3077 instrmem_rd:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3078 pc:0x3077 instrmem_rd:0x0 ACTUAL: npc:0x3078 pc:0x3077 instrmem_rd:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3079 pc:0x3078 instrmem_rd:0x1 ACTUAL: npc:0x3078 pc:0x3077 instrmem_rd:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x153 instruction:0xb953 npc_in:0x3078 
# UVM_INFO @ 2980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3079 pc:0x3078 instrmem_rd:0x0 ACTUAL: npc:0x3079 pc:0x3078 instrmem_rd:0x1 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3078 ir_var:0xb953 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3078 ir_var:0xb953 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3078 ir_var:0xb953 
# UVM_INFO @ 2990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fad M_Data:0x0000 IR_Exec:0x2737 pcout:0x2fad ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fad M_Data:0x0000 IR_Exec:0x2737 pcout:0x2fad 
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fad dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fad dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307a pc:0x3079 instrmem_rd:0x1 ACTUAL: npc:0x3079 pc:0x3078 instrmem_rd:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x1 pcoffset9:0x14f instruction:0xa34f npc_in:0x3079 
# UVM_INFO @ 3000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307a pc:0x3079 instrmem_rd:0x0 ACTUAL: npc:0x307a pc:0x3079 instrmem_rd:0x1 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3079 ir_var:0xa34f 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3079 ir_var:0xa34f ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3079 ir_var:0xa34f 
# UVM_INFO @ 3010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fca M_Data:0x0000 IR_Exec:0xb953 pcout:0x2fca ACTUAL: sr1:0x5 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fca M_Data:0x0000 IR_Exec:0xb953 pcout:0x2fca 
# UVM_INFO @ 3010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x2f93 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fca dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fca dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307a pc:0x3079 instrmem_rd:0x0 ACTUAL: npc:0x307a pc:0x3079 instrmem_rd:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307a pc:0x3079 instrmem_rd:0x0 ACTUAL: npc:0x307a pc:0x3079 instrmem_rd:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307b pc:0x307a instrmem_rd:0x1 ACTUAL: npc:0x307a pc:0x3079 instrmem_rd:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x6 pcoffset9:0x06c instruction:0xac6c npc_in:0x307a 
# UVM_INFO @ 3040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307b pc:0x307a instrmem_rd:0x0 ACTUAL: npc:0x307b pc:0x307a instrmem_rd:0x1 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x307a ir_var:0xac6c 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x307a ir_var:0xac6c ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x307a ir_var:0xac6c 
# UVM_INFO @ 3050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fc7 M_Data:0x0000 IR_Exec:0xa34f pcout:0x2fc7 ACTUAL: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fc7 M_Data:0x0000 IR_Exec:0xa34f pcout:0x2fc7 
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fc7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fc7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307b pc:0x307a instrmem_rd:0x0 ACTUAL: npc:0x307b pc:0x307a instrmem_rd:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307b pc:0x307a instrmem_rd:0x0 ACTUAL: npc:0x307b pc:0x307a instrmem_rd:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307c pc:0x307b instrmem_rd:0x1 ACTUAL: npc:0x307b pc:0x307a instrmem_rd:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x4 pcoffset9:0x185 instruction:0x2985 npc_in:0x307b 
# UVM_INFO @ 3080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307c pc:0x307b instrmem_rd:0x0 ACTUAL: npc:0x307c pc:0x307b instrmem_rd:0x1 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307b ir_var:0x2985 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307b ir_var:0x2985 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307b ir_var:0x2985 
# UVM_INFO @ 3090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x30e5 M_Data:0x0000 IR_Exec:0xac6c pcout:0x30e5 ACTUAL: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x30e5 M_Data:0x0000 IR_Exec:0xac6c pcout:0x30e5 
# UVM_INFO @ 3090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x3022 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x313f VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30e5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30e5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307c pc:0x307b instrmem_rd:0x0 ACTUAL: npc:0x307c pc:0x307b instrmem_rd:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307c pc:0x307b instrmem_rd:0x0 ACTUAL: npc:0x307c pc:0x307b instrmem_rd:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307d pc:0x307c instrmem_rd:0x1 ACTUAL: npc:0x307c pc:0x307b instrmem_rd:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x1a7 instruction:0xe7a7 npc_in:0x307c 
# UVM_INFO @ 3120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307d pc:0x307c instrmem_rd:0x0 ACTUAL: npc:0x307d pc:0x307c instrmem_rd:0x1 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307c ir_var:0xe7a7 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307c ir_var:0xe7a7 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307c ir_var:0xe7a7 
# UVM_INFO @ 3130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fff M_Data:0x0000 IR_Exec:0x2985 pcout:0x2fff ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fff M_Data:0x0000 IR_Exec:0x2985 pcout:0x2fff 
# UVM_INFO @ 3130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x3022 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307e pc:0x307d instrmem_rd:0x1 ACTUAL: npc:0x307d pc:0x307c instrmem_rd:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x3 pcoffset9:0x1cf instruction:0xa7cf npc_in:0x307d 
# UVM_INFO @ 3140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307f pc:0x307e instrmem_rd:0x1 ACTUAL: npc:0x307e pc:0x307d instrmem_rd:0x1 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x3 pcoffset9:0x0fe instruction:0x26fe npc_in:0x307e 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x307d ir_var:0xa7cf 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x307d ir_var:0xa7cf ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x307d ir_var:0xa7cf 
# UVM_INFO @ 3150: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3022 M_Data:0x0000 IR_Exec:0xe7a7 pcout:0x3022 ACTUAL: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3022 M_Data:0x0000 IR_Exec:0xe7a7 pcout:0x3022 
# UVM_INFO @ 3150: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x3022 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307f pc:0x307e instrmem_rd:0x0 ACTUAL: npc:0x307f pc:0x307e instrmem_rd:0x1 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307e ir_var:0x26fe 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307e ir_var:0x26fe ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x307e ir_var:0x26fe 
# UVM_INFO @ 3160: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x304b M_Data:0x0000 IR_Exec:0xa7cf pcout:0x304b ACTUAL: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x304b M_Data:0x0000 IR_Exec:0xa7cf pcout:0x304b 
# UVM_INFO @ 3160: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x3022 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x304b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x304b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307f pc:0x307e instrmem_rd:0x0 ACTUAL: npc:0x307f pc:0x307e instrmem_rd:0x0 
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x304b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x304b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307f pc:0x307e instrmem_rd:0x0 ACTUAL: npc:0x307f pc:0x307e instrmem_rd:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307f pc:0x307e instrmem_rd:0x0 ACTUAL: npc:0x307f pc:0x307e instrmem_rd:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3080 pc:0x307f instrmem_rd:0x1 ACTUAL: npc:0x307f pc:0x307e instrmem_rd:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x6 pcoffset9:0x004 instruction:0x3c04 npc_in:0x307f 
# UVM_INFO @ 3200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3080 pc:0x307f instrmem_rd:0x0 ACTUAL: npc:0x3080 pc:0x307f instrmem_rd:0x1 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307f ir_var:0x3c04 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307f ir_var:0x3c04 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307f ir_var:0x3c04 
# UVM_INFO @ 3210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x317b M_Data:0x0000 IR_Exec:0x26fe pcout:0x317b ACTUAL: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x317b M_Data:0x0000 IR_Exec:0x26fe pcout:0x317b 
# UVM_INFO @ 3210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x3022 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x3022 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x317b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x317b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3081 pc:0x3080 instrmem_rd:0x1 ACTUAL: npc:0x3080 pc:0x307f instrmem_rd:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x1 pcoffset6:0x0d instruction:0x684d npc_in:0x3080 
# UVM_INFO @ 3220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3081 pc:0x3080 instrmem_rd:0x0 ACTUAL: npc:0x3081 pc:0x3080 instrmem_rd:0x1 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0x684d 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0x684d ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0x684d 
# UVM_INFO @ 3230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3082 M_Data:0x0000 IR_Exec:0x3c04 pcout:0x3082 ACTUAL: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3082 M_Data:0x0000 IR_Exec:0x3c04 pcout:0x3082 
# UVM_INFO @ 3230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3022 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3082 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x3082 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3082 pc:0x3081 instrmem_rd:0x1 ACTUAL: npc:0x3081 pc:0x3080 instrmem_rd:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x0 baser:0x6 pcoffset6:0x16 instruction:0x6196 npc_in:0x3081 
# UVM_INFO @ 3240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3082 pc:0x3081 instrmem_rd:0x0 ACTUAL: npc:0x3082 pc:0x3081 instrmem_rd:0x1 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0x6196 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0x6196 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0x6196 
# UVM_INFO @ 3250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000d M_Data:0x0000 IR_Exec:0x684d pcout:0x000d ACTUAL: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x000d M_Data:0x0000 IR_Exec:0x684d pcout:0x000d 
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x000d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x000d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3083 pc:0x3082 instrmem_rd:0x1 ACTUAL: npc:0x3082 pc:0x3081 instrmem_rd:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x7 pcoffset6:0x03 instruction:0x63c3 npc_in:0x3082 
# UVM_INFO @ 3260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3083 pc:0x3082 instrmem_rd:0x0 ACTUAL: npc:0x3083 pc:0x3082 instrmem_rd:0x1 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0x63c3 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0x63c3 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0x63c3 
# UVM_INFO @ 3270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6196 pcout:0x0016 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0016 M_Data:0x0000 IR_Exec:0x6196 pcout:0x0016 
# UVM_INFO @ 3270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x3022 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0016 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3084 pc:0x3083 instrmem_rd:0x1 ACTUAL: npc:0x3083 pc:0x3082 instrmem_rd:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x097 instruction:0xb097 npc_in:0x3083 
# UVM_INFO @ 3280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3084 pc:0x3083 instrmem_rd:0x0 ACTUAL: npc:0x3084 pc:0x3083 instrmem_rd:0x1 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3083 ir_var:0xb097 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3083 ir_var:0xb097 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3083 ir_var:0xb097 
# UVM_INFO @ 3290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0003 M_Data:0x0000 IR_Exec:0x63c3 pcout:0x0003 ACTUAL: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x0003 M_Data:0x0000 IR_Exec:0x63c3 pcout:0x0003 
# UVM_INFO @ 3290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x3022 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3085 pc:0x3084 instrmem_rd:0x1 ACTUAL: npc:0x3084 pc:0x3083 instrmem_rd:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x4 pcoffset9:0x04b instruction:0x384b npc_in:0x3084 
# UVM_INFO @ 3300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3085 pc:0x3084 instrmem_rd:0x0 ACTUAL: npc:0x3085 pc:0x3084 instrmem_rd:0x1 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0x384b 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0x384b ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0x384b 
# UVM_INFO @ 3310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3119 M_Data:0x0000 IR_Exec:0xb097 pcout:0x3119 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3119 M_Data:0x0000 IR_Exec:0xb097 pcout:0x3119 
# UVM_INFO @ 3310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x312a VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3119 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3119 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3085 pc:0x3084 instrmem_rd:0x0 ACTUAL: npc:0x3085 pc:0x3084 instrmem_rd:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3085 pc:0x3084 instrmem_rd:0x0 ACTUAL: npc:0x3085 pc:0x3084 instrmem_rd:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3086 pc:0x3085 instrmem_rd:0x1 ACTUAL: npc:0x3085 pc:0x3084 instrmem_rd:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x1 baser:0x4 pcoffset6:0x3b instruction:0x633b npc_in:0x3085 
# UVM_INFO @ 3340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3086 pc:0x3085 instrmem_rd:0x0 ACTUAL: npc:0x3086 pc:0x3085 instrmem_rd:0x1 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0x633b 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0x633b ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0x633b 
# UVM_INFO @ 3350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ce M_Data:0x0000 IR_Exec:0x384b pcout:0x30ce ACTUAL: sr1:0x1 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ce M_Data:0x0000 IR_Exec:0x384b pcout:0x30ce 
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30ce dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x30ce dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3087 pc:0x3086 instrmem_rd:0x1 ACTUAL: npc:0x3086 pc:0x3085 instrmem_rd:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x2 pcoffset6:0x2e instruction:0x68ae npc_in:0x3086 
# UVM_INFO @ 3360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3087 pc:0x3086 instrmem_rd:0x0 ACTUAL: npc:0x3087 pc:0x3086 instrmem_rd:0x1 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0x68ae 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0x68ae ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0x68ae 
# UVM_INFO @ 3370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffb M_Data:0x0000 IR_Exec:0x633b pcout:0xfffb ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xfffb M_Data:0x0000 IR_Exec:0x633b pcout:0xfffb 
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfffb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xfffb dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3088 pc:0x3087 instrmem_rd:0x1 ACTUAL: npc:0x3087 pc:0x3086 instrmem_rd:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x6 pcoffset9:0x01a instruction:0x3c1a npc_in:0x3087 
# UVM_INFO @ 3380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3088 pc:0x3087 instrmem_rd:0x0 ACTUAL: npc:0x3088 pc:0x3087 instrmem_rd:0x1 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0x3c1a 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0x3c1a ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0x3c1a 
# UVM_INFO @ 3390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffee M_Data:0x0000 IR_Exec:0x68ae pcout:0xffee ACTUAL: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0xffee M_Data:0x0000 IR_Exec:0x68ae pcout:0xffee 
# UVM_INFO @ 3390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x312a VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xffee dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0xffee dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3089 pc:0x3088 instrmem_rd:0x1 ACTUAL: npc:0x3088 pc:0x3087 instrmem_rd:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x2 pcoffset9:0x090 instruction:0x3490 npc_in:0x3088 
# UVM_INFO @ 3400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3089 pc:0x3088 instrmem_rd:0x0 ACTUAL: npc:0x3089 pc:0x3088 instrmem_rd:0x1 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0x3490 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0x3490 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0x3490 
# UVM_INFO @ 3410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a0 M_Data:0x0000 IR_Exec:0x3c1a pcout:0x30a0 ACTUAL: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a0 M_Data:0x0000 IR_Exec:0x3c1a pcout:0x30a0 
# UVM_INFO @ 3410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x4 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30a0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x30a0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308a pc:0x3089 instrmem_rd:0x1 ACTUAL: npc:0x3089 pc:0x3088 instrmem_rd:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x6 pcoffset9:0x08f instruction:0x2c8f npc_in:0x3089 
# UVM_INFO @ 3420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308a pc:0x3089 instrmem_rd:0x0 ACTUAL: npc:0x308a pc:0x3089 instrmem_rd:0x1 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0x2c8f 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0x2c8f ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0x2c8f 
# UVM_INFO @ 3430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3117 M_Data:0x0000 IR_Exec:0x3490 pcout:0x3117 ACTUAL: sr1:0x2 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3117 M_Data:0x0000 IR_Exec:0x3490 pcout:0x3117 
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3117 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x3117 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308b pc:0x308a instrmem_rd:0x1 ACTUAL: npc:0x308a pc:0x3089 instrmem_rd:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x1fb instruction:0xb9fb npc_in:0x308a 
# UVM_INFO @ 3440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308b pc:0x308a instrmem_rd:0x0 ACTUAL: npc:0x308b pc:0x308a instrmem_rd:0x1 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x308a ir_var:0xb9fb 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x308a ir_var:0xb9fb ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x308a ir_var:0xb9fb 
# UVM_INFO @ 3450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3117 M_Data:0x0000 IR_Exec:0x2c8f pcout:0x3117 ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3117 M_Data:0x0000 IR_Exec:0x2c8f pcout:0x3117 
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3117 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3117 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308c pc:0x308b instrmem_rd:0x1 ACTUAL: npc:0x308b pc:0x308a instrmem_rd:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x7 baser:0x6 pcoffset6:0x39 instruction:0x7fb9 npc_in:0x308b 
# UVM_INFO @ 3460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308c pc:0x308b instrmem_rd:0x0 ACTUAL: npc:0x308c pc:0x308b instrmem_rd:0x1 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308b ir_var:0x7fb9 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308b ir_var:0x7fb9 ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308b ir_var:0x7fb9 
# UVM_INFO @ 3470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3084 M_Data:0x0000 IR_Exec:0xb9fb pcout:0x3084 ACTUAL: sr1:0x7 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3084 M_Data:0x0000 IR_Exec:0xb9fb pcout:0x3084 
# UVM_INFO @ 3470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0xffee enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3084 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3084 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308c pc:0x308b instrmem_rd:0x0 ACTUAL: npc:0x308c pc:0x308b instrmem_rd:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308c pc:0x308b instrmem_rd:0x0 ACTUAL: npc:0x308c pc:0x308b instrmem_rd:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308d pc:0x308c instrmem_rd:0x1 ACTUAL: npc:0x308c pc:0x308b instrmem_rd:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x035 instruction:0xe035 npc_in:0x308c 
# UVM_INFO @ 3500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308d pc:0x308c instrmem_rd:0x0 ACTUAL: npc:0x308d pc:0x308c instrmem_rd:0x1 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308c ir_var:0xe035 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308c ir_var:0xe035 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308c ir_var:0xe035 
# UVM_INFO @ 3510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff9 M_Data:0x0000 IR_Exec:0x7fb9 pcout:0xfff9 ACTUAL: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff9 M_Data:0x0000 IR_Exec:0x7fb9 pcout:0xfff9 
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0xfff9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308e pc:0x308d instrmem_rd:0x1 ACTUAL: npc:0x308d pc:0x308c instrmem_rd:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x3 pcoffset9:0x10a instruction:0x370a npc_in:0x308d 
# UVM_INFO @ 3520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308f pc:0x308e instrmem_rd:0x1 ACTUAL: npc:0x308e pc:0x308d instrmem_rd:0x1 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x4 pcoffset9:0x1c1 instruction:0xa9c1 npc_in:0x308e 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308d ir_var:0x370a 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308d ir_var:0x370a ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308d ir_var:0x370a 
# UVM_INFO @ 3530: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30c0 M_Data:0x0000 IR_Exec:0xe035 pcout:0x30c0 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30c0 M_Data:0x0000 IR_Exec:0xe035 pcout:0x30c0 
# UVM_INFO @ 3530: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308f pc:0x308e instrmem_rd:0x0 ACTUAL: npc:0x308f pc:0x308e instrmem_rd:0x1 
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x308e ir_var:0xa9c1 
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x308e ir_var:0xa9c1 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x308e ir_var:0xa9c1 
# UVM_INFO @ 3540: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f96 M_Data:0x0000 IR_Exec:0x370a pcout:0x2f96 ACTUAL: sr1:0x4 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f96 M_Data:0x0000 IR_Exec:0x370a pcout:0x2f96 
# UVM_INFO @ 3540: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0xffee VSR2:0x317b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f96 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x2f96 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308f pc:0x308e instrmem_rd:0x0 ACTUAL: npc:0x308f pc:0x308e instrmem_rd:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f96 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x2f96 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3090 pc:0x308f instrmem_rd:0x1 ACTUAL: npc:0x308f pc:0x308e instrmem_rd:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x1 pcoffset9:0x18a instruction:0x338a npc_in:0x308f 
# UVM_INFO @ 3560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3090 pc:0x308f instrmem_rd:0x0 ACTUAL: npc:0x3090 pc:0x308f instrmem_rd:0x1 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308f ir_var:0x338a 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308f ir_var:0x338a ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308f ir_var:0x338a 
# UVM_INFO @ 3570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x304e M_Data:0x30c0 IR_Exec:0xa9c1 pcout:0x304e ACTUAL: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x304e M_Data:0x30c0 IR_Exec:0xa9c1 pcout:0x304e 
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x304e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x304e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3090 pc:0x308f instrmem_rd:0x0 ACTUAL: npc:0x3090 pc:0x308f instrmem_rd:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3090 pc:0x308f instrmem_rd:0x0 ACTUAL: npc:0x3090 pc:0x308f instrmem_rd:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3091 pc:0x3090 instrmem_rd:0x1 ACTUAL: npc:0x3090 pc:0x308f instrmem_rd:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x5 pcoffset9:0x089 instruction:0xba89 npc_in:0x3090 
# UVM_INFO @ 3600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3091 pc:0x3090 instrmem_rd:0x0 ACTUAL: npc:0x3091 pc:0x3090 instrmem_rd:0x1 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3090 ir_var:0xba89 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3090 ir_var:0xba89 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3090 ir_var:0xba89 
# UVM_INFO @ 3610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3018 M_Data:0x0000 IR_Exec:0x338a pcout:0x3018 ACTUAL: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3018 M_Data:0x0000 IR_Exec:0x338a pcout:0x3018 
# UVM_INFO @ 3610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3117 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3018 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x3018 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3092 pc:0x3091 instrmem_rd:0x1 ACTUAL: npc:0x3091 pc:0x3090 instrmem_rd:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x4 pcoffset9:0x034 instruction:0x2834 npc_in:0x3091 
# UVM_INFO @ 3620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3092 pc:0x3091 instrmem_rd:0x0 ACTUAL: npc:0x3092 pc:0x3091 instrmem_rd:0x1 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0x2834 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0x2834 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0x2834 
# UVM_INFO @ 3630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3118 M_Data:0x0000 IR_Exec:0xba89 pcout:0x3118 ACTUAL: sr1:0x2 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3118 M_Data:0x0000 IR_Exec:0xba89 pcout:0x3118 
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3118 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3118 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3092 pc:0x3091 instrmem_rd:0x0 ACTUAL: npc:0x3092 pc:0x3091 instrmem_rd:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3092 pc:0x3091 instrmem_rd:0x0 ACTUAL: npc:0x3092 pc:0x3091 instrmem_rd:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3093 pc:0x3092 instrmem_rd:0x1 ACTUAL: npc:0x3092 pc:0x3091 instrmem_rd:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x1 pcoffset9:0x106 instruction:0x3306 npc_in:0x3092 
# UVM_INFO @ 3660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3093 pc:0x3092 instrmem_rd:0x0 ACTUAL: npc:0x3093 pc:0x3092 instrmem_rd:0x1 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0x3306 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0x3306 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0x3306 
# UVM_INFO @ 3670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x30c4 M_Data:0x30c0 IR_Exec:0x2834 pcout:0x30c4 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x30c4 M_Data:0x30c0 IR_Exec:0x2834 pcout:0x30c4 
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30c4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30c4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3094 pc:0x3093 instrmem_rd:0x1 ACTUAL: npc:0x3093 pc:0x3092 instrmem_rd:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x2 pcoffset9:0x1f8 instruction:0xa5f8 npc_in:0x3093 
# UVM_INFO @ 3680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3094 pc:0x3093 instrmem_rd:0x0 ACTUAL: npc:0x3094 pc:0x3093 instrmem_rd:0x1 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3093 ir_var:0xa5f8 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3093 ir_var:0xa5f8 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3093 ir_var:0xa5f8 
# UVM_INFO @ 3690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f97 M_Data:0x0000 IR_Exec:0x3306 pcout:0x2f97 ACTUAL: sr1:0x4 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f97 M_Data:0x0000 IR_Exec:0x3306 pcout:0x2f97 
# UVM_INFO @ 3690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x304e VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f97 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x2f97 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3095 pc:0x3094 instrmem_rd:0x1 ACTUAL: npc:0x3094 pc:0x3093 instrmem_rd:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STR dr:0x0 baser:0x3 pcoffset6:0x30 instruction:0x70f0 npc_in:0x3094 
# UVM_INFO @ 3700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3095 pc:0x3094 instrmem_rd:0x0 ACTUAL: npc:0x3095 pc:0x3094 instrmem_rd:0x1 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0x70f0 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0x70f0 ACTUAL: e_control_var:0x08 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0x70f0 
# UVM_INFO @ 3710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x308a M_Data:0x30c0 IR_Exec:0xa5f8 pcout:0x308a ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x308a M_Data:0x30c0 IR_Exec:0xa5f8 pcout:0x308a 
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x308a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x308a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3095 pc:0x3094 instrmem_rd:0x0 ACTUAL: npc:0x3095 pc:0x3094 instrmem_rd:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3095 pc:0x3094 instrmem_rd:0x0 ACTUAL: npc:0x3095 pc:0x3094 instrmem_rd:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3096 pc:0x3095 instrmem_rd:0x1 ACTUAL: npc:0x3095 pc:0x3094 instrmem_rd:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x013 instruction:0xee13 npc_in:0x3095 
# UVM_INFO @ 3740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3096 pc:0x3095 instrmem_rd:0x0 ACTUAL: npc:0x3096 pc:0x3095 instrmem_rd:0x1 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0xee13 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0xee13 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0xee13 
# UVM_INFO @ 3750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff0 M_Data:0x30c0 IR_Exec:0x70f0 pcout:0xfff0 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0xfff0 M_Data:0x30c0 IR_Exec:0x70f0 pcout:0xfff0 
# UVM_INFO @ 3750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x317b VSR2:0x30c0 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x30c0 enable_writeback_status:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0xfff0 dmem_din:0x30c0 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0xfff0 dmem_din:0x30c0 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3097 pc:0x3096 instrmem_rd:0x1 ACTUAL: npc:0x3096 pc:0x3095 instrmem_rd:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x01d instruction:0xe01d npc_in:0x3096 
# UVM_INFO @ 3760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3098 pc:0x3097 instrmem_rd:0x1 ACTUAL: npc:0x3097 pc:0x3096 instrmem_rd:0x1 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x082 instruction:0xb082 npc_in:0x3097 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0xe01d 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0xe01d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0xe01d 
# UVM_INFO @ 3770: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a7 M_Data:0x30c0 IR_Exec:0xee13 pcout:0x30a7 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a7 M_Data:0x30c0 IR_Exec:0xee13 pcout:0x30a7 
# UVM_INFO @ 3770: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3099 pc:0x3098 instrmem_rd:0x1 ACTUAL: npc:0x3098 pc:0x3097 instrmem_rd:0x1 
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x5 pcoffset9:0x14c instruction:0xab4c npc_in:0x3098 
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3097 ir_var:0xb082 
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3097 ir_var:0xb082 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3097 ir_var:0xb082 
# UVM_INFO @ 3780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b2 M_Data:0x30c0 IR_Exec:0xe01d pcout:0x30b2 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b2 M_Data:0x30c0 IR_Exec:0xe01d pcout:0x30b2 
# UVM_INFO @ 3780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3780: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30c0 VSR2:0x30c0 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30c0 VSR2:0x30c0 enable_writeback_status:0x1 
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3099 pc:0x3098 instrmem_rd:0x0 ACTUAL: npc:0x3099 pc:0x3098 instrmem_rd:0x1 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3098 ir_var:0xab4c 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3098 ir_var:0xab4c ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3098 ir_var:0xab4c 
# UVM_INFO @ 3790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3118 M_Data:0x30b2 IR_Exec:0xb082 pcout:0x3118 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3118 M_Data:0x30b2 IR_Exec:0xb082 pcout:0x3118 
# UVM_INFO @ 3790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x308a VSR2:0x30c0 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x30c0 enable_writeback_status:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3118 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3118 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3099 pc:0x3098 instrmem_rd:0x0 ACTUAL: npc:0x3099 pc:0x3098 instrmem_rd:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x30b2 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x30b2 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3099 pc:0x3098 instrmem_rd:0x0 ACTUAL: npc:0x3099 pc:0x3098 instrmem_rd:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x30b2 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x30b2 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309a pc:0x3099 instrmem_rd:0x1 ACTUAL: npc:0x3099 pc:0x3098 instrmem_rd:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x4 pcoffset9:0x0bf instruction:0xa8bf npc_in:0x3099 
# UVM_INFO @ 3820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309a pc:0x3099 instrmem_rd:0x0 ACTUAL: npc:0x309a pc:0x3099 instrmem_rd:0x1 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3099 ir_var:0xa8bf 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3099 ir_var:0xa8bf ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x3099 ir_var:0xa8bf 
# UVM_INFO @ 3830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fe3 M_Data:0x30b2 IR_Exec:0xab4c pcout:0x2fe3 ACTUAL: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fe3 M_Data:0x30b2 IR_Exec:0xab4c pcout:0x2fe3 
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fe3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fe3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309a pc:0x3099 instrmem_rd:0x0 ACTUAL: npc:0x309a pc:0x3099 instrmem_rd:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309a pc:0x3099 instrmem_rd:0x0 ACTUAL: npc:0x309a pc:0x3099 instrmem_rd:0x0 
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309b pc:0x309a instrmem_rd:0x1 ACTUAL: npc:0x309a pc:0x3099 instrmem_rd:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x3 pcoffset9:0x10a instruction:0xa70a npc_in:0x309a 
# UVM_INFO @ 3860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309b pc:0x309a instrmem_rd:0x0 ACTUAL: npc:0x309b pc:0x309a instrmem_rd:0x1 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x309a ir_var:0xa70a 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x309a ir_var:0xa70a ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x309a ir_var:0xa70a 
# UVM_INFO @ 3870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x3157 M_Data:0x30b2 IR_Exec:0xa8bf pcout:0x3157 ACTUAL: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x3157 M_Data:0x30b2 IR_Exec:0xa8bf pcout:0x3157 
# UVM_INFO @ 3870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x308a VSR2:0x30b2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x30b2 enable_writeback_status:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3157 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3157 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309b pc:0x309a instrmem_rd:0x0 ACTUAL: npc:0x309b pc:0x309a instrmem_rd:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309b pc:0x309a instrmem_rd:0x0 ACTUAL: npc:0x309b pc:0x309a instrmem_rd:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309c pc:0x309b instrmem_rd:0x1 ACTUAL: npc:0x309b pc:0x309a instrmem_rd:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x187 instruction:0xeb87 npc_in:0x309b 
# UVM_INFO @ 3900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309c pc:0x309b instrmem_rd:0x0 ACTUAL: npc:0x309c pc:0x309b instrmem_rd:0x1 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309b ir_var:0xeb87 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309b ir_var:0xeb87 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309b ir_var:0xeb87 
# UVM_INFO @ 3910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fa3 M_Data:0x30b2 IR_Exec:0xa70a pcout:0x2fa3 ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fa3 M_Data:0x30b2 IR_Exec:0xa70a pcout:0x2fa3 
# UVM_INFO @ 3910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x30c4 VSR2:0x30b2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x30b2 enable_writeback_status:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fa3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fa3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309c pc:0x309b instrmem_rd:0x0 ACTUAL: npc:0x309c pc:0x309b instrmem_rd:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309c pc:0x309b instrmem_rd:0x0 ACTUAL: npc:0x309c pc:0x309b instrmem_rd:0x0 
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309d pc:0x309c instrmem_rd:0x1 ACTUAL: npc:0x309c pc:0x309b instrmem_rd:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDI dr:0x4 pcoffset9:0x1d5 instruction:0xa9d5 npc_in:0x309c 
# UVM_INFO @ 3940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309e pc:0x309d instrmem_rd:0x1 ACTUAL: npc:0x309d pc:0x309c instrmem_rd:0x1 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x113 instruction:0xe513 npc_in:0x309d 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x309c ir_var:0xa9d5 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x309c ir_var:0xa9d5 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x1 npc_out_var:0x309c ir_var:0xa9d5 
# UVM_INFO @ 3950: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3021 M_Data:0x30b2 IR_Exec:0xeb87 pcout:0x3021 ACTUAL: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3021 M_Data:0x30b2 IR_Exec:0xeb87 pcout:0x3021 
# UVM_INFO @ 3950: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3117 VSR2:0x30b2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x30b2 enable_writeback_status:0x1 
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309e pc:0x309d instrmem_rd:0x0 ACTUAL: npc:0x309e pc:0x309d instrmem_rd:0x1 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309d ir_var:0xe513 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309d ir_var:0xe513 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309d ir_var:0xe513 
# UVM_INFO @ 3960: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x3070 M_Data:0x30b2 IR_Exec:0xa9d5 pcout:0x3070 ACTUAL: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x1 NZP:0x0 aluout:0x3070 M_Data:0x30b2 IR_Exec:0xa9d5 pcout:0x3070 
# UVM_INFO @ 3960: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x30a7 VSR2:0x30b2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30a7 VSR2:0x30b2 enable_writeback_status:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3070 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3070 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309e pc:0x309d instrmem_rd:0x0 ACTUAL: npc:0x309e pc:0x309d instrmem_rd:0x0 
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3070 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3070 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309e pc:0x309d instrmem_rd:0x0 ACTUAL: npc:0x309e pc:0x309d instrmem_rd:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309e pc:0x309d instrmem_rd:0x0 ACTUAL: npc:0x309e pc:0x309d instrmem_rd:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309f pc:0x309e instrmem_rd:0x1 ACTUAL: npc:0x309e pc:0x309d instrmem_rd:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x5 pcoffset9:0x03b instruction:0xba3b npc_in:0x309e 
# UVM_INFO @ 4000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a0 pc:0x309f instrmem_rd:0x1 ACTUAL: npc:0x309f pc:0x309e instrmem_rd:0x1 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x6 pcoffset9:0x150 instruction:0x2d50 npc_in:0x309f 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x309e ir_var:0xba3b 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x309e ir_var:0xba3b ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x309e ir_var:0xba3b 
# UVM_INFO @ 4010: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2faf M_Data:0x30b2 IR_Exec:0xe513 pcout:0x2faf ACTUAL: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2faf M_Data:0x30b2 IR_Exec:0xe513 pcout:0x2faf 
# UVM_INFO @ 4010: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x30b2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x30b2 enable_writeback_status:0x1 
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a0 pc:0x309f instrmem_rd:0x0 ACTUAL: npc:0x30a0 pc:0x309f instrmem_rd:0x1 
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309f ir_var:0x2d50 
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309f ir_var:0x2d50 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x309f ir_var:0x2d50 
# UVM_INFO @ 4020: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30d8 M_Data:0x3021 IR_Exec:0xba3b pcout:0x30d8 ACTUAL: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30d8 M_Data:0x3021 IR_Exec:0xba3b pcout:0x30d8 
# UVM_INFO @ 4020: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30b2 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30b2 VSR2:0x3021 enable_writeback_status:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30d8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30d8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a0 pc:0x309f instrmem_rd:0x0 ACTUAL: npc:0x30a0 pc:0x309f instrmem_rd:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30d8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30d8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a0 pc:0x309f instrmem_rd:0x0 ACTUAL: npc:0x30a0 pc:0x309f instrmem_rd:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x3021 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x3021 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a0 pc:0x309f instrmem_rd:0x0 ACTUAL: npc:0x30a0 pc:0x309f instrmem_rd:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x3021 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x3021 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a1 pc:0x30a0 instrmem_rd:0x1 ACTUAL: npc:0x30a0 pc:0x309f instrmem_rd:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:ST dr:0x1 pcoffset9:0x092 instruction:0x3292 npc_in:0x30a0 
# UVM_INFO @ 4060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a1 pc:0x30a0 instrmem_rd:0x0 ACTUAL: npc:0x30a1 pc:0x30a0 instrmem_rd:0x1 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0x3292 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0x3292 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0x3292 
# UVM_INFO @ 4070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fee M_Data:0x30b2 IR_Exec:0x2d50 pcout:0x2fee ACTUAL: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fee M_Data:0x30b2 IR_Exec:0x2d50 pcout:0x2fee 
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fee dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fee dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a1 pc:0x30a0 instrmem_rd:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LDR dr:0x4 baser:0x2 pcoffset6:0x06 instruction:0x6886 npc_in:0x30a1 
# UVM_INFO @ 4080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0x6886 
# UVM_INFO @ 4090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0x6886 ACTUAL: e_control_var:0x08 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0x6886 
# UVM_INFO @ 4090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3131 M_Data:0x0000 IR_Exec:0x3292 pcout:0x3131 ACTUAL: sr1:0x2 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x3131 M_Data:0x0000 IR_Exec:0x3292 pcout:0x3131 
# UVM_INFO @ 4090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2faf VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x2faf VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3131 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x3131 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb5 M_Data:0x30b2 IR_Exec:0x6886 pcout:0x2fb5 ACTUAL: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb5 M_Data:0x30b2 IR_Exec:0x6886 pcout:0x2fb5 
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x2faf VSR2:0x30b2 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x2faf VSR2:0x30b2 enable_writeback_status:0x0 
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fb5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 4350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4360: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.decode_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=160 MATCHES=160 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=160 MATCHES=160 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=435 MATCHES=435 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=102 MATCHES=102 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 4208
# UVM_WARNING :   13
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COV]   435
# [COVERAGE_MODEL_REVIEW]     8
# [DEC]   161
# [PRED]  1881
# [PREDICTOR_REVIEW]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCBD]  1728
# [TEST_DONE]     1
# ** Note: $finish    : /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4360 ns  Iteration: 62  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  quit -f
# Saving coverage database on exit...
# Memory Statistics                         
#     mem: size after elab (VSZ)                 153.76 Mb
#     mem: size during sim (VSZ)                 153.76 Mb
# Elaboration Time                          
#    elab: wall time                               3.61 s
#    elab: cpu time                                2.46 s
# Simulation Time                           
#     sim: wall time                               0.91 s
#     sim: cpu time                                0.44 s
# Coverage Save Time                        
#    save: wall time                               1.08 s
#    save: cpu time                                0.21 s
# Total Time                                
#   total: wall time                               5.60 s
#   total: cpu time                                3.11 s
# HDL Simulation time                              4360 ns
# 
# End time: 06:07:29 on Dec 06,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
make[1]: Leaving directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
