--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml sr_doubleBuffered_2.twx sr_doubleBuffered_2.ncd -o
sr_doubleBuffered_2.twr sr_doubleBuffered_2.pcf -ucf sr_doubleBuffered _2.ucf

Design file:              sr_doubleBuffered_2.ncd
Physical constraint file: sr_doubleBuffered_2.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 264 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkDiv_2/mmcm_adv_inst/CLKIN1
  Logical resource: clkDiv_2/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: clkDiv_2/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkDiv_2/mmcm_adv_inst/CLKIN1
  Logical resource: clkDiv_2/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: clkDiv_2/clkin1
--------------------------------------------------------------------------------
Slack: 8.572ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clkDiv_2/mmcm_adv_inst/CLKIN1
  Logical resource: clkDiv_2/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: clkDiv_2/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkDiv_2_clkout1 = PERIOD TIMEGRP "clkDiv_2_clkout1" 
TS_clk / 0.25 HIGH         12.5%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2838 paths analyzed, 1759 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.196ns.
--------------------------------------------------------------------------------

Paths for end point temp_183_P_183 (SLICE_X34Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_183_P_183 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.247ns (Levels of Logic = 1)
  Clock Path Skew:      -0.341ns (2.503 - 2.844)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    clk_4 rising at 40.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_183_P_183
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y73.B1      net (fanout=265)      4.559   count_256
    SLICE_X51Y73.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<183>
                                                       count_256_douta_0[183]_AND_153_o1
    SLICE_X34Y68.SR      net (fanout=2)        0.912   count_256_douta_0[183]_AND_153_o
    SLICE_X34Y68.CLK     Trck                  0.371   temp_183_P_183
                                                       temp_183_P_183
    -------------------------------------------------  ---------------------------
    Total                                      6.247ns (0.776ns logic, 5.471ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_183_P_183 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.606ns (Levels of Logic = 1)
  Clock Path Skew:      -0.278ns (2.503 - 2.781)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    clk_4 rising at 40.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_183_P_183
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO3  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y73.B3      net (fanout=2)        1.182   douta_0<183>
    SLICE_X51Y73.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<183>
                                                       count_256_douta_0[183]_AND_153_o1
    SLICE_X34Y68.SR      net (fanout=2)        0.912   count_256_douta_0[183]_AND_153_o
    SLICE_X34Y68.CLK     Trck                  0.371   temp_183_P_183
                                                       temp_183_P_183
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (2.512ns logic, 2.094ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_231_P_231 (SLICE_X58Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_231_P_231 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.324ns (Levels of Logic = 1)
  Clock Path Skew:      -0.250ns (2.594 - 2.844)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    clk_4 rising at 40.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_231_P_231
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y74.B1      net (fanout=265)      4.844   count_256
    SLICE_X52Y74.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<231>
                                                       count_256_douta_0[231]_AND_57_o1
    SLICE_X58Y74.SR      net (fanout=2)        0.654   count_256_douta_0[231]_AND_57_o
    SLICE_X58Y74.CLK     Trck                  0.421   temp_231_P_231
                                                       temp_231_P_231
    -------------------------------------------------  ---------------------------
    Total                                      6.324ns (0.826ns logic, 5.498ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_231_P_231 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.059ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (2.594 - 2.850)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    clk_4 rising at 40.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_231_P_231
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO24 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y74.B4      net (fanout=2)        0.843   douta_0<231>
    SLICE_X52Y74.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<231>
                                                       count_256_douta_0[231]_AND_57_o1
    SLICE_X58Y74.SR      net (fanout=2)        0.654   count_256_douta_0[231]_AND_57_o
    SLICE_X58Y74.CLK     Trck                  0.421   temp_231_P_231
                                                       temp_231_P_231
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (2.562ns logic, 1.497ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_153_C_153 (SLICE_X65Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_153_C_153 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.289ns (Levels of Logic = 1)
  Clock Path Skew:      -0.232ns (2.612 - 2.844)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    clk_4 rising at 40.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_153_C_153
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y66.C2      net (fanout=265)      4.187   count_256
    SLICE_X46Y66.CMUX    Tilo                  0.198   temp_174_LDC
                                                       count_256_douta_0[153]_AND_214_o1
    SLICE_X65Y65.SR      net (fanout=2)        1.272   count_256_douta_0[153]_AND_214_o
    SLICE_X65Y65.CLK     Trck                  0.295   temp_153_C_153
                                                       temp_153_C_153
    -------------------------------------------------  ---------------------------
    Total                                      6.289ns (0.830ns logic, 5.459ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_153_C_153 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 1)
  Clock Path Skew:      -0.171ns (2.612 - 2.783)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    clk_4 rising at 40.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_153_C_153
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO8  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y66.C5      net (fanout=2)        0.740   douta_0<153>
    SLICE_X46Y66.CMUX    Tilo                  0.198   temp_174_LDC
                                                       count_256_douta_0[153]_AND_214_o1
    SLICE_X65Y65.SR      net (fanout=2)        1.272   count_256_douta_0[153]_AND_214_o
    SLICE_X65Y65.CLK     Trck                  0.295   temp_153_C_153
                                                       temp_153_C_153
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (2.566ns logic, 2.012ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkDiv_2_clkout1 = PERIOD TIMEGRP "clkDiv_2_clkout1" TS_clk / 0.25 HIGH
        12.5%;
--------------------------------------------------------------------------------

Paths for end point temp_219_C_219 (SLICE_X44Y79.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temp_223_C_223 (FF)
  Destination:          temp_219_C_219 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.757 - 0.649)
  Source Clock:         clk_4 rising at 40.000ns
  Destination Clock:    clk_4 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temp_223_C_223 to temp_219_C_219
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y81.AQ      Tcko                  0.098   temp_223_C_223
                                                       temp_223_C_223
    SLICE_X44Y79.D5      net (fanout=1)        0.119   temp_223_C_223
    SLICE_X44Y79.CLK     Tah         (-Th)     0.077   temp_219_C_219
                                                       temp_2231
                                                       temp_219_C_219
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.021ns logic, 0.119ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_195_P_195 (SLICE_X42Y78.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temp_199_P_199 (FF)
  Destination:          temp_195_P_195 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.483 - 0.443)
  Source Clock:         clk_4 rising at 40.000ns
  Destination Clock:    clk_4 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temp_199_P_199 to temp_195_P_195
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.AQ      Tcko                  0.098   temp_199_P_199
                                                       temp_199_P_199
    SLICE_X42Y78.A6      net (fanout=1)        0.094   temp_199_P_199
    SLICE_X42Y78.CLK     Tah         (-Th)     0.076   temp_195_P_195
                                                       temp_1991
                                                       temp_195_P_195
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.022ns logic, 0.094ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_233_P_233 (SLICE_X46Y77.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temp_237_C_237 (FF)
  Destination:          temp_233_P_233 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.492 - 0.452)
  Source Clock:         clk_4 rising at 40.000ns
  Destination Clock:    clk_4 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temp_237_C_237 to temp_233_P_233
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y77.AQ      Tcko                  0.098   temp_237_C_237
                                                       temp_237_C_237
    SLICE_X46Y77.A6      net (fanout=1)        0.094   temp_237_C_237
    SLICE_X46Y77.CLK     Tah         (-Th)     0.076   temp_233_P_233
                                                       temp_2371
                                                       temp_233_P_233
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.022ns logic, 0.094ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkDiv_2_clkout1 = PERIOD TIMEGRP "clkDiv_2_clkout1" TS_clk / 0.25 HIGH
        12.5%;
--------------------------------------------------------------------------------
Slack: 36.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: temp_90_P_90/SR
  Logical resource: temp_90_P_90/SR
  Location pin: SLICE_X21Y56.SR
  Clock network: count_256_douta_0[90]_AND_339_o
--------------------------------------------------------------------------------
Slack: 36.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: vio/U0/I_VIO/GEN_SYNC_IN[256].SYNC_IN_CELL/rising_out/SR
  Logical resource: vio/U0/I_VIO/GEN_SYNC_IN[256].SYNC_IN_CELL/U_RISING/SR
  Location pin: SLICE_X22Y52.SR
  Clock network: vio/U0/I_VIO/RESET
--------------------------------------------------------------------------------
Slack: 36.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: temp_81_P_81/SR
  Logical resource: temp_81_P_81/SR
  Location pin: SLICE_X22Y56.SR
  Clock network: count_256_douta_0[81]_AND_357_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkDiv_2_clkout0 = PERIOD TIMEGRP "clkDiv_2_clkout0" 
TS_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14308 paths analyzed, 12600 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.702ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[147].u_ramb36/U_RAMB36 (RAMB36_X8Y0.ADDRBWRADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[147].u_ramb36/U_RAMB36 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.242ns (1.833 - 1.591)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[147].u_ramb36/U_RAMB36
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X54Y87.DMUX          Tshcko                0.465   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                             ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR
    RAMB36_X8Y0.ADDRBWRADDRL10 net (fanout=513)      7.925   ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<9>
    RAMB36_X8Y0.CLKBWRCLKL     Trcck_ADDRB           0.480   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[147].u_ramb36/U_RAMB36
                                                             ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[147].u_ramb36/U_RAMB36
    -------------------------------------------------------  ---------------------------
    Total                                            8.870ns (0.945ns logic, 7.925ns route)
                                                             (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[147].u_ramb36/U_RAMB36 (RAMB36_X8Y0.ADDRBWRADDRU10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[147].u_ramb36/U_RAMB36 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.242ns (1.833 - 1.591)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[147].u_ramb36/U_RAMB36
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X54Y87.DMUX          Tshcko                0.465   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                             ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR
    RAMB36_X8Y0.ADDRBWRADDRU10 net (fanout=513)      7.924   ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<9>
    RAMB36_X8Y0.CLKBWRCLKU     Trcck_ADDRB           0.480   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[147].u_ramb36/U_RAMB36
                                                             ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[147].u_ramb36/U_RAMB36
    -------------------------------------------------------  ---------------------------
    Total                                            8.869ns (0.945ns logic, 7.924ns route)
                                                             (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36 (RAMB36_X4Y0.ADDRBWRADDRU2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.832ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (1.864 - 1.602)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X57Y86.CMUX         Tshcko                0.420   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                            ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR
    RAMB36_X4Y0.ADDRBWRADDRU2 net (fanout=513)      7.932   ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<1>
    RAMB36_X4Y0.CLKBWRCLKU    Trcck_ADDRB           0.480   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36
                                                            ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36
    ------------------------------------------------------  ---------------------------
    Total                                           8.832ns (0.900ns logic, 7.932ns route)
                                                            (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkDiv_2_clkout0 = PERIOD TIMEGRP "clkDiv_2_clkout0" TS_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[29].U_TQ (SLICE_X54Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               din_buff_1_3 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[29].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.222 - 1.134)
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    clk rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: din_buff_1_3 to ila/U0/I_TQ0.G_TW[29].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.DQ      Tcko                  0.115   din_buff_1<3>
                                                       din_buff_1_3
    SLICE_X54Y49.BX      net (fanout=7)        0.273   din_buff_1<3>
    SLICE_X54Y49.CLK     Tckdi       (-Th)     0.089   ila/U0/iTRIG_IN<31>
                                                       ila/U0/I_TQ0.G_TW[29].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.026ns logic, 0.273ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point vio/U0/I_VIO/GEN_SYNC_IN[267].SYNC_IN_CELL/USER_CLK_REG (SLICE_X70Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addra_1_4 (FF)
  Destination:          vio/U0/I_VIO/GEN_SYNC_IN[267].SYNC_IN_CELL/USER_CLK_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.251 - 1.173)
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    clk rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: addra_1_4 to vio/U0/I_VIO/GEN_SYNC_IN[267].SYNC_IN_CELL/USER_CLK_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.CQ      Tcko                  0.098   addra_1<5>
                                                       addra_1_4
    SLICE_X70Y71.AX      net (fanout=12)       0.270   addra_1<4>
    SLICE_X70Y71.CLK     Tckdi       (-Th)     0.076   vio/U0/I_VIO/GEN_SYNC_IN[269].SYNC_IN_CELL/clocked
                                                       vio/U0/I_VIO/GEN_SYNC_IN[267].SYNC_IN_CELL/USER_CLK_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.022ns logic, 0.270ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point vio/U0/I_VIO/GEN_SYNC_IN[266].SYNC_IN_CELL/sync_r_edge/U_DOUT0 (SLICE_X74Y71.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addra_1_3 (FF)
  Destination:          vio/U0/I_VIO/GEN_SYNC_IN[266].SYNC_IN_CELL/sync_r_edge/U_DOUT0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.252 - 1.173)
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    clk rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: addra_1_3 to vio/U0/I_VIO/GEN_SYNC_IN[266].SYNC_IN_CELL/sync_r_edge/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y72.CMUX    Tshcko                0.128   addra_1<5>
                                                       addra_1_3
    SLICE_X74Y71.A3      net (fanout=12)       0.248   addra_1<3>
    SLICE_X74Y71.CLK     Tah         (-Th)     0.081   vio/U0/I_VIO/GEN_SYNC_IN[267].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       addra_1<3>_rt
                                                       vio/U0/I_VIO/GEN_SYNC_IN[266].SYNC_IN_CELL/sync_r_edge/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.047ns logic, 0.248ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkDiv_2_clkout0 = PERIOD TIMEGRP "clkDiv_2_clkout0" TS_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[198].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[198].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X0Y12.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X0Y1.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[61].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X7Y12.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkDiv_2_clkout2 = PERIOD TIMEGRP "clkDiv_2_clkout2" 
TS_clk / 0.25 PHASE 20         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.216ns.
--------------------------------------------------------------------------------

Paths for end point dina_1_1 (SLICE_X60Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               register_1 (FF)
  Destination:          dina_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 0)
  Clock Path Skew:      -0.157ns (2.595 - 2.752)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk_4_sh rising at 20.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: register_1 to dina_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y74.BQ      Tcko                  0.337   register<3>
                                                       register_1
    SLICE_X60Y74.BX      net (fanout=2)        1.584   register<1>
    SLICE_X60Y74.CLK     Tdick                 0.015   dina_1<3>
                                                       dina_1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.352ns logic, 1.584ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point dina_1_2 (SLICE_X60Y74.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               register_2 (FF)
  Destination:          dina_1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.681ns (Levels of Logic = 0)
  Clock Path Skew:      -0.157ns (2.595 - 2.752)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk_4_sh rising at 20.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: register_2 to dina_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y74.CQ      Tcko                  0.337   register<3>
                                                       register_2
    SLICE_X60Y74.CX      net (fanout=2)        1.329   register<2>
    SLICE_X60Y74.CLK     Tdick                 0.015   dina_1<3>
                                                       dina_1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (0.352ns logic, 1.329ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point dina_1_3 (SLICE_X60Y74.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               register_3 (FF)
  Destination:          dina_1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.585ns (Levels of Logic = 0)
  Clock Path Skew:      -0.157ns (2.595 - 2.752)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk_4_sh rising at 20.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: register_3 to dina_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y74.DQ      Tcko                  0.337   register<3>
                                                       register_3
    SLICE_X60Y74.DX      net (fanout=2)        1.233   register<3>
    SLICE_X60Y74.CLK     Tdick                 0.015   dina_1<3>
                                                       dina_1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.585ns (0.352ns logic, 1.233ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkDiv_2_clkout2 = PERIOD TIMEGRP "clkDiv_2_clkout2" TS_clk / 0.25 PHASE 20
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dina_1_0 (SLICE_X60Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               register_0 (FF)
  Destination:          dina_1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.235 - 1.155)
  Source Clock:         clk rising at 20.000ns
  Destination Clock:    clk_4_sh rising at 20.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: register_0 to dina_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y74.AQ      Tcko                  0.098   register<3>
                                                       register_0
    SLICE_X60Y74.AX      net (fanout=1)        0.527   register<0>
    SLICE_X60Y74.CLK     Tckdi       (-Th)     0.089   dina_1<3>
                                                       dina_1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.009ns logic, 0.527ns route)
                                                       (1.7% logic, 98.3% route)

--------------------------------------------------------------------------------

Paths for end point dina_1_3 (SLICE_X60Y74.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               register_3 (FF)
  Destination:          dina_1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.235 - 1.155)
  Source Clock:         clk rising at 20.000ns
  Destination Clock:    clk_4_sh rising at 20.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: register_3 to dina_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y74.DQ      Tcko                  0.098   register<3>
                                                       register_3
    SLICE_X60Y74.DX      net (fanout=2)        0.568   register<3>
    SLICE_X60Y74.CLK     Tckdi       (-Th)     0.089   dina_1<3>
                                                       dina_1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.009ns logic, 0.568ns route)
                                                       (1.6% logic, 98.4% route)

--------------------------------------------------------------------------------

Paths for end point dina_1_1 (SLICE_X60Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               register_1 (FF)
  Destination:          dina_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.235 - 1.155)
  Source Clock:         clk rising at 20.000ns
  Destination Clock:    clk_4_sh rising at 20.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: register_1 to dina_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y74.BQ      Tcko                  0.098   register<3>
                                                       register_1
    SLICE_X60Y74.BX      net (fanout=2)        0.661   register<1>
    SLICE_X60Y74.CLK     Tckdi       (-Th)     0.089   dina_1<3>
                                                       dina_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.009ns logic, 0.661ns route)
                                                       (1.3% logic, 98.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkDiv_2_clkout2 = PERIOD TIMEGRP "clkDiv_2_clkout2" TS_clk / 0.25 PHASE 20
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.571ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: clkDiv_2/clkout3_buf/I0
  Logical resource: clkDiv_2/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clkDiv_2/clkout2
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: dina_1<3>/CLK
  Logical resource: dina_1_0/CK
  Location pin: SLICE_X60Y74.CLK
  Clock network: clk_4_sh
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: dina_1<3>/CLK
  Logical resource: dina_1_0/CK
  Location pin: SLICE_X60Y74.CLK
  Clock network: clk_4_sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_255_LDC = MAXDELAY TO TIMEGRP "TO_temp_255_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.337ns.
--------------------------------------------------------------------------------

Paths for end point temp_255_LDC (SLICE_X61Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_255_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.337ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[255]_AND_9_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_255_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X61Y63.A4      net (fanout=265)      4.045   count_256
    SLICE_X61Y63.AMUX    Tilo                  0.186   temp_255_LDC
                                                       count_256_douta_0[255]_AND_10_o1
    SLICE_X61Y63.SR      net (fanout=2)        0.472   count_256_douta_0[255]_AND_10_o
    SLICE_X61Y63.CLK     Trck                  0.297   temp_255_LDC
                                                       temp_255_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.337ns (0.820ns logic, 4.517ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_255_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[255]_AND_9_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_255_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO28 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X61Y63.A3      net (fanout=2)        1.150   douta_0<255>
    SLICE_X61Y63.AMUX    Tilo                  0.182   temp_255_LDC
                                                       count_256_douta_0[255]_AND_10_o1
    SLICE_X61Y63.SR      net (fanout=2)        0.472   count_256_douta_0[255]_AND_10_o
    SLICE_X61Y63.CLK     Trck                  0.297   temp_255_LDC
                                                       temp_255_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (2.552ns logic, 1.622ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_255_LDC (SLICE_X61Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.806ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_255_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.194ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_255_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X61Y63.A4      net (fanout=265)      4.045   count_256
    SLICE_X61Y63.A       Tilo                  0.068   temp_255_LDC
                                                       count_256_douta_0[255]_AND_9_o1
    SLICE_X61Y63.CLK     net (fanout=2)        0.744   count_256_douta_0[255]_AND_9_o
    -------------------------------------------------  ---------------------------
    Total                                      5.194ns (0.405ns logic, 4.789ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.965ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_255_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.035ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_255_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO28 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X61Y63.A3      net (fanout=2)        1.150   douta_0<255>
    SLICE_X61Y63.A       Tilo                  0.068   temp_255_LDC
                                                       count_256_douta_0[255]_AND_9_o1
    SLICE_X61Y63.CLK     net (fanout=2)        0.744   count_256_douta_0[255]_AND_9_o
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (2.141ns logic, 1.894ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_255_LDC = MAXDELAY TO TIMEGRP "TO_temp_255_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_255_LDC (SLICE_X61Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_255_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.342ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[255]_AND_9_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_255_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO28 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X61Y63.A3      net (fanout=2)        0.554   douta_0<255>
    SLICE_X61Y63.AMUX    Tilo                  0.079   temp_255_LDC
                                                       count_256_douta_0[255]_AND_10_o1
    SLICE_X61Y63.SR      net (fanout=2)        0.180   count_256_douta_0[255]_AND_10_o
    SLICE_X61Y63.CLK     Tremck      (-Th)    -0.075   temp_255_LDC
                                                       temp_255_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (0.608ns logic, 0.734ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_255_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.496ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[255]_AND_9_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_255_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X61Y63.A4      net (fanout=265)      2.065   count_256
    SLICE_X61Y63.AMUX    Tilo                  0.078   temp_255_LDC
                                                       count_256_douta_0[255]_AND_10_o1
    SLICE_X61Y63.SR      net (fanout=2)        0.180   count_256_douta_0[255]_AND_10_o
    SLICE_X61Y63.CLK     Tremck      (-Th)    -0.075   temp_255_LDC
                                                       temp_255_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.496ns (0.251ns logic, 2.245ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_255_LDC (SLICE_X61Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.501ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_255_LDC (LATCH)
  Data Path Delay:      1.501ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_255_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO28 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X61Y63.A3      net (fanout=2)        0.554   douta_0<255>
    SLICE_X61Y63.A       Tilo                  0.034   temp_255_LDC
                                                       count_256_douta_0[255]_AND_9_o1
    SLICE_X61Y63.CLK     net (fanout=2)        0.459   count_256_douta_0[255]_AND_9_o
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (0.488ns logic, 1.013ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_255_LDC (SLICE_X61Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.656ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_255_LDC (LATCH)
  Data Path Delay:      2.656ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_255_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X61Y63.A4      net (fanout=265)      2.065   count_256
    SLICE_X61Y63.A       Tilo                  0.034   temp_255_LDC
                                                       count_256_douta_0[255]_AND_9_o1
    SLICE_X61Y63.CLK     net (fanout=2)        0.459   count_256_douta_0[255]_AND_9_o
    -------------------------------------------------  ---------------------------
    Total                                      2.656ns (0.132ns logic, 2.524ns route)
                                                       (5.0% logic, 95.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_254_LDC = MAXDELAY TO TIMEGRP "TO_temp_254_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.813ns.
--------------------------------------------------------------------------------

Paths for end point temp_254_LDC (SLICE_X57Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_254_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[254]_AND_11_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_254_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y58.D4      net (fanout=265)      3.585   count_256
    SLICE_X52Y58.DMUX    Tilo                  0.191   temp_107_LDC
                                                       count_256_douta_0[254]_AND_12_o1
    SLICE_X57Y58.SR      net (fanout=2)        0.403   count_256_douta_0[254]_AND_12_o
    SLICE_X57Y58.CLK     Trck                  0.297   temp_254_LDC
                                                       temp_254_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (0.825ns logic, 3.988ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_254_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.260ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[254]_AND_11_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_254_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO27 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y58.D3      net (fanout=2)        1.297   douta_0<254>
    SLICE_X52Y58.DMUX    Tilo                  0.190   temp_107_LDC
                                                       count_256_douta_0[254]_AND_12_o1
    SLICE_X57Y58.SR      net (fanout=2)        0.403   count_256_douta_0[254]_AND_12_o
    SLICE_X57Y58.CLK     Trck                  0.297   temp_254_LDC
                                                       temp_254_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.260ns (2.560ns logic, 1.700ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_254_LDC (SLICE_X57Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.490ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_254_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.510ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_254_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y58.D4      net (fanout=265)      3.585   count_256
    SLICE_X52Y58.D       Tilo                  0.068   temp_107_LDC
                                                       count_256_douta_0[254]_AND_11_o1
    SLICE_X57Y58.CLK     net (fanout=2)        0.520   count_256_douta_0[254]_AND_11_o
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (0.405ns logic, 4.105ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.042ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_254_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_254_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO27 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y58.D3      net (fanout=2)        1.297   douta_0<254>
    SLICE_X52Y58.D       Tilo                  0.068   temp_107_LDC
                                                       count_256_douta_0[254]_AND_11_o1
    SLICE_X57Y58.CLK     net (fanout=2)        0.520   count_256_douta_0[254]_AND_11_o
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (2.141ns logic, 1.817ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_254_LDC = MAXDELAY TO TIMEGRP "TO_temp_254_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_254_LDC (SLICE_X57Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_254_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.395ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[254]_AND_11_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_254_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO27 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y58.D3      net (fanout=2)        0.607   douta_0<254>
    SLICE_X52Y58.DMUX    Tilo                  0.081   temp_107_LDC
                                                       count_256_douta_0[254]_AND_12_o1
    SLICE_X57Y58.SR      net (fanout=2)        0.178   count_256_douta_0[254]_AND_12_o
    SLICE_X57Y58.CLK     Tremck      (-Th)    -0.075   temp_254_LDC
                                                       temp_254_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.395ns (0.610ns logic, 0.785ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_254_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[254]_AND_11_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_254_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y58.D4      net (fanout=265)      1.813   count_256
    SLICE_X52Y58.DMUX    Tilo                  0.080   temp_107_LDC
                                                       count_256_douta_0[254]_AND_12_o1
    SLICE_X57Y58.SR      net (fanout=2)        0.178   count_256_douta_0[254]_AND_12_o
    SLICE_X57Y58.CLK     Tremck      (-Th)    -0.075   temp_254_LDC
                                                       temp_254_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (0.253ns logic, 1.991ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_254_LDC (SLICE_X57Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.326ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_254_LDC (LATCH)
  Data Path Delay:      1.326ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_254_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO27 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y58.D3      net (fanout=2)        0.607   douta_0<254>
    SLICE_X52Y58.D       Tilo                  0.034   temp_107_LDC
                                                       count_256_douta_0[254]_AND_11_o1
    SLICE_X57Y58.CLK     net (fanout=2)        0.231   count_256_douta_0[254]_AND_11_o
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (0.488ns logic, 0.838ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_254_LDC (SLICE_X57Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.176ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_254_LDC (LATCH)
  Data Path Delay:      2.176ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_254_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y58.D4      net (fanout=265)      1.813   count_256
    SLICE_X52Y58.D       Tilo                  0.034   temp_107_LDC
                                                       count_256_douta_0[254]_AND_11_o1
    SLICE_X57Y58.CLK     net (fanout=2)        0.231   count_256_douta_0[254]_AND_11_o
    -------------------------------------------------  ---------------------------
    Total                                      2.176ns (0.132ns logic, 2.044ns route)
                                                       (6.1% logic, 93.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_253_LDC = MAXDELAY TO TIMEGRP "TO_temp_253_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.449ns.
--------------------------------------------------------------------------------

Paths for end point temp_253_LDC (SLICE_X64Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_253_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[253]_AND_13_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_253_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X62Y64.D4      net (fanout=265)      4.168   count_256
    SLICE_X62Y64.DMUX    Tilo                  0.186   temp_149_C_149
                                                       count_256_douta_0[253]_AND_14_o1
    SLICE_X64Y64.SR      net (fanout=2)        0.504   count_256_douta_0[253]_AND_14_o
    SLICE_X64Y64.CLK     Trck                  0.254   temp_253_LDC
                                                       temp_253_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.449ns (0.777ns logic, 4.672ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_253_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[253]_AND_13_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_253_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO26 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X62Y64.D3      net (fanout=2)        1.147   douta_0<253>
    SLICE_X62Y64.DMUX    Tilo                  0.181   temp_149_C_149
                                                       count_256_douta_0[253]_AND_14_o1
    SLICE_X64Y64.SR      net (fanout=2)        0.504   count_256_douta_0[253]_AND_14_o
    SLICE_X64Y64.CLK     Trck                  0.254   temp_253_LDC
                                                       temp_253_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.159ns (2.508ns logic, 1.651ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_253_LDC (SLICE_X64Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.814ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_253_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.186ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_253_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X62Y64.D4      net (fanout=265)      4.168   count_256
    SLICE_X62Y64.D       Tilo                  0.068   temp_149_C_149
                                                       count_256_douta_0[253]_AND_13_o1
    SLICE_X64Y64.CLK     net (fanout=2)        0.613   count_256_douta_0[253]_AND_13_o
    -------------------------------------------------  ---------------------------
    Total                                      5.186ns (0.405ns logic, 4.781ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.099ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_253_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.901ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_253_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO26 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X62Y64.D3      net (fanout=2)        1.147   douta_0<253>
    SLICE_X62Y64.D       Tilo                  0.068   temp_149_C_149
                                                       count_256_douta_0[253]_AND_13_o1
    SLICE_X64Y64.CLK     net (fanout=2)        0.613   count_256_douta_0[253]_AND_13_o
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (2.141ns logic, 1.760ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_253_LDC = MAXDELAY TO TIMEGRP "TO_temp_253_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_253_LDC (SLICE_X64Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_253_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.416ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[253]_AND_13_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_253_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO26 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X62Y64.D3      net (fanout=2)        0.556   douta_0<253>
    SLICE_X62Y64.DMUX    Tilo                  0.078   temp_149_C_149
                                                       count_256_douta_0[253]_AND_14_o1
    SLICE_X64Y64.SR      net (fanout=2)        0.274   count_256_douta_0[253]_AND_14_o
    SLICE_X64Y64.CLK     Tremck      (-Th)    -0.054   temp_253_LDC
                                                       temp_253_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.416ns (0.586ns logic, 0.830ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_253_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.621ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[253]_AND_13_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_253_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X62Y64.D4      net (fanout=265)      2.117   count_256
    SLICE_X62Y64.DMUX    Tilo                  0.078   temp_149_C_149
                                                       count_256_douta_0[253]_AND_14_o1
    SLICE_X64Y64.SR      net (fanout=2)        0.274   count_256_douta_0[253]_AND_14_o
    SLICE_X64Y64.CLK     Tremck      (-Th)    -0.054   temp_253_LDC
                                                       temp_253_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (0.230ns logic, 2.391ns route)
                                                       (8.8% logic, 91.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_253_LDC (SLICE_X64Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.373ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_253_LDC (LATCH)
  Data Path Delay:      1.373ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_253_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO26 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X62Y64.D3      net (fanout=2)        0.556   douta_0<253>
    SLICE_X62Y64.D       Tilo                  0.034   temp_149_C_149
                                                       count_256_douta_0[253]_AND_13_o1
    SLICE_X64Y64.CLK     net (fanout=2)        0.329   count_256_douta_0[253]_AND_13_o
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (0.488ns logic, 0.885ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_253_LDC (SLICE_X64Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.578ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_253_LDC (LATCH)
  Data Path Delay:      2.578ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_253_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X62Y64.D4      net (fanout=265)      2.117   count_256
    SLICE_X62Y64.D       Tilo                  0.034   temp_149_C_149
                                                       count_256_douta_0[253]_AND_13_o1
    SLICE_X64Y64.CLK     net (fanout=2)        0.329   count_256_douta_0[253]_AND_13_o
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (0.132ns logic, 2.446ns route)
                                                       (5.1% logic, 94.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_252_LDC = MAXDELAY TO TIMEGRP "TO_temp_252_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.778ns.
--------------------------------------------------------------------------------

Paths for end point temp_252_LDC (SLICE_X56Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_252_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.778ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[252]_AND_15_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_252_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X56Y60.D4      net (fanout=265)      3.755   count_256
    SLICE_X56Y60.DMUX    Tilo                  0.191   temp_252_LDC
                                                       count_256_douta_0[252]_AND_16_o1
    SLICE_X56Y60.SR      net (fanout=2)        0.241   count_256_douta_0[252]_AND_16_o
    SLICE_X56Y60.CLK     Trck                  0.254   temp_252_LDC
                                                       temp_252_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (0.782ns logic, 3.996ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_252_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[252]_AND_15_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_252_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO25 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X56Y60.D3      net (fanout=2)        1.269   douta_0<252>
    SLICE_X56Y60.DMUX    Tilo                  0.190   temp_252_LDC
                                                       count_256_douta_0[252]_AND_16_o1
    SLICE_X56Y60.SR      net (fanout=2)        0.241   count_256_douta_0[252]_AND_16_o
    SLICE_X56Y60.CLK     Trck                  0.254   temp_252_LDC
                                                       temp_252_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (2.517ns logic, 1.510ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_252_LDC (SLICE_X56Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.358ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_252_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.642ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_252_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X56Y60.D4      net (fanout=265)      3.755   count_256
    SLICE_X56Y60.D       Tilo                  0.068   temp_252_LDC
                                                       count_256_douta_0[252]_AND_15_o1
    SLICE_X56Y60.CLK     net (fanout=2)        0.482   count_256_douta_0[252]_AND_15_o
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (0.405ns logic, 4.237ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.108ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_252_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.892ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_252_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO25 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X56Y60.D3      net (fanout=2)        1.269   douta_0<252>
    SLICE_X56Y60.D       Tilo                  0.068   temp_252_LDC
                                                       count_256_douta_0[252]_AND_15_o1
    SLICE_X56Y60.CLK     net (fanout=2)        0.482   count_256_douta_0[252]_AND_15_o
    -------------------------------------------------  ---------------------------
    Total                                      3.892ns (2.141ns logic, 1.751ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_252_LDC = MAXDELAY TO TIMEGRP "TO_temp_252_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_252_LDC (SLICE_X56Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_252_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.273ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[252]_AND_15_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_252_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO25 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X56Y60.D3      net (fanout=2)        0.592   douta_0<252>
    SLICE_X56Y60.DMUX    Tilo                  0.081   temp_252_LDC
                                                       count_256_douta_0[252]_AND_16_o1
    SLICE_X56Y60.SR      net (fanout=2)        0.092   count_256_douta_0[252]_AND_16_o
    SLICE_X56Y60.CLK     Tremck      (-Th)    -0.054   temp_252_LDC
                                                       temp_252_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.589ns logic, 0.684ns route)
                                                       (46.3% logic, 53.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_252_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.271ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[252]_AND_15_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_252_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X56Y60.D4      net (fanout=265)      1.947   count_256
    SLICE_X56Y60.DMUX    Tilo                  0.080   temp_252_LDC
                                                       count_256_douta_0[252]_AND_16_o1
    SLICE_X56Y60.SR      net (fanout=2)        0.092   count_256_douta_0[252]_AND_16_o
    SLICE_X56Y60.CLK     Tremck      (-Th)    -0.054   temp_252_LDC
                                                       temp_252_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.271ns (0.232ns logic, 2.039ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_252_LDC (SLICE_X56Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.273ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_252_LDC (LATCH)
  Data Path Delay:      1.273ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_252_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO25 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X56Y60.D3      net (fanout=2)        0.592   douta_0<252>
    SLICE_X56Y60.D       Tilo                  0.034   temp_252_LDC
                                                       count_256_douta_0[252]_AND_15_o1
    SLICE_X56Y60.CLK     net (fanout=2)        0.193   count_256_douta_0[252]_AND_15_o
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.488ns logic, 0.785ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_252_LDC (SLICE_X56Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.272ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_252_LDC (LATCH)
  Data Path Delay:      2.272ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_252_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X56Y60.D4      net (fanout=265)      1.947   count_256
    SLICE_X56Y60.D       Tilo                  0.034   temp_252_LDC
                                                       count_256_douta_0[252]_AND_15_o1
    SLICE_X56Y60.CLK     net (fanout=2)        0.193   count_256_douta_0[252]_AND_15_o
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.132ns logic, 2.140ns route)
                                                       (5.8% logic, 94.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_251_LDC = MAXDELAY TO TIMEGRP "TO_temp_251_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.477ns.
--------------------------------------------------------------------------------

Paths for end point temp_251_LDC (SLICE_X60Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_251_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[251]_AND_17_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_251_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X60Y67.A4      net (fanout=265)      4.313   count_256
    SLICE_X60Y67.AMUX    Tilo                  0.190   temp_251_LDC
                                                       count_256_douta_0[251]_AND_18_o1
    SLICE_X60Y67.SR      net (fanout=2)        0.383   count_256_douta_0[251]_AND_18_o
    SLICE_X60Y67.CLK     Trck                  0.254   temp_251_LDC
                                                       temp_251_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.477ns (0.781ns logic, 4.696ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_251_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.882ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[251]_AND_17_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_251_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO24 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y67.A3      net (fanout=2)        0.983   douta_0<251>
    SLICE_X60Y67.AMUX    Tilo                  0.189   temp_251_LDC
                                                       count_256_douta_0[251]_AND_18_o1
    SLICE_X60Y67.SR      net (fanout=2)        0.383   count_256_douta_0[251]_AND_18_o
    SLICE_X60Y67.CLK     Trck                  0.254   temp_251_LDC
                                                       temp_251_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.882ns (2.516ns logic, 1.366ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_251_LDC (SLICE_X60Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.536ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_251_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.464ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_251_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X60Y67.A4      net (fanout=265)      4.313   count_256
    SLICE_X60Y67.A       Tilo                  0.068   temp_251_LDC
                                                       count_256_douta_0[251]_AND_17_o1
    SLICE_X60Y67.CLK     net (fanout=2)        0.746   count_256_douta_0[251]_AND_17_o
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (0.405ns logic, 5.059ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.130ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_251_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.870ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_251_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO24 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y67.A3      net (fanout=2)        0.983   douta_0<251>
    SLICE_X60Y67.A       Tilo                  0.068   temp_251_LDC
                                                       count_256_douta_0[251]_AND_17_o1
    SLICE_X60Y67.CLK     net (fanout=2)        0.746   count_256_douta_0[251]_AND_17_o
    -------------------------------------------------  ---------------------------
    Total                                      3.870ns (2.141ns logic, 1.729ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_251_LDC = MAXDELAY TO TIMEGRP "TO_temp_251_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_251_LDC (SLICE_X60Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_251_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[251]_AND_17_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_251_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO24 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y67.A3      net (fanout=2)        0.479   douta_0<251>
    SLICE_X60Y67.AMUX    Tilo                  0.080   temp_251_LDC
                                                       count_256_douta_0[251]_AND_18_o1
    SLICE_X60Y67.SR      net (fanout=2)        0.151   count_256_douta_0[251]_AND_18_o
    SLICE_X60Y67.CLK     Tremck      (-Th)    -0.054   temp_251_LDC
                                                       temp_251_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.588ns logic, 0.630ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_251_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[251]_AND_17_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_251_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X60Y67.A4      net (fanout=265)      2.174   count_256
    SLICE_X60Y67.AMUX    Tilo                  0.079   temp_251_LDC
                                                       count_256_douta_0[251]_AND_18_o1
    SLICE_X60Y67.SR      net (fanout=2)        0.151   count_256_douta_0[251]_AND_18_o
    SLICE_X60Y67.CLK     Tremck      (-Th)    -0.054   temp_251_LDC
                                                       temp_251_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (0.231ns logic, 2.325ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_251_LDC (SLICE_X60Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.428ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_251_LDC (LATCH)
  Data Path Delay:      1.428ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_251_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO24 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y67.A3      net (fanout=2)        0.479   douta_0<251>
    SLICE_X60Y67.A       Tilo                  0.034   temp_251_LDC
                                                       count_256_douta_0[251]_AND_17_o1
    SLICE_X60Y67.CLK     net (fanout=2)        0.461   count_256_douta_0[251]_AND_17_o
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (0.488ns logic, 0.940ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_251_LDC (SLICE_X60Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.767ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_251_LDC (LATCH)
  Data Path Delay:      2.767ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_251_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X60Y67.A4      net (fanout=265)      2.174   count_256
    SLICE_X60Y67.A       Tilo                  0.034   temp_251_LDC
                                                       count_256_douta_0[251]_AND_17_o1
    SLICE_X60Y67.CLK     net (fanout=2)        0.461   count_256_douta_0[251]_AND_17_o
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (0.132ns logic, 2.635ns route)
                                                       (4.8% logic, 95.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_250_LDC = MAXDELAY TO TIMEGRP "TO_temp_250_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.019ns.
--------------------------------------------------------------------------------

Paths for end point temp_250_LDC (SLICE_X52Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_250_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.019ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[250]_AND_19_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_250_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y67.B5      net (fanout=265)      3.982   count_256
    SLICE_X52Y67.BMUX    Tilo                  0.205   temp_250_LDC
                                                       count_256_douta_0[250]_AND_20_o1
    SLICE_X52Y67.SR      net (fanout=2)        0.241   count_256_douta_0[250]_AND_20_o
    SLICE_X52Y67.CLK     Trck                  0.254   temp_250_LDC
                                                       temp_250_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (0.796ns logic, 4.223ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_250_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.720ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[250]_AND_19_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_250_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO20 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y67.B2      net (fanout=2)        0.947   douta_0<250>
    SLICE_X52Y67.BMUX    Tilo                  0.205   temp_250_LDC
                                                       count_256_douta_0[250]_AND_20_o1
    SLICE_X52Y67.SR      net (fanout=2)        0.241   count_256_douta_0[250]_AND_20_o
    SLICE_X52Y67.CLK     Trck                  0.254   temp_250_LDC
                                                       temp_250_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (2.532ns logic, 1.188ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_250_LDC (SLICE_X52Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.248ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_250_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_250_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y67.B5      net (fanout=265)      3.982   count_256
    SLICE_X52Y67.B       Tilo                  0.068   temp_250_LDC
                                                       count_256_douta_0[250]_AND_19_o1
    SLICE_X52Y67.CLK     net (fanout=2)        0.365   count_256_douta_0[250]_AND_19_o
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (0.405ns logic, 4.347ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.547ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_250_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_250_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO20 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y67.B2      net (fanout=2)        0.947   douta_0<250>
    SLICE_X52Y67.B       Tilo                  0.068   temp_250_LDC
                                                       count_256_douta_0[250]_AND_19_o1
    SLICE_X52Y67.CLK     net (fanout=2)        0.365   count_256_douta_0[250]_AND_19_o
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (2.141ns logic, 1.312ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_250_LDC = MAXDELAY TO TIMEGRP "TO_temp_250_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_250_LDC (SLICE_X52Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_250_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.116ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[250]_AND_19_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_250_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO20 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y67.B2      net (fanout=2)        0.437   douta_0<250>
    SLICE_X52Y67.BMUX    Tilo                  0.079   temp_250_LDC
                                                       count_256_douta_0[250]_AND_20_o1
    SLICE_X52Y67.SR      net (fanout=2)        0.092   count_256_douta_0[250]_AND_20_o
    SLICE_X52Y67.CLK     Tremck      (-Th)    -0.054   temp_250_LDC
                                                       temp_250_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.587ns logic, 0.529ns route)
                                                       (52.6% logic, 47.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_250_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.347ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[250]_AND_19_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_250_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y67.B5      net (fanout=265)      2.020   count_256
    SLICE_X52Y67.BMUX    Tilo                  0.083   temp_250_LDC
                                                       count_256_douta_0[250]_AND_20_o1
    SLICE_X52Y67.SR      net (fanout=2)        0.092   count_256_douta_0[250]_AND_20_o
    SLICE_X52Y67.CLK     Tremck      (-Th)    -0.054   temp_250_LDC
                                                       temp_250_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.347ns (0.235ns logic, 2.112ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_250_LDC (SLICE_X52Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.073ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_250_LDC (LATCH)
  Data Path Delay:      1.073ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_250_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO20 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y67.B2      net (fanout=2)        0.437   douta_0<250>
    SLICE_X52Y67.B       Tilo                  0.034   temp_250_LDC
                                                       count_256_douta_0[250]_AND_19_o1
    SLICE_X52Y67.CLK     net (fanout=2)        0.148   count_256_douta_0[250]_AND_19_o
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.488ns logic, 0.585ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_250_LDC (SLICE_X52Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.300ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_250_LDC (LATCH)
  Data Path Delay:      2.300ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_250_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y67.B5      net (fanout=265)      2.020   count_256
    SLICE_X52Y67.B       Tilo                  0.034   temp_250_LDC
                                                       count_256_douta_0[250]_AND_19_o1
    SLICE_X52Y67.CLK     net (fanout=2)        0.148   count_256_douta_0[250]_AND_19_o
    -------------------------------------------------  ---------------------------
    Total                                      2.300ns (0.132ns logic, 2.168ns route)
                                                       (5.7% logic, 94.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_249_LDC = MAXDELAY TO TIMEGRP "TO_temp_249_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.440ns.
--------------------------------------------------------------------------------

Paths for end point temp_249_LDC (SLICE_X60Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_249_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[249]_AND_21_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_249_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X58Y68.D4      net (fanout=265)      4.430   count_256
    SLICE_X58Y68.DMUX    Tilo                  0.186   temp_250_C_250
                                                       count_256_douta_0[249]_AND_22_o1
    SLICE_X60Y68.SR      net (fanout=2)        0.233   count_256_douta_0[249]_AND_22_o
    SLICE_X60Y68.CLK     Trck                  0.254   temp_249_LDC
                                                       temp_249_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.440ns (0.777ns logic, 4.663ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_249_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[249]_AND_21_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_249_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO19 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X58Y68.D3      net (fanout=2)        0.998   douta_0<249>
    SLICE_X58Y68.DMUX    Tilo                  0.181   temp_250_C_250
                                                       count_256_douta_0[249]_AND_22_o1
    SLICE_X60Y68.SR      net (fanout=2)        0.233   count_256_douta_0[249]_AND_22_o
    SLICE_X60Y68.CLK     Trck                  0.254   temp_249_LDC
                                                       temp_249_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (2.508ns logic, 1.231ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_249_LDC (SLICE_X60Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.815ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_249_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.185ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_249_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X58Y68.D4      net (fanout=265)      4.430   count_256
    SLICE_X58Y68.D       Tilo                  0.068   temp_250_C_250
                                                       count_256_douta_0[249]_AND_21_o1
    SLICE_X60Y68.CLK     net (fanout=2)        0.350   count_256_douta_0[249]_AND_21_o
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (0.405ns logic, 4.780ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.511ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_249_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_249_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO19 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X58Y68.D3      net (fanout=2)        0.998   douta_0<249>
    SLICE_X58Y68.D       Tilo                  0.068   temp_250_C_250
                                                       count_256_douta_0[249]_AND_21_o1
    SLICE_X60Y68.CLK     net (fanout=2)        0.350   count_256_douta_0[249]_AND_21_o
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (2.141ns logic, 1.348ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_249_LDC = MAXDELAY TO TIMEGRP "TO_temp_249_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_249_LDC (SLICE_X60Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_249_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.172ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[249]_AND_21_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_249_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO19 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X58Y68.D3      net (fanout=2)        0.497   douta_0<249>
    SLICE_X58Y68.DMUX    Tilo                  0.078   temp_250_C_250
                                                       count_256_douta_0[249]_AND_22_o1
    SLICE_X60Y68.SR      net (fanout=2)        0.089   count_256_douta_0[249]_AND_22_o
    SLICE_X60Y68.CLK     Tremck      (-Th)    -0.054   temp_249_LDC
                                                       temp_249_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (0.586ns logic, 0.586ns route)
                                                       (50.0% logic, 50.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_249_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.540ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[249]_AND_21_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_249_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X58Y68.D4      net (fanout=265)      2.221   count_256
    SLICE_X58Y68.DMUX    Tilo                  0.078   temp_250_C_250
                                                       count_256_douta_0[249]_AND_22_o1
    SLICE_X60Y68.SR      net (fanout=2)        0.089   count_256_douta_0[249]_AND_22_o
    SLICE_X60Y68.CLK     Tremck      (-Th)    -0.054   temp_249_LDC
                                                       temp_249_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.540ns (0.230ns logic, 2.310ns route)
                                                       (9.1% logic, 90.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_249_LDC (SLICE_X60Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.129ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_249_LDC (LATCH)
  Data Path Delay:      1.129ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_249_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO19 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X58Y68.D3      net (fanout=2)        0.497   douta_0<249>
    SLICE_X58Y68.D       Tilo                  0.034   temp_250_C_250
                                                       count_256_douta_0[249]_AND_21_o1
    SLICE_X60Y68.CLK     net (fanout=2)        0.144   count_256_douta_0[249]_AND_21_o
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (0.488ns logic, 0.641ns route)
                                                       (43.2% logic, 56.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_249_LDC (SLICE_X60Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.497ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_249_LDC (LATCH)
  Data Path Delay:      2.497ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_249_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X58Y68.D4      net (fanout=265)      2.221   count_256
    SLICE_X58Y68.D       Tilo                  0.034   temp_250_C_250
                                                       count_256_douta_0[249]_AND_21_o1
    SLICE_X60Y68.CLK     net (fanout=2)        0.144   count_256_douta_0[249]_AND_21_o
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (0.132ns logic, 2.365ns route)
                                                       (5.3% logic, 94.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_248_LDC = MAXDELAY TO TIMEGRP "TO_temp_248_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.444ns.
--------------------------------------------------------------------------------

Paths for end point temp_248_LDC (SLICE_X53Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_248_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[248]_AND_23_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_248_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y66.B2      net (fanout=265)      4.248   count_256
    SLICE_X52Y66.BMUX    Tilo                  0.205   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<127>
                                                       count_256_douta_0[248]_AND_24_o1
    SLICE_X53Y67.SR      net (fanout=2)        0.357   count_256_douta_0[248]_AND_24_o
    SLICE_X53Y67.CLK     Trck                  0.297   temp_248_LDC
                                                       temp_248_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.444ns (0.839ns logic, 4.605ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_248_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[248]_AND_23_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_248_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO18 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y66.B4      net (fanout=2)        0.752   douta_0<248>
    SLICE_X52Y66.BMUX    Tilo                  0.201   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<127>
                                                       count_256_douta_0[248]_AND_24_o1
    SLICE_X53Y67.SR      net (fanout=2)        0.357   count_256_douta_0[248]_AND_24_o
    SLICE_X53Y67.CLK     Trck                  0.297   temp_248_LDC
                                                       temp_248_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.680ns (2.571ns logic, 1.109ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_248_LDC (SLICE_X53Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.986ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_248_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.014ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_248_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y66.B2      net (fanout=265)      4.248   count_256
    SLICE_X52Y66.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<127>
                                                       count_256_douta_0[248]_AND_23_o1
    SLICE_X53Y67.CLK     net (fanout=2)        0.361   count_256_douta_0[248]_AND_23_o
    -------------------------------------------------  ---------------------------
    Total                                      5.014ns (0.405ns logic, 4.609ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.746ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_248_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.254ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_248_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO18 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y66.B4      net (fanout=2)        0.752   douta_0<248>
    SLICE_X52Y66.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<127>
                                                       count_256_douta_0[248]_AND_23_o1
    SLICE_X53Y67.CLK     net (fanout=2)        0.361   count_256_douta_0[248]_AND_23_o
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (2.141ns logic, 1.113ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_248_LDC = MAXDELAY TO TIMEGRP "TO_temp_248_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_248_LDC (SLICE_X53Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_248_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.116ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[248]_AND_23_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_248_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO18 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y66.B4      net (fanout=2)        0.368   douta_0<248>
    SLICE_X52Y66.BMUX    Tilo                  0.083   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<127>
                                                       count_256_douta_0[248]_AND_24_o1
    SLICE_X53Y67.SR      net (fanout=2)        0.136   count_256_douta_0[248]_AND_24_o
    SLICE_X53Y67.CLK     Tremck      (-Th)    -0.075   temp_248_LDC
                                                       temp_248_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.612ns logic, 0.504ns route)
                                                       (54.8% logic, 45.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_248_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.493ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[248]_AND_23_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_248_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y66.B2      net (fanout=265)      2.105   count_256
    SLICE_X52Y66.BMUX    Tilo                  0.079   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<127>
                                                       count_256_douta_0[248]_AND_24_o1
    SLICE_X53Y67.SR      net (fanout=2)        0.136   count_256_douta_0[248]_AND_24_o
    SLICE_X53Y67.CLK     Tremck      (-Th)    -0.075   temp_248_LDC
                                                       temp_248_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (0.252ns logic, 2.241ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_248_LDC (SLICE_X53Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.004ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_248_LDC (LATCH)
  Data Path Delay:      1.004ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_248_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO18 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y66.B4      net (fanout=2)        0.368   douta_0<248>
    SLICE_X52Y66.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<127>
                                                       count_256_douta_0[248]_AND_23_o1
    SLICE_X53Y67.CLK     net (fanout=2)        0.148   count_256_douta_0[248]_AND_23_o
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.488ns logic, 0.516ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_248_LDC (SLICE_X53Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.385ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_248_LDC (LATCH)
  Data Path Delay:      2.385ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_248_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y66.B2      net (fanout=265)      2.105   count_256
    SLICE_X52Y66.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<127>
                                                       count_256_douta_0[248]_AND_23_o1
    SLICE_X53Y67.CLK     net (fanout=2)        0.148   count_256_douta_0[248]_AND_23_o
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (0.132ns logic, 2.253ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_246_LDC = MAXDELAY TO TIMEGRP "TO_temp_246_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.135ns.
--------------------------------------------------------------------------------

Paths for end point temp_246_LDC (SLICE_X42Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    33.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_246_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      6.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[246]_AND_27_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_246_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y76.A4      net (fanout=265)      4.689   count_256
    SLICE_X53Y76.AMUX    Tilo                  0.186   temp_229_C_229
                                                       count_256_douta_0[246]_AND_28_o1
    SLICE_X42Y76.SR      net (fanout=2)        0.669   count_256_douta_0[246]_AND_28_o
    SLICE_X42Y76.CLK     Trck                  0.254   temp_246_LDC
                                                       temp_246_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.135ns (0.777ns logic, 5.358ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_246_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.252ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[246]_AND_27_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_246_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO16 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y76.A2      net (fanout=2)        1.062   douta_0<246>
    SLICE_X53Y76.AMUX    Tilo                  0.194   temp_229_C_229
                                                       count_256_douta_0[246]_AND_28_o1
    SLICE_X42Y76.SR      net (fanout=2)        0.669   count_256_douta_0[246]_AND_28_o
    SLICE_X42Y76.CLK     Trck                  0.254   temp_246_LDC
                                                       temp_246_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.252ns (2.521ns logic, 1.731ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_246_LDC (SLICE_X42Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.361ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_246_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.639ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_246_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y76.A4      net (fanout=265)      4.689   count_256
    SLICE_X53Y76.A       Tilo                  0.068   temp_229_C_229
                                                       count_256_douta_0[246]_AND_27_o1
    SLICE_X42Y76.CLK     net (fanout=2)        0.545   count_256_douta_0[246]_AND_27_o
    -------------------------------------------------  ---------------------------
    Total                                      5.639ns (0.405ns logic, 5.234ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.252ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_246_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.748ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_246_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO16 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y76.A2      net (fanout=2)        1.062   douta_0<246>
    SLICE_X53Y76.A       Tilo                  0.068   temp_229_C_229
                                                       count_256_douta_0[246]_AND_27_o1
    SLICE_X42Y76.CLK     net (fanout=2)        0.545   count_256_douta_0[246]_AND_27_o
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (2.141ns logic, 1.607ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_246_LDC = MAXDELAY TO TIMEGRP "TO_temp_246_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_246_LDC (SLICE_X42Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_246_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[246]_AND_27_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_246_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO16 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y76.A2      net (fanout=2)        0.475   douta_0<246>
    SLICE_X53Y76.AMUX    Tilo                  0.075   temp_229_C_229
                                                       count_256_douta_0[246]_AND_28_o1
    SLICE_X42Y76.SR      net (fanout=2)        0.269   count_256_douta_0[246]_AND_28_o
    SLICE_X42Y76.CLK     Tremck      (-Th)    -0.054   temp_246_LDC
                                                       temp_246_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.583ns logic, 0.744ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_246_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[246]_AND_27_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_246_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y76.A4      net (fanout=265)      2.301   count_256
    SLICE_X53Y76.AMUX    Tilo                  0.078   temp_229_C_229
                                                       count_256_douta_0[246]_AND_28_o1
    SLICE_X42Y76.SR      net (fanout=2)        0.269   count_256_douta_0[246]_AND_28_o
    SLICE_X42Y76.CLK     Tremck      (-Th)    -0.054   temp_246_LDC
                                                       temp_246_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.230ns logic, 2.570ns route)
                                                       (8.2% logic, 91.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_246_LDC (SLICE_X42Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.196ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_246_LDC (LATCH)
  Data Path Delay:      1.196ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_246_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO16 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y76.A2      net (fanout=2)        0.475   douta_0<246>
    SLICE_X53Y76.A       Tilo                  0.034   temp_229_C_229
                                                       count_256_douta_0[246]_AND_27_o1
    SLICE_X42Y76.CLK     net (fanout=2)        0.233   count_256_douta_0[246]_AND_27_o
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.488ns logic, 0.708ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_246_LDC (SLICE_X42Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.666ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_246_LDC (LATCH)
  Data Path Delay:      2.666ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_246_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y76.A4      net (fanout=265)      2.301   count_256
    SLICE_X53Y76.A       Tilo                  0.034   temp_229_C_229
                                                       count_256_douta_0[246]_AND_27_o1
    SLICE_X42Y76.CLK     net (fanout=2)        0.233   count_256_douta_0[246]_AND_27_o
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (0.132ns logic, 2.534ns route)
                                                       (5.0% logic, 95.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_247_LDC = MAXDELAY TO TIMEGRP "TO_temp_247_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.404ns.
--------------------------------------------------------------------------------

Paths for end point temp_247_LDC (SLICE_X39Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_247_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[247]_AND_25_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_247_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y69.D3      net (fanout=265)      4.111   count_256
    SLICE_X44Y69.DMUX    Tilo                  0.190   temp_232_C_232
                                                       count_256_douta_0[247]_AND_26_o1
    SLICE_X39Y69.SR      net (fanout=2)        0.469   count_256_douta_0[247]_AND_26_o
    SLICE_X39Y69.CLK     Trck                  0.297   temp_247_LDC
                                                       temp_247_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.404ns (0.824ns logic, 4.580ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_247_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.970ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[247]_AND_25_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_247_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO17 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y69.D4      net (fanout=2)        0.940   douta_0<247>
    SLICE_X44Y69.DMUX    Tilo                  0.191   temp_232_C_232
                                                       count_256_douta_0[247]_AND_26_o1
    SLICE_X39Y69.SR      net (fanout=2)        0.469   count_256_douta_0[247]_AND_26_o
    SLICE_X39Y69.CLK     Trck                  0.297   temp_247_LDC
                                                       temp_247_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.970ns (2.561ns logic, 1.409ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_247_LDC (SLICE_X39Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.892ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_247_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.108ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_247_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y69.D3      net (fanout=265)      4.111   count_256
    SLICE_X44Y69.D       Tilo                  0.068   temp_232_C_232
                                                       count_256_douta_0[247]_AND_25_o1
    SLICE_X39Y69.CLK     net (fanout=2)        0.592   count_256_douta_0[247]_AND_25_o
    -------------------------------------------------  ---------------------------
    Total                                      5.108ns (0.405ns logic, 4.703ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.327ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_247_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.673ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_247_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO17 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y69.D4      net (fanout=2)        0.940   douta_0<247>
    SLICE_X44Y69.D       Tilo                  0.068   temp_232_C_232
                                                       count_256_douta_0[247]_AND_25_o1
    SLICE_X39Y69.CLK     net (fanout=2)        0.592   count_256_douta_0[247]_AND_25_o
    -------------------------------------------------  ---------------------------
    Total                                      3.673ns (2.141ns logic, 1.532ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_247_LDC = MAXDELAY TO TIMEGRP "TO_temp_247_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_247_LDC (SLICE_X39Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_247_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.288ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[247]_AND_25_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_247_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO17 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y69.D4      net (fanout=2)        0.452   douta_0<247>
    SLICE_X44Y69.DMUX    Tilo                  0.080   temp_232_C_232
                                                       count_256_douta_0[247]_AND_26_o1
    SLICE_X39Y69.SR      net (fanout=2)        0.227   count_256_douta_0[247]_AND_26_o
    SLICE_X39Y69.CLK     Tremck      (-Th)    -0.075   temp_247_LDC
                                                       temp_247_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.288ns (0.609ns logic, 0.679ns route)
                                                       (47.3% logic, 52.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_247_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.529ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[247]_AND_25_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_247_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y69.D3      net (fanout=265)      2.048   count_256
    SLICE_X44Y69.DMUX    Tilo                  0.081   temp_232_C_232
                                                       count_256_douta_0[247]_AND_26_o1
    SLICE_X39Y69.SR      net (fanout=2)        0.227   count_256_douta_0[247]_AND_26_o
    SLICE_X39Y69.CLK     Tremck      (-Th)    -0.075   temp_247_LDC
                                                       temp_247_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (0.254ns logic, 2.275ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_247_LDC (SLICE_X39Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.223ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_247_LDC (LATCH)
  Data Path Delay:      1.223ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_247_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO17 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y69.D4      net (fanout=2)        0.452   douta_0<247>
    SLICE_X44Y69.D       Tilo                  0.034   temp_232_C_232
                                                       count_256_douta_0[247]_AND_25_o1
    SLICE_X39Y69.CLK     net (fanout=2)        0.283   count_256_douta_0[247]_AND_25_o
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.488ns logic, 0.735ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_247_LDC (SLICE_X39Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.463ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_247_LDC (LATCH)
  Data Path Delay:      2.463ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_247_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y69.D3      net (fanout=265)      2.048   count_256
    SLICE_X44Y69.D       Tilo                  0.034   temp_232_C_232
                                                       count_256_douta_0[247]_AND_25_o1
    SLICE_X39Y69.CLK     net (fanout=2)        0.283   count_256_douta_0[247]_AND_25_o
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (0.132ns logic, 2.331ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_245_LDC = MAXDELAY TO TIMEGRP "TO_temp_245_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.086ns.
--------------------------------------------------------------------------------

Paths for end point temp_245_LDC (SLICE_X47Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    33.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_245_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      6.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[245]_AND_29_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_245_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y73.B1      net (fanout=265)      4.709   count_256
    SLICE_X53Y73.BMUX    Tilo                  0.197   temp_225_LDC
                                                       count_256_douta_0[245]_AND_30_o1
    SLICE_X47Y73.SR      net (fanout=2)        0.546   count_256_douta_0[245]_AND_30_o
    SLICE_X47Y73.CLK     Trck                  0.297   temp_245_LDC
                                                       temp_245_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.086ns (0.831ns logic, 5.255ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_245_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.877ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[245]_AND_29_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_245_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO12 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y73.B3      net (fanout=2)        0.775   douta_0<245>
    SLICE_X53Y73.BMUX    Tilo                  0.186   temp_225_LDC
                                                       count_256_douta_0[245]_AND_30_o1
    SLICE_X47Y73.SR      net (fanout=2)        0.546   count_256_douta_0[245]_AND_30_o
    SLICE_X47Y73.CLK     Trck                  0.297   temp_245_LDC
                                                       temp_245_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (2.556ns logic, 1.321ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_245_LDC (SLICE_X47Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.398ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_245_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.602ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_245_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y73.B1      net (fanout=265)      4.709   count_256
    SLICE_X53Y73.B       Tilo                  0.068   temp_225_LDC
                                                       count_256_douta_0[245]_AND_29_o1
    SLICE_X47Y73.CLK     net (fanout=2)        0.488   count_256_douta_0[245]_AND_29_o
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (0.405ns logic, 5.197ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.596ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_245_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.404ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_245_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO12 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y73.B3      net (fanout=2)        0.775   douta_0<245>
    SLICE_X53Y73.B       Tilo                  0.068   temp_225_LDC
                                                       count_256_douta_0[245]_AND_29_o1
    SLICE_X47Y73.CLK     net (fanout=2)        0.488   count_256_douta_0[245]_AND_29_o
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (2.141ns logic, 1.263ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_245_LDC = MAXDELAY TO TIMEGRP "TO_temp_245_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_245_LDC (SLICE_X47Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_245_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.190ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[245]_AND_29_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_245_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO12 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y73.B3      net (fanout=2)        0.365   douta_0<245>
    SLICE_X53Y73.BMUX    Tilo                  0.079   temp_225_LDC
                                                       count_256_douta_0[245]_AND_30_o1
    SLICE_X47Y73.SR      net (fanout=2)        0.217   count_256_douta_0[245]_AND_30_o
    SLICE_X47Y73.CLK     Tremck      (-Th)    -0.075   temp_245_LDC
                                                       temp_245_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (0.608ns logic, 0.582ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_245_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.776ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[245]_AND_29_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_245_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y73.B1      net (fanout=265)      2.311   count_256
    SLICE_X53Y73.BMUX    Tilo                  0.075   temp_225_LDC
                                                       count_256_douta_0[245]_AND_30_o1
    SLICE_X47Y73.SR      net (fanout=2)        0.217   count_256_douta_0[245]_AND_30_o
    SLICE_X47Y73.CLK     Tremck      (-Th)    -0.075   temp_245_LDC
                                                       temp_245_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (0.248ns logic, 2.528ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_245_LDC (SLICE_X47Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.055ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_245_LDC (LATCH)
  Data Path Delay:      1.055ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_245_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO12 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y73.B3      net (fanout=2)        0.365   douta_0<245>
    SLICE_X53Y73.B       Tilo                  0.034   temp_225_LDC
                                                       count_256_douta_0[245]_AND_29_o1
    SLICE_X47Y73.CLK     net (fanout=2)        0.202   count_256_douta_0[245]_AND_29_o
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (0.488ns logic, 0.567ns route)
                                                       (46.3% logic, 53.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_245_LDC (SLICE_X47Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.645ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_245_LDC (LATCH)
  Data Path Delay:      2.645ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_245_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y73.B1      net (fanout=265)      2.311   count_256
    SLICE_X53Y73.B       Tilo                  0.034   temp_225_LDC
                                                       count_256_douta_0[245]_AND_29_o1
    SLICE_X47Y73.CLK     net (fanout=2)        0.202   count_256_douta_0[245]_AND_29_o
    -------------------------------------------------  ---------------------------
    Total                                      2.645ns (0.132ns logic, 2.513ns route)
                                                       (5.0% logic, 95.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_244_LDC = MAXDELAY TO TIMEGRP "TO_temp_244_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.242ns.
--------------------------------------------------------------------------------

Paths for end point temp_244_LDC (SLICE_X34Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_244_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.242ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[244]_AND_31_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_244_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X40Y70.C4      net (fanout=265)      3.884   count_256
    SLICE_X40Y70.CMUX    Tilo                  0.194   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<131>
                                                       count_256_douta_0[244]_AND_32_o1
    SLICE_X34Y70.SR      net (fanout=2)        0.573   count_256_douta_0[244]_AND_32_o
    SLICE_X34Y70.CLK     Trck                  0.254   temp_244_LDC
                                                       temp_244_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.242ns (0.785ns logic, 4.457ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_244_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[244]_AND_31_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_244_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO11 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X40Y70.C1      net (fanout=2)        1.318   douta_0<244>
    SLICE_X40Y70.CMUX    Tilo                  0.198   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<131>
                                                       count_256_douta_0[244]_AND_32_o1
    SLICE_X34Y70.SR      net (fanout=2)        0.573   count_256_douta_0[244]_AND_32_o
    SLICE_X34Y70.CLK     Trck                  0.254   temp_244_LDC
                                                       temp_244_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.416ns (2.525ns logic, 1.891ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_244_LDC (SLICE_X34Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.177ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_244_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.823ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_244_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X40Y70.C4      net (fanout=265)      3.884   count_256
    SLICE_X40Y70.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<131>
                                                       count_256_douta_0[244]_AND_31_o1
    SLICE_X34Y70.CLK     net (fanout=2)        0.534   count_256_douta_0[244]_AND_31_o
    -------------------------------------------------  ---------------------------
    Total                                      4.823ns (0.405ns logic, 4.418ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.007ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_244_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_244_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO11 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X40Y70.C1      net (fanout=2)        1.318   douta_0<244>
    SLICE_X40Y70.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<131>
                                                       count_256_douta_0[244]_AND_31_o1
    SLICE_X34Y70.CLK     net (fanout=2)        0.534   count_256_douta_0[244]_AND_31_o
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (2.141ns logic, 1.852ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_244_LDC = MAXDELAY TO TIMEGRP "TO_temp_244_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_244_LDC (SLICE_X34Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_244_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.444ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[244]_AND_31_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_244_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO11 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X40Y70.C1      net (fanout=2)        0.601   douta_0<244>
    SLICE_X40Y70.CMUX    Tilo                  0.077   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<131>
                                                       count_256_douta_0[244]_AND_32_o1
    SLICE_X34Y70.SR      net (fanout=2)        0.258   count_256_douta_0[244]_AND_32_o
    SLICE_X34Y70.CLK     Tremck      (-Th)    -0.054   temp_244_LDC
                                                       temp_244_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (0.585ns logic, 0.859ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_244_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.439ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[244]_AND_31_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_244_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X40Y70.C4      net (fanout=265)      1.949   count_256
    SLICE_X40Y70.CMUX    Tilo                  0.080   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<131>
                                                       count_256_douta_0[244]_AND_32_o1
    SLICE_X34Y70.SR      net (fanout=2)        0.258   count_256_douta_0[244]_AND_32_o
    SLICE_X34Y70.CLK     Tremck      (-Th)    -0.054   temp_244_LDC
                                                       temp_244_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.439ns (0.232ns logic, 2.207ns route)
                                                       (9.5% logic, 90.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_244_LDC (SLICE_X34Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.323ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_244_LDC (LATCH)
  Data Path Delay:      1.323ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_244_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO11 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X40Y70.C1      net (fanout=2)        0.601   douta_0<244>
    SLICE_X40Y70.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<131>
                                                       count_256_douta_0[244]_AND_31_o1
    SLICE_X34Y70.CLK     net (fanout=2)        0.234   count_256_douta_0[244]_AND_31_o
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (0.488ns logic, 0.835ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_244_LDC (SLICE_X34Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.315ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_244_LDC (LATCH)
  Data Path Delay:      2.315ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_244_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X40Y70.C4      net (fanout=265)      1.949   count_256
    SLICE_X40Y70.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<131>
                                                       count_256_douta_0[244]_AND_31_o1
    SLICE_X34Y70.CLK     net (fanout=2)        0.234   count_256_douta_0[244]_AND_31_o
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (0.132ns logic, 2.183ns route)
                                                       (5.7% logic, 94.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_243_LDC = MAXDELAY TO TIMEGRP "TO_temp_243_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.732ns.
--------------------------------------------------------------------------------

Paths for end point temp_243_LDC (SLICE_X39Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_243_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[243]_AND_33_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_243_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y68.D4      net (fanout=265)      3.673   count_256
    SLICE_X39Y68.DMUX    Tilo                  0.186   temp_243_LDC
                                                       count_256_douta_0[243]_AND_34_o1
    SLICE_X39Y68.SR      net (fanout=2)        0.239   count_256_douta_0[243]_AND_34_o
    SLICE_X39Y68.CLK     Trck                  0.297   temp_243_LDC
                                                       temp_243_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (0.820ns logic, 3.912ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_243_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[243]_AND_33_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_243_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO10 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y68.D2      net (fanout=2)        1.468   douta_0<243>
    SLICE_X39Y68.DMUX    Tilo                  0.191   temp_243_LDC
                                                       count_256_douta_0[243]_AND_34_o1
    SLICE_X39Y68.SR      net (fanout=2)        0.239   count_256_douta_0[243]_AND_34_o
    SLICE_X39Y68.CLK     Trck                  0.297   temp_243_LDC
                                                       temp_243_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.268ns (2.561ns logic, 1.707ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_243_LDC (SLICE_X39Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.559ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_243_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.441ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_243_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y68.D4      net (fanout=265)      3.673   count_256
    SLICE_X39Y68.D       Tilo                  0.068   temp_243_LDC
                                                       count_256_douta_0[243]_AND_33_o1
    SLICE_X39Y68.CLK     net (fanout=2)        0.363   count_256_douta_0[243]_AND_33_o
    -------------------------------------------------  ---------------------------
    Total                                      4.441ns (0.405ns logic, 4.036ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.028ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_243_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.972ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_243_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO10 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y68.D2      net (fanout=2)        1.468   douta_0<243>
    SLICE_X39Y68.D       Tilo                  0.068   temp_243_LDC
                                                       count_256_douta_0[243]_AND_33_o1
    SLICE_X39Y68.CLK     net (fanout=2)        0.363   count_256_douta_0[243]_AND_33_o
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (2.141ns logic, 1.831ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_243_LDC = MAXDELAY TO TIMEGRP "TO_temp_243_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_243_LDC (SLICE_X39Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_243_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.372ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[243]_AND_33_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_243_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO10 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y68.D2      net (fanout=2)        0.679   douta_0<243>
    SLICE_X39Y68.DMUX    Tilo                  0.074   temp_243_LDC
                                                       count_256_douta_0[243]_AND_34_o1
    SLICE_X39Y68.SR      net (fanout=2)        0.090   count_256_douta_0[243]_AND_34_o
    SLICE_X39Y68.CLK     Tremck      (-Th)    -0.075   temp_243_LDC
                                                       temp_243_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.603ns logic, 0.769ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_243_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.170ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[243]_AND_33_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_243_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y68.D4      net (fanout=265)      1.829   count_256
    SLICE_X39Y68.DMUX    Tilo                  0.078   temp_243_LDC
                                                       count_256_douta_0[243]_AND_34_o1
    SLICE_X39Y68.SR      net (fanout=2)        0.090   count_256_douta_0[243]_AND_34_o
    SLICE_X39Y68.CLK     Tremck      (-Th)    -0.075   temp_243_LDC
                                                       temp_243_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.251ns logic, 1.919ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_243_LDC (SLICE_X39Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.313ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_243_LDC (LATCH)
  Data Path Delay:      1.313ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_243_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO10 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y68.D2      net (fanout=2)        0.679   douta_0<243>
    SLICE_X39Y68.D       Tilo                  0.034   temp_243_LDC
                                                       count_256_douta_0[243]_AND_33_o1
    SLICE_X39Y68.CLK     net (fanout=2)        0.146   count_256_douta_0[243]_AND_33_o
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.488ns logic, 0.825ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_243_LDC (SLICE_X39Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.107ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_243_LDC (LATCH)
  Data Path Delay:      2.107ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_243_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y68.D4      net (fanout=265)      1.829   count_256
    SLICE_X39Y68.D       Tilo                  0.034   temp_243_LDC
                                                       count_256_douta_0[243]_AND_33_o1
    SLICE_X39Y68.CLK     net (fanout=2)        0.146   count_256_douta_0[243]_AND_33_o
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (0.132ns logic, 1.975ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_242_LDC = MAXDELAY TO TIMEGRP "TO_temp_242_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.411ns.
--------------------------------------------------------------------------------

Paths for end point temp_242_LDC (SLICE_X43Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_242_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[242]_AND_35_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_242_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y79.A4      net (fanout=265)      4.348   count_256
    SLICE_X41Y79.AMUX    Tilo                  0.186   temp_186_P_186
                                                       count_256_douta_0[242]_AND_36_o1
    SLICE_X43Y80.SR      net (fanout=2)        0.243   count_256_douta_0[242]_AND_36_o
    SLICE_X43Y80.CLK     Trck                  0.297   temp_242_LDC
                                                       temp_242_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.411ns (0.820ns logic, 4.591ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_242_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[242]_AND_35_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_242_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO9  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y79.A2      net (fanout=2)        1.401   douta_0<242>
    SLICE_X41Y79.AMUX    Tilo                  0.194   temp_186_P_186
                                                       count_256_douta_0[242]_AND_36_o1
    SLICE_X43Y80.SR      net (fanout=2)        0.243   count_256_douta_0[242]_AND_36_o
    SLICE_X43Y80.CLK     Trck                  0.297   temp_242_LDC
                                                       temp_242_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.208ns (2.564ns logic, 1.644ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_242_LDC (SLICE_X43Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.788ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_242_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.212ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_242_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y79.A4      net (fanout=265)      4.348   count_256
    SLICE_X41Y79.A       Tilo                  0.068   temp_186_P_186
                                                       count_256_douta_0[242]_AND_35_o1
    SLICE_X43Y80.CLK     net (fanout=2)        0.459   count_256_douta_0[242]_AND_35_o
    -------------------------------------------------  ---------------------------
    Total                                      5.212ns (0.405ns logic, 4.807ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.999ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_242_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.001ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_242_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO9  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y79.A2      net (fanout=2)        1.401   douta_0<242>
    SLICE_X41Y79.A       Tilo                  0.068   temp_186_P_186
                                                       count_256_douta_0[242]_AND_35_o1
    SLICE_X43Y80.CLK     net (fanout=2)        0.459   count_256_douta_0[242]_AND_35_o
    -------------------------------------------------  ---------------------------
    Total                                      4.001ns (2.141ns logic, 1.860ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_242_LDC = MAXDELAY TO TIMEGRP "TO_temp_242_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_242_LDC (SLICE_X43Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_242_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[242]_AND_35_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_242_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO9  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y79.A2      net (fanout=2)        0.629   douta_0<242>
    SLICE_X41Y79.AMUX    Tilo                  0.075   temp_186_P_186
                                                       count_256_douta_0[242]_AND_36_o1
    SLICE_X43Y80.SR      net (fanout=2)        0.094   count_256_douta_0[242]_AND_36_o
    SLICE_X43Y80.CLK     Tremck      (-Th)    -0.075   temp_242_LDC
                                                       temp_242_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.604ns logic, 0.723ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_242_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.494ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[242]_AND_35_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_242_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y79.A4      net (fanout=265)      2.149   count_256
    SLICE_X41Y79.AMUX    Tilo                  0.078   temp_186_P_186
                                                       count_256_douta_0[242]_AND_36_o1
    SLICE_X43Y80.SR      net (fanout=2)        0.094   count_256_douta_0[242]_AND_36_o
    SLICE_X43Y80.CLK     Tremck      (-Th)    -0.075   temp_242_LDC
                                                       temp_242_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (0.251ns logic, 2.243ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_242_LDC (SLICE_X43Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.302ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_242_LDC (LATCH)
  Data Path Delay:      1.302ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_242_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO9  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y79.A2      net (fanout=2)        0.629   douta_0<242>
    SLICE_X41Y79.A       Tilo                  0.034   temp_186_P_186
                                                       count_256_douta_0[242]_AND_35_o1
    SLICE_X43Y80.CLK     net (fanout=2)        0.185   count_256_douta_0[242]_AND_35_o
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.488ns logic, 0.814ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_242_LDC (SLICE_X43Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.466ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_242_LDC (LATCH)
  Data Path Delay:      2.466ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_242_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y79.A4      net (fanout=265)      2.149   count_256
    SLICE_X41Y79.A       Tilo                  0.034   temp_186_P_186
                                                       count_256_douta_0[242]_AND_35_o1
    SLICE_X43Y80.CLK     net (fanout=2)        0.185   count_256_douta_0[242]_AND_35_o
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (0.132ns logic, 2.334ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_241_LDC = MAXDELAY TO TIMEGRP "TO_temp_241_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.236ns.
--------------------------------------------------------------------------------

Paths for end point temp_241_LDC (SLICE_X38Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_241_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[241]_AND_37_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_241_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y76.B2      net (fanout=265)      4.209   count_256
    SLICE_X39Y76.BMUX    Tilo                  0.197   temp_241_C_241
                                                       count_256_douta_0[241]_AND_38_o1
    SLICE_X38Y76.SR      net (fanout=2)        0.239   count_256_douta_0[241]_AND_38_o
    SLICE_X38Y76.CLK     Trck                  0.254   temp_241_LDC
                                                       temp_241_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.236ns (0.788ns logic, 4.448ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_241_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[241]_AND_37_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_241_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO8  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y76.B5      net (fanout=2)        1.320   douta_0<241>
    SLICE_X39Y76.BMUX    Tilo                  0.196   temp_241_C_241
                                                       count_256_douta_0[241]_AND_38_o1
    SLICE_X38Y76.SR      net (fanout=2)        0.239   count_256_douta_0[241]_AND_38_o
    SLICE_X38Y76.CLK     Trck                  0.254   temp_241_LDC
                                                       temp_241_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (2.523ns logic, 1.559ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_241_LDC (SLICE_X38Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.150ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_241_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.850ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_241_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y76.B2      net (fanout=265)      4.209   count_256
    SLICE_X39Y76.B       Tilo                  0.068   temp_241_C_241
                                                       count_256_douta_0[241]_AND_37_o1
    SLICE_X38Y76.CLK     net (fanout=2)        0.236   count_256_douta_0[241]_AND_37_o
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (0.405ns logic, 4.445ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.303ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_241_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_241_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO8  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y76.B5      net (fanout=2)        1.320   douta_0<241>
    SLICE_X39Y76.B       Tilo                  0.068   temp_241_C_241
                                                       count_256_douta_0[241]_AND_37_o1
    SLICE_X38Y76.CLK     net (fanout=2)        0.236   count_256_douta_0[241]_AND_37_o
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (2.141ns logic, 1.556ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_241_LDC = MAXDELAY TO TIMEGRP "TO_temp_241_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_241_LDC (SLICE_X38Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_241_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.313ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[241]_AND_37_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_241_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO8  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y76.B5      net (fanout=2)        0.636   douta_0<241>
    SLICE_X39Y76.BMUX    Tilo                  0.079   temp_241_C_241
                                                       count_256_douta_0[241]_AND_38_o1
    SLICE_X38Y76.SR      net (fanout=2)        0.090   count_256_douta_0[241]_AND_38_o
    SLICE_X38Y76.CLK     Tremck      (-Th)    -0.054   temp_241_LDC
                                                       temp_241_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.587ns logic, 0.726ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_241_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.373ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[241]_AND_37_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_241_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y76.B2      net (fanout=265)      2.056   count_256
    SLICE_X39Y76.BMUX    Tilo                  0.075   temp_241_C_241
                                                       count_256_douta_0[241]_AND_38_o1
    SLICE_X38Y76.SR      net (fanout=2)        0.090   count_256_douta_0[241]_AND_38_o
    SLICE_X38Y76.CLK     Tremck      (-Th)    -0.054   temp_241_LDC
                                                       temp_241_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.373ns (0.227ns logic, 2.146ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_241_LDC (SLICE_X38Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.222ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_241_LDC (LATCH)
  Data Path Delay:      1.222ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_241_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO8  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y76.B5      net (fanout=2)        0.636   douta_0<241>
    SLICE_X39Y76.B       Tilo                  0.034   temp_241_C_241
                                                       count_256_douta_0[241]_AND_37_o1
    SLICE_X38Y76.CLK     net (fanout=2)        0.098   count_256_douta_0[241]_AND_37_o
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (0.488ns logic, 0.734ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_241_LDC (SLICE_X38Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.286ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_241_LDC (LATCH)
  Data Path Delay:      2.286ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_241_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y76.B2      net (fanout=265)      2.056   count_256
    SLICE_X39Y76.B       Tilo                  0.034   temp_241_C_241
                                                       count_256_douta_0[241]_AND_37_o1
    SLICE_X38Y76.CLK     net (fanout=2)        0.098   count_256_douta_0[241]_AND_37_o
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (0.132ns logic, 2.154ns route)
                                                       (5.8% logic, 94.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_240_LDC = MAXDELAY TO TIMEGRP "TO_temp_240_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.047ns.
--------------------------------------------------------------------------------

Paths for end point temp_240_LDC (SLICE_X32Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_240_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.047ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[240]_AND_39_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_240_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y72.C2      net (fanout=265)      3.898   count_256
    SLICE_X35Y72.CMUX    Tilo                  0.191   temp_213_C_213
                                                       count_256_douta_0[240]_AND_40_o1
    SLICE_X32Y72.SR      net (fanout=2)        0.367   count_256_douta_0[240]_AND_40_o
    SLICE_X32Y72.CLK     Trck                  0.254   temp_240_LDC
                                                       temp_240_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (0.782ns logic, 4.265ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_240_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[240]_AND_39_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_240_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO4  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y72.C5      net (fanout=2)        1.208   douta_0<240>
    SLICE_X35Y72.CMUX    Tilo                  0.191   temp_213_C_213
                                                       count_256_douta_0[240]_AND_40_o1
    SLICE_X32Y72.SR      net (fanout=2)        0.367   count_256_douta_0[240]_AND_40_o
    SLICE_X32Y72.CLK     Trck                  0.254   temp_240_LDC
                                                       temp_240_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (2.518ns logic, 1.575ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_240_LDC (SLICE_X32Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.341ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_240_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.659ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_240_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y72.C2      net (fanout=265)      3.898   count_256
    SLICE_X35Y72.C       Tilo                  0.068   temp_213_C_213
                                                       count_256_douta_0[240]_AND_39_o1
    SLICE_X32Y72.CLK     net (fanout=2)        0.356   count_256_douta_0[240]_AND_39_o
    -------------------------------------------------  ---------------------------
    Total                                      4.659ns (0.405ns logic, 4.254ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.295ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_240_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_240_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO4  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y72.C5      net (fanout=2)        1.208   douta_0<240>
    SLICE_X35Y72.C       Tilo                  0.068   temp_213_C_213
                                                       count_256_douta_0[240]_AND_39_o1
    SLICE_X32Y72.CLK     net (fanout=2)        0.356   count_256_douta_0[240]_AND_39_o
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (2.141ns logic, 1.564ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_240_LDC = MAXDELAY TO TIMEGRP "TO_temp_240_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_240_LDC (SLICE_X32Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_240_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.330ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[240]_AND_39_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_240_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO4  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y72.C5      net (fanout=2)        0.606   douta_0<240>
    SLICE_X35Y72.CMUX    Tilo                  0.077   temp_213_C_213
                                                       count_256_douta_0[240]_AND_40_o1
    SLICE_X32Y72.SR      net (fanout=2)        0.139   count_256_douta_0[240]_AND_40_o
    SLICE_X32Y72.CLK     Tremck      (-Th)    -0.054   temp_240_LDC
                                                       temp_240_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.330ns (0.585ns logic, 0.745ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_240_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.288ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[240]_AND_39_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_240_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y72.C2      net (fanout=265)      1.924   count_256
    SLICE_X35Y72.CMUX    Tilo                  0.073   temp_213_C_213
                                                       count_256_douta_0[240]_AND_40_o1
    SLICE_X32Y72.SR      net (fanout=2)        0.139   count_256_douta_0[240]_AND_40_o
    SLICE_X32Y72.CLK     Tremck      (-Th)    -0.054   temp_240_LDC
                                                       temp_240_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.225ns logic, 2.063ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_240_LDC (SLICE_X32Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.239ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_240_LDC (LATCH)
  Data Path Delay:      1.239ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_240_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO4  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y72.C5      net (fanout=2)        0.606   douta_0<240>
    SLICE_X35Y72.C       Tilo                  0.034   temp_213_C_213
                                                       count_256_douta_0[240]_AND_39_o1
    SLICE_X32Y72.CLK     net (fanout=2)        0.145   count_256_douta_0[240]_AND_39_o
    -------------------------------------------------  ---------------------------
    Total                                      1.239ns (0.488ns logic, 0.751ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_240_LDC (SLICE_X32Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.201ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_240_LDC (LATCH)
  Data Path Delay:      2.201ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_240_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y72.C2      net (fanout=265)      1.924   count_256
    SLICE_X35Y72.C       Tilo                  0.034   temp_213_C_213
                                                       count_256_douta_0[240]_AND_39_o1
    SLICE_X32Y72.CLK     net (fanout=2)        0.145   count_256_douta_0[240]_AND_39_o
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (0.132ns logic, 2.069ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_239_LDC = MAXDELAY TO TIMEGRP "TO_temp_239_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.386ns.
--------------------------------------------------------------------------------

Paths for end point temp_239_LDC (SLICE_X40Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_239_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[239]_AND_41_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_239_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y76.A4      net (fanout=265)      4.251   count_256
    SLICE_X43Y76.AMUX    Tilo                  0.186   temp_246_C_246
                                                       count_256_douta_0[239]_AND_42_o1
    SLICE_X40Y76.SR      net (fanout=2)        0.358   count_256_douta_0[239]_AND_42_o
    SLICE_X40Y76.CLK     Trck                  0.254   temp_239_LDC
                                                       temp_239_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.386ns (0.777ns logic, 4.609ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_239_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[239]_AND_41_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_239_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO3  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y76.A2      net (fanout=2)        1.259   douta_0<239>
    SLICE_X43Y76.AMUX    Tilo                  0.194   temp_246_C_246
                                                       count_256_douta_0[239]_AND_42_o1
    SLICE_X40Y76.SR      net (fanout=2)        0.358   count_256_douta_0[239]_AND_42_o
    SLICE_X40Y76.CLK     Trck                  0.254   temp_239_LDC
                                                       temp_239_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (2.521ns logic, 1.617ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_239_LDC (SLICE_X40Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.910ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_239_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.090ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_239_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y76.A4      net (fanout=265)      4.251   count_256
    SLICE_X43Y76.A       Tilo                  0.068   temp_246_C_246
                                                       count_256_douta_0[239]_AND_41_o1
    SLICE_X40Y76.CLK     net (fanout=2)        0.434   count_256_douta_0[239]_AND_41_o
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (0.405ns logic, 4.685ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.166ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_239_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_239_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO3  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y76.A2      net (fanout=2)        1.259   douta_0<239>
    SLICE_X43Y76.A       Tilo                  0.068   temp_246_C_246
                                                       count_256_douta_0[239]_AND_41_o1
    SLICE_X40Y76.CLK     net (fanout=2)        0.434   count_256_douta_0[239]_AND_41_o
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (2.141ns logic, 1.693ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_239_LDC = MAXDELAY TO TIMEGRP "TO_temp_239_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_239_LDC (SLICE_X40Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_239_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.287ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[239]_AND_41_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_239_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO3  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y76.A2      net (fanout=2)        0.568   douta_0<239>
    SLICE_X43Y76.AMUX    Tilo                  0.075   temp_246_C_246
                                                       count_256_douta_0[239]_AND_42_o1
    SLICE_X40Y76.SR      net (fanout=2)        0.136   count_256_douta_0[239]_AND_42_o
    SLICE_X40Y76.CLK     Tremck      (-Th)    -0.054   temp_239_LDC
                                                       temp_239_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.583ns logic, 0.704ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_239_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.481ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[239]_AND_41_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_239_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y76.A4      net (fanout=265)      2.115   count_256
    SLICE_X43Y76.AMUX    Tilo                  0.078   temp_246_C_246
                                                       count_256_douta_0[239]_AND_42_o1
    SLICE_X40Y76.SR      net (fanout=2)        0.136   count_256_douta_0[239]_AND_42_o
    SLICE_X40Y76.CLK     Tremck      (-Th)    -0.054   temp_239_LDC
                                                       temp_239_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (0.230ns logic, 2.251ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_239_LDC (SLICE_X40Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.275ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_239_LDC (LATCH)
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_239_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO3  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y76.A2      net (fanout=2)        0.568   douta_0<239>
    SLICE_X43Y76.A       Tilo                  0.034   temp_246_C_246
                                                       count_256_douta_0[239]_AND_41_o1
    SLICE_X40Y76.CLK     net (fanout=2)        0.219   count_256_douta_0[239]_AND_41_o
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.488ns logic, 0.787ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_239_LDC (SLICE_X40Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.466ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_239_LDC (LATCH)
  Data Path Delay:      2.466ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_239_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y76.A4      net (fanout=265)      2.115   count_256
    SLICE_X43Y76.A       Tilo                  0.034   temp_246_C_246
                                                       count_256_douta_0[239]_AND_41_o1
    SLICE_X40Y76.CLK     net (fanout=2)        0.219   count_256_douta_0[239]_AND_41_o
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (0.132ns logic, 2.334ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_238_LDC = MAXDELAY TO TIMEGRP "TO_temp_238_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.633ns.
--------------------------------------------------------------------------------

Paths for end point temp_238_LDC (SLICE_X43Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_238_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[238]_AND_43_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_238_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y78.B1      net (fanout=265)      4.438   count_256
    SLICE_X42Y78.BMUX    Tilo                  0.205   temp_195_P_195
                                                       count_256_douta_0[238]_AND_44_o1
    SLICE_X43Y79.SR      net (fanout=2)        0.356   count_256_douta_0[238]_AND_44_o
    SLICE_X43Y79.CLK     Trck                  0.297   temp_238_LDC
                                                       temp_238_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.633ns (0.839ns logic, 4.794ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_238_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[238]_AND_43_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_238_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO2  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y78.B5      net (fanout=2)        1.255   douta_0<238>
    SLICE_X42Y78.BMUX    Tilo                  0.205   temp_195_P_195
                                                       count_256_douta_0[238]_AND_44_o1
    SLICE_X43Y79.SR      net (fanout=2)        0.356   count_256_douta_0[238]_AND_44_o
    SLICE_X43Y79.CLK     Trck                  0.297   temp_238_LDC
                                                       temp_238_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (2.575ns logic, 1.611ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_238_LDC (SLICE_X43Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.794ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_238_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.206ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_238_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y78.B1      net (fanout=265)      4.438   count_256
    SLICE_X42Y78.B       Tilo                  0.068   temp_195_P_195
                                                       count_256_douta_0[238]_AND_43_o1
    SLICE_X43Y79.CLK     net (fanout=2)        0.363   count_256_douta_0[238]_AND_43_o
    -------------------------------------------------  ---------------------------
    Total                                      5.206ns (0.405ns logic, 4.801ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.241ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_238_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.759ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_238_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO2  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y78.B5      net (fanout=2)        1.255   douta_0<238>
    SLICE_X42Y78.B       Tilo                  0.068   temp_195_P_195
                                                       count_256_douta_0[238]_AND_43_o1
    SLICE_X43Y79.CLK     net (fanout=2)        0.363   count_256_douta_0[238]_AND_43_o
    -------------------------------------------------  ---------------------------
    Total                                      3.759ns (2.141ns logic, 1.618ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_238_LDC = MAXDELAY TO TIMEGRP "TO_temp_238_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_238_LDC (SLICE_X43Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_238_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.333ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[238]_AND_43_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_238_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO2  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y78.B5      net (fanout=2)        0.586   douta_0<238>
    SLICE_X42Y78.BMUX    Tilo                  0.083   temp_195_P_195
                                                       count_256_douta_0[238]_AND_44_o1
    SLICE_X43Y79.SR      net (fanout=2)        0.135   count_256_douta_0[238]_AND_44_o
    SLICE_X43Y79.CLK     Tremck      (-Th)    -0.075   temp_238_LDC
                                                       temp_238_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.612ns logic, 0.721ns route)
                                                       (45.9% logic, 54.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_238_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.571ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[238]_AND_43_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_238_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y78.B1      net (fanout=265)      2.184   count_256
    SLICE_X42Y78.BMUX    Tilo                  0.079   temp_195_P_195
                                                       count_256_douta_0[238]_AND_44_o1
    SLICE_X43Y79.SR      net (fanout=2)        0.135   count_256_douta_0[238]_AND_44_o
    SLICE_X43Y79.CLK     Tremck      (-Th)    -0.075   temp_238_LDC
                                                       temp_238_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.571ns (0.252ns logic, 2.319ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_238_LDC (SLICE_X43Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.224ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_238_LDC (LATCH)
  Data Path Delay:      1.224ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_238_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO2  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y78.B5      net (fanout=2)        0.586   douta_0<238>
    SLICE_X42Y78.B       Tilo                  0.034   temp_195_P_195
                                                       count_256_douta_0[238]_AND_43_o1
    SLICE_X43Y79.CLK     net (fanout=2)        0.150   count_256_douta_0[238]_AND_43_o
    -------------------------------------------------  ---------------------------
    Total                                      1.224ns (0.488ns logic, 0.736ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_238_LDC (SLICE_X43Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.466ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_238_LDC (LATCH)
  Data Path Delay:      2.466ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_238_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y78.B1      net (fanout=265)      2.184   count_256
    SLICE_X42Y78.B       Tilo                  0.034   temp_195_P_195
                                                       count_256_douta_0[238]_AND_43_o1
    SLICE_X43Y79.CLK     net (fanout=2)        0.150   count_256_douta_0[238]_AND_43_o
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (0.132ns logic, 2.334ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_237_LDC = MAXDELAY TO TIMEGRP "TO_temp_237_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.753ns.
--------------------------------------------------------------------------------

Paths for end point temp_237_LDC (SLICE_X47Y78.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_237_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[237]_AND_45_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_237_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y77.D1      net (fanout=265)      4.556   count_256
    SLICE_X45Y77.DMUX    Tilo                  0.192   temp_237_C_237
                                                       count_256_douta_0[237]_AND_46_o1
    SLICE_X47Y78.SR      net (fanout=2)        0.371   count_256_douta_0[237]_AND_46_o
    SLICE_X47Y78.CLK     Trck                  0.297   temp_237_LDC
                                                       temp_237_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.753ns (0.826ns logic, 4.927ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_237_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.896ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[237]_AND_45_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_237_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO1  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y77.D5      net (fanout=2)        0.964   douta_0<237>
    SLICE_X45Y77.DMUX    Tilo                  0.191   temp_237_C_237
                                                       count_256_douta_0[237]_AND_46_o1
    SLICE_X47Y78.SR      net (fanout=2)        0.371   count_256_douta_0[237]_AND_46_o
    SLICE_X47Y78.CLK     Trck                  0.297   temp_237_LDC
                                                       temp_237_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.896ns (2.561ns logic, 1.335ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_237_LDC (SLICE_X47Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.694ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_237_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.306ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_237_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y77.D1      net (fanout=265)      4.556   count_256
    SLICE_X45Y77.D       Tilo                  0.068   temp_237_C_237
                                                       count_256_douta_0[237]_AND_45_o1
    SLICE_X47Y78.CLK     net (fanout=2)        0.345   count_256_douta_0[237]_AND_45_o
    -------------------------------------------------  ---------------------------
    Total                                      5.306ns (0.405ns logic, 4.901ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.550ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_237_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_237_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO1  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y77.D5      net (fanout=2)        0.964   douta_0<237>
    SLICE_X45Y77.D       Tilo                  0.068   temp_237_C_237
                                                       count_256_douta_0[237]_AND_45_o1
    SLICE_X47Y78.CLK     net (fanout=2)        0.345   count_256_douta_0[237]_AND_45_o
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (2.141ns logic, 1.309ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_237_LDC = MAXDELAY TO TIMEGRP "TO_temp_237_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_237_LDC (SLICE_X47Y78.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_237_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.212ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[237]_AND_45_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_237_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO1  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y77.D5      net (fanout=2)        0.463   douta_0<237>
    SLICE_X45Y77.DMUX    Tilo                  0.078   temp_237_C_237
                                                       count_256_douta_0[237]_AND_46_o1
    SLICE_X47Y78.SR      net (fanout=2)        0.142   count_256_douta_0[237]_AND_46_o
    SLICE_X47Y78.CLK     Tremck      (-Th)    -0.075   temp_237_LDC
                                                       temp_237_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.212ns (0.607ns logic, 0.605ns route)
                                                       (50.1% logic, 49.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_237_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.621ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[237]_AND_45_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_237_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y77.D1      net (fanout=265)      2.232   count_256
    SLICE_X45Y77.DMUX    Tilo                  0.074   temp_237_C_237
                                                       count_256_douta_0[237]_AND_46_o1
    SLICE_X47Y78.SR      net (fanout=2)        0.142   count_256_douta_0[237]_AND_46_o
    SLICE_X47Y78.CLK     Tremck      (-Th)    -0.075   temp_237_LDC
                                                       temp_237_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (0.247ns logic, 2.374ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_237_LDC (SLICE_X47Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.092ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_237_LDC (LATCH)
  Data Path Delay:      1.092ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_237_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO1  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y77.D5      net (fanout=2)        0.463   douta_0<237>
    SLICE_X45Y77.D       Tilo                  0.034   temp_237_C_237
                                                       count_256_douta_0[237]_AND_45_o1
    SLICE_X47Y78.CLK     net (fanout=2)        0.141   count_256_douta_0[237]_AND_45_o
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.488ns logic, 0.604ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_237_LDC (SLICE_X47Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.505ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_237_LDC (LATCH)
  Data Path Delay:      2.505ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_237_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y77.D1      net (fanout=265)      2.232   count_256
    SLICE_X45Y77.D       Tilo                  0.034   temp_237_C_237
                                                       count_256_douta_0[237]_AND_45_o1
    SLICE_X47Y78.CLK     net (fanout=2)        0.141   count_256_douta_0[237]_AND_45_o
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (0.132ns logic, 2.373ns route)
                                                       (5.3% logic, 94.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_236_LDC = MAXDELAY TO TIMEGRP "TO_temp_236_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.583ns.
--------------------------------------------------------------------------------

Paths for end point temp_236_LDC (SLICE_X44Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_236_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[236]_AND_47_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_236_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y74.B1      net (fanout=265)      4.545   count_256
    SLICE_X44Y74.BMUX    Tilo                  0.205   temp_236_LDC
                                                       count_256_douta_0[236]_AND_48_o1
    SLICE_X44Y74.SR      net (fanout=2)        0.242   count_256_douta_0[236]_AND_48_o
    SLICE_X44Y74.CLK     Trck                  0.254   temp_236_LDC
                                                       temp_236_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.583ns (0.796ns logic, 4.787ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_236_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[236]_AND_47_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_236_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO0  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y74.B4      net (fanout=2)        1.041   douta_0<236>
    SLICE_X44Y74.BMUX    Tilo                  0.201   temp_236_LDC
                                                       count_256_douta_0[236]_AND_48_o1
    SLICE_X44Y74.SR      net (fanout=2)        0.242   count_256_douta_0[236]_AND_48_o
    SLICE_X44Y74.CLK     Trck                  0.254   temp_236_LDC
                                                       temp_236_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (2.528ns logic, 1.283ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_236_LDC (SLICE_X44Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.685ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_236_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.315ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_236_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y74.B1      net (fanout=265)      4.545   count_256
    SLICE_X44Y74.B       Tilo                  0.068   temp_236_LDC
                                                       count_256_douta_0[236]_AND_47_o1
    SLICE_X44Y74.CLK     net (fanout=2)        0.365   count_256_douta_0[236]_AND_47_o
    -------------------------------------------------  ---------------------------
    Total                                      5.315ns (0.405ns logic, 4.910ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.453ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_236_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.547ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_236_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO0  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y74.B4      net (fanout=2)        1.041   douta_0<236>
    SLICE_X44Y74.B       Tilo                  0.068   temp_236_LDC
                                                       count_256_douta_0[236]_AND_47_o1
    SLICE_X44Y74.CLK     net (fanout=2)        0.365   count_256_douta_0[236]_AND_47_o
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (2.141ns logic, 1.406ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_236_LDC = MAXDELAY TO TIMEGRP "TO_temp_236_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_236_LDC (SLICE_X44Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_236_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.175ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[236]_AND_47_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_236_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO0  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y74.B4      net (fanout=2)        0.491   douta_0<236>
    SLICE_X44Y74.BMUX    Tilo                  0.083   temp_236_LDC
                                                       count_256_douta_0[236]_AND_48_o1
    SLICE_X44Y74.SR      net (fanout=2)        0.093   count_256_douta_0[236]_AND_48_o
    SLICE_X44Y74.CLK     Tremck      (-Th)    -0.054   temp_236_LDC
                                                       temp_236_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.591ns logic, 0.584ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_236_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.559ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[236]_AND_47_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_236_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y74.B1      net (fanout=265)      2.235   count_256
    SLICE_X44Y74.BMUX    Tilo                  0.079   temp_236_LDC
                                                       count_256_douta_0[236]_AND_48_o1
    SLICE_X44Y74.SR      net (fanout=2)        0.093   count_256_douta_0[236]_AND_48_o
    SLICE_X44Y74.CLK     Tremck      (-Th)    -0.054   temp_236_LDC
                                                       temp_236_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.559ns (0.231ns logic, 2.328ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_236_LDC (SLICE_X44Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.127ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_236_LDC (LATCH)
  Data Path Delay:      1.127ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_236_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO0  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y74.B4      net (fanout=2)        0.491   douta_0<236>
    SLICE_X44Y74.B       Tilo                  0.034   temp_236_LDC
                                                       count_256_douta_0[236]_AND_47_o1
    SLICE_X44Y74.CLK     net (fanout=2)        0.148   count_256_douta_0[236]_AND_47_o
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.488ns logic, 0.639ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_236_LDC (SLICE_X44Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.515ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_236_LDC (LATCH)
  Data Path Delay:      2.515ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_236_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y74.B1      net (fanout=265)      2.235   count_256
    SLICE_X44Y74.B       Tilo                  0.034   temp_236_LDC
                                                       count_256_douta_0[236]_AND_47_o1
    SLICE_X44Y74.CLK     net (fanout=2)        0.148   count_256_douta_0[236]_AND_47_o
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (0.132ns logic, 2.383ns route)
                                                       (5.2% logic, 94.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_235_LDC = MAXDELAY TO TIMEGRP "TO_temp_235_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.833ns.
--------------------------------------------------------------------------------

Paths for end point temp_235_LDC (SLICE_X59Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_235_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.833ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[235]_AND_49_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_235_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X50Y74.D5      net (fanout=265)      4.416   count_256
    SLICE_X50Y74.DMUX    Tilo                  0.196   temp_231_C_231
                                                       count_256_douta_0[235]_AND_50_o1
    SLICE_X59Y74.SR      net (fanout=2)        0.587   count_256_douta_0[235]_AND_50_o
    SLICE_X59Y74.CLK     Trck                  0.297   temp_235_LDC
                                                       temp_235_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.833ns (0.830ns logic, 5.003ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_235_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[235]_AND_49_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_235_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO28 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X50Y74.D3      net (fanout=2)        0.948   douta_0<235>
    SLICE_X50Y74.DMUX    Tilo                  0.190   temp_231_C_231
                                                       count_256_douta_0[235]_AND_50_o1
    SLICE_X59Y74.SR      net (fanout=2)        0.587   count_256_douta_0[235]_AND_50_o
    SLICE_X59Y74.CLK     Trck                  0.297   temp_235_LDC
                                                       temp_235_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (2.560ns logic, 1.535ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_235_LDC (SLICE_X59Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.495ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_235_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.505ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_235_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X50Y74.D5      net (fanout=265)      4.416   count_256
    SLICE_X50Y74.D       Tilo                  0.068   temp_231_C_231
                                                       count_256_douta_0[235]_AND_49_o1
    SLICE_X59Y74.CLK     net (fanout=2)        0.684   count_256_douta_0[235]_AND_49_o
    -------------------------------------------------  ---------------------------
    Total                                      5.505ns (0.405ns logic, 5.100ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.227ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_235_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.773ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_235_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO28 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X50Y74.D3      net (fanout=2)        0.948   douta_0<235>
    SLICE_X50Y74.D       Tilo                  0.068   temp_231_C_231
                                                       count_256_douta_0[235]_AND_49_o1
    SLICE_X59Y74.CLK     net (fanout=2)        0.684   count_256_douta_0[235]_AND_49_o
    -------------------------------------------------  ---------------------------
    Total                                      3.773ns (2.141ns logic, 1.632ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_235_LDC = MAXDELAY TO TIMEGRP "TO_temp_235_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_235_LDC (SLICE_X59Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_235_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.314ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[235]_AND_49_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_235_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO28 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X50Y74.D3      net (fanout=2)        0.445   douta_0<235>
    SLICE_X50Y74.DMUX    Tilo                  0.081   temp_231_C_231
                                                       count_256_douta_0[235]_AND_50_o1
    SLICE_X59Y74.SR      net (fanout=2)        0.259   count_256_douta_0[235]_AND_50_o
    SLICE_X59Y74.CLK     Tremck      (-Th)    -0.075   temp_235_LDC
                                                       temp_235_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.610ns logic, 0.704ns route)
                                                       (46.4% logic, 53.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_235_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.712ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[235]_AND_49_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_235_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X50Y74.D5      net (fanout=265)      2.199   count_256
    SLICE_X50Y74.DMUX    Tilo                  0.081   temp_231_C_231
                                                       count_256_douta_0[235]_AND_50_o1
    SLICE_X59Y74.SR      net (fanout=2)        0.259   count_256_douta_0[235]_AND_50_o
    SLICE_X59Y74.CLK     Tremck      (-Th)    -0.075   temp_235_LDC
                                                       temp_235_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.712ns (0.254ns logic, 2.458ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_235_LDC (SLICE_X59Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.240ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_235_LDC (LATCH)
  Data Path Delay:      1.240ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_235_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO28 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X50Y74.D3      net (fanout=2)        0.445   douta_0<235>
    SLICE_X50Y74.D       Tilo                  0.034   temp_231_C_231
                                                       count_256_douta_0[235]_AND_49_o1
    SLICE_X59Y74.CLK     net (fanout=2)        0.307   count_256_douta_0[235]_AND_49_o
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.488ns logic, 0.752ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_235_LDC (SLICE_X59Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.638ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_235_LDC (LATCH)
  Data Path Delay:      2.638ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_235_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X50Y74.D5      net (fanout=265)      2.199   count_256
    SLICE_X50Y74.D       Tilo                  0.034   temp_231_C_231
                                                       count_256_douta_0[235]_AND_49_o1
    SLICE_X59Y74.CLK     net (fanout=2)        0.307   count_256_douta_0[235]_AND_49_o
    -------------------------------------------------  ---------------------------
    Total                                      2.638ns (0.132ns logic, 2.506ns route)
                                                       (5.0% logic, 95.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_234_LDC = MAXDELAY TO TIMEGRP "TO_temp_234_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.009ns.
--------------------------------------------------------------------------------

Paths for end point temp_234_LDC (SLICE_X51Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    33.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_234_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      6.009ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[234]_AND_51_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_234_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y78.B4      net (fanout=265)      4.498   count_256
    SLICE_X46Y78.BMUX    Tilo                  0.201   temp_234_C_234
                                                       count_256_douta_0[234]_AND_52_o1
    SLICE_X51Y70.SR      net (fanout=2)        0.676   count_256_douta_0[234]_AND_52_o
    SLICE_X51Y70.CLK     Trck                  0.297   temp_234_LDC
                                                       temp_234_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.009ns (0.835ns logic, 5.174ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_234_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[234]_AND_51_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_234_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO27 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y78.B1      net (fanout=2)        1.124   douta_0<234>
    SLICE_X46Y78.BMUX    Tilo                  0.205   temp_234_C_234
                                                       count_256_douta_0[234]_AND_52_o1
    SLICE_X51Y70.SR      net (fanout=2)        0.676   count_256_douta_0[234]_AND_52_o
    SLICE_X51Y70.CLK     Trck                  0.297   temp_234_LDC
                                                       temp_234_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.375ns (2.575ns logic, 1.800ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_234_LDC (SLICE_X51Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.429ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_234_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_234_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y78.B4      net (fanout=265)      4.498   count_256
    SLICE_X46Y78.B       Tilo                  0.068   temp_234_C_234
                                                       count_256_douta_0[234]_AND_51_o1
    SLICE_X51Y70.CLK     net (fanout=2)        0.668   count_256_douta_0[234]_AND_51_o
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (0.405ns logic, 5.166ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.067ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_234_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_234_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO27 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y78.B1      net (fanout=2)        1.124   douta_0<234>
    SLICE_X46Y78.B       Tilo                  0.068   temp_234_C_234
                                                       count_256_douta_0[234]_AND_51_o1
    SLICE_X51Y70.CLK     net (fanout=2)        0.668   count_256_douta_0[234]_AND_51_o
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (2.141ns logic, 1.792ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_234_LDC = MAXDELAY TO TIMEGRP "TO_temp_234_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_234_LDC (SLICE_X51Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_234_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.387ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[234]_AND_51_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_234_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO27 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y78.B1      net (fanout=2)        0.512   douta_0<234>
    SLICE_X46Y78.BMUX    Tilo                  0.079   temp_234_C_234
                                                       count_256_douta_0[234]_AND_52_o1
    SLICE_X51Y70.SR      net (fanout=2)        0.267   count_256_douta_0[234]_AND_52_o
    SLICE_X51Y70.CLK     Tremck      (-Th)    -0.075   temp_234_LDC
                                                       temp_234_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.608ns logic, 0.779ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_234_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.743ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[234]_AND_51_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_234_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y78.B4      net (fanout=265)      2.220   count_256
    SLICE_X46Y78.BMUX    Tilo                  0.083   temp_234_C_234
                                                       count_256_douta_0[234]_AND_52_o1
    SLICE_X51Y70.SR      net (fanout=2)        0.267   count_256_douta_0[234]_AND_52_o
    SLICE_X51Y70.CLK     Tremck      (-Th)    -0.075   temp_234_LDC
                                                       temp_234_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (0.256ns logic, 2.487ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_234_LDC (SLICE_X51Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.273ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_234_LDC (LATCH)
  Data Path Delay:      1.273ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_234_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO27 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y78.B1      net (fanout=2)        0.512   douta_0<234>
    SLICE_X46Y78.B       Tilo                  0.034   temp_234_C_234
                                                       count_256_douta_0[234]_AND_51_o1
    SLICE_X51Y70.CLK     net (fanout=2)        0.273   count_256_douta_0[234]_AND_51_o
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.488ns logic, 0.785ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_234_LDC (SLICE_X51Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.625ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_234_LDC (LATCH)
  Data Path Delay:      2.625ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_234_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y78.B4      net (fanout=265)      2.220   count_256
    SLICE_X46Y78.B       Tilo                  0.034   temp_234_C_234
                                                       count_256_douta_0[234]_AND_51_o1
    SLICE_X51Y70.CLK     net (fanout=2)        0.273   count_256_douta_0[234]_AND_51_o
    -------------------------------------------------  ---------------------------
    Total                                      2.625ns (0.132ns logic, 2.493ns route)
                                                       (5.0% logic, 95.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_233_LDC = MAXDELAY TO TIMEGRP "TO_temp_233_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.602ns.
--------------------------------------------------------------------------------

Paths for end point temp_233_LDC (SLICE_X47Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_233_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[233]_AND_53_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_233_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y75.C3      net (fanout=265)      4.422   count_256
    SLICE_X47Y75.CMUX    Tilo                  0.179   temp_204_LDC
                                                       count_256_douta_0[233]_AND_54_o1
    SLICE_X47Y74.SR      net (fanout=2)        0.367   count_256_douta_0[233]_AND_54_o
    SLICE_X47Y74.CLK     Trck                  0.297   temp_233_LDC
                                                       temp_233_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (0.813ns logic, 4.789ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_233_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.752ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[233]_AND_53_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_233_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO26 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y75.C5      net (fanout=2)        0.824   douta_0<233>
    SLICE_X47Y75.CMUX    Tilo                  0.191   temp_204_LDC
                                                       count_256_douta_0[233]_AND_54_o1
    SLICE_X47Y74.SR      net (fanout=2)        0.367   count_256_douta_0[233]_AND_54_o
    SLICE_X47Y74.CLK     Trck                  0.297   temp_233_LDC
                                                       temp_233_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (2.561ns logic, 1.191ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_233_LDC (SLICE_X47Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.822ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_233_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.178ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_233_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y75.C3      net (fanout=265)      4.422   count_256
    SLICE_X47Y75.C       Tilo                  0.068   temp_204_LDC
                                                       count_256_douta_0[233]_AND_53_o1
    SLICE_X47Y74.CLK     net (fanout=2)        0.351   count_256_douta_0[233]_AND_53_o
    -------------------------------------------------  ---------------------------
    Total                                      5.178ns (0.405ns logic, 4.773ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.684ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_233_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_233_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO26 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y75.C5      net (fanout=2)        0.824   douta_0<233>
    SLICE_X47Y75.C       Tilo                  0.068   temp_204_LDC
                                                       count_256_douta_0[233]_AND_53_o1
    SLICE_X47Y74.CLK     net (fanout=2)        0.351   count_256_douta_0[233]_AND_53_o
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (2.141ns logic, 1.175ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_233_LDC = MAXDELAY TO TIMEGRP "TO_temp_233_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_233_LDC (SLICE_X47Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_233_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.158ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[233]_AND_53_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_233_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO26 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y75.C5      net (fanout=2)        0.410   douta_0<233>
    SLICE_X47Y75.CMUX    Tilo                  0.077   temp_204_LDC
                                                       count_256_douta_0[233]_AND_54_o1
    SLICE_X47Y74.SR      net (fanout=2)        0.142   count_256_douta_0[233]_AND_54_o
    SLICE_X47Y74.CLK     Tremck      (-Th)    -0.075   temp_233_LDC
                                                       temp_233_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (0.606ns logic, 0.552ns route)
                                                       (52.3% logic, 47.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_233_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.581ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[233]_AND_53_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_233_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y75.C3      net (fanout=265)      2.188   count_256
    SLICE_X47Y75.CMUX    Tilo                  0.078   temp_204_LDC
                                                       count_256_douta_0[233]_AND_54_o1
    SLICE_X47Y74.SR      net (fanout=2)        0.142   count_256_douta_0[233]_AND_54_o
    SLICE_X47Y74.CLK     Tremck      (-Th)    -0.075   temp_233_LDC
                                                       temp_233_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (0.251ns logic, 2.330ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_233_LDC (SLICE_X47Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.040ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_233_LDC (LATCH)
  Data Path Delay:      1.040ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_233_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO26 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y75.C5      net (fanout=2)        0.410   douta_0<233>
    SLICE_X47Y75.C       Tilo                  0.034   temp_204_LDC
                                                       count_256_douta_0[233]_AND_53_o1
    SLICE_X47Y74.CLK     net (fanout=2)        0.142   count_256_douta_0[233]_AND_53_o
    -------------------------------------------------  ---------------------------
    Total                                      1.040ns (0.488ns logic, 0.552ns route)
                                                       (46.9% logic, 53.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_233_LDC (SLICE_X47Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.462ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_233_LDC (LATCH)
  Data Path Delay:      2.462ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_233_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y75.C3      net (fanout=265)      2.188   count_256
    SLICE_X47Y75.C       Tilo                  0.034   temp_204_LDC
                                                       count_256_douta_0[233]_AND_53_o1
    SLICE_X47Y74.CLK     net (fanout=2)        0.142   count_256_douta_0[233]_AND_53_o
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (0.132ns logic, 2.330ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_232_LDC = MAXDELAY TO TIMEGRP "TO_temp_232_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.601ns.
--------------------------------------------------------------------------------

Paths for end point temp_232_LDC (SLICE_X47Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_232_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[232]_AND_55_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_232_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y74.A5      net (fanout=265)      4.265   count_256
    SLICE_X46Y74.AMUX    Tilo                  0.196   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       count_256_douta_0[232]_AND_56_o1
    SLICE_X47Y69.SR      net (fanout=2)        0.506   count_256_douta_0[232]_AND_56_o
    SLICE_X47Y69.CLK     Trck                  0.297   temp_232_LDC
                                                       temp_232_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.601ns (0.830ns logic, 4.771ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_232_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[232]_AND_55_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_232_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO25 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y74.A3      net (fanout=2)        0.956   douta_0<232>
    SLICE_X46Y74.AMUX    Tilo                  0.189   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       count_256_douta_0[232]_AND_56_o1
    SLICE_X47Y69.SR      net (fanout=2)        0.506   count_256_douta_0[232]_AND_56_o
    SLICE_X47Y69.CLK     Trck                  0.297   temp_232_LDC
                                                       temp_232_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (2.559ns logic, 1.462ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_232_LDC (SLICE_X47Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.955ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_232_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.045ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_232_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y74.A5      net (fanout=265)      4.265   count_256
    SLICE_X46Y74.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       count_256_douta_0[232]_AND_55_o1
    SLICE_X47Y69.CLK     net (fanout=2)        0.375   count_256_douta_0[232]_AND_55_o
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (0.405ns logic, 4.640ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.528ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_232_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_232_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO25 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y74.A3      net (fanout=2)        0.956   douta_0<232>
    SLICE_X46Y74.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       count_256_douta_0[232]_AND_55_o1
    SLICE_X47Y69.CLK     net (fanout=2)        0.375   count_256_douta_0[232]_AND_55_o
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (2.141ns logic, 1.331ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_232_LDC = MAXDELAY TO TIMEGRP "TO_temp_232_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_232_LDC (SLICE_X47Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_232_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.259ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[232]_AND_55_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_232_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO25 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y74.A3      net (fanout=2)        0.453   douta_0<232>
    SLICE_X46Y74.AMUX    Tilo                  0.080   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       count_256_douta_0[232]_AND_56_o1
    SLICE_X47Y69.SR      net (fanout=2)        0.197   count_256_douta_0[232]_AND_56_o
    SLICE_X47Y69.CLK     Tremck      (-Th)    -0.075   temp_232_LDC
                                                       temp_232_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.609ns logic, 0.650ns route)
                                                       (48.4% logic, 51.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_232_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.586ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[232]_AND_55_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_232_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y74.A5      net (fanout=265)      2.137   count_256
    SLICE_X46Y74.AMUX    Tilo                  0.079   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       count_256_douta_0[232]_AND_56_o1
    SLICE_X47Y69.SR      net (fanout=2)        0.197   count_256_douta_0[232]_AND_56_o
    SLICE_X47Y69.CLK     Tremck      (-Th)    -0.075   temp_232_LDC
                                                       temp_232_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.586ns (0.252ns logic, 2.334ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_232_LDC (SLICE_X47Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.096ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_232_LDC (LATCH)
  Data Path Delay:      1.096ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_232_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO25 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y74.A3      net (fanout=2)        0.453   douta_0<232>
    SLICE_X46Y74.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       count_256_douta_0[232]_AND_55_o1
    SLICE_X47Y69.CLK     net (fanout=2)        0.155   count_256_douta_0[232]_AND_55_o
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.488ns logic, 0.608ns route)
                                                       (44.5% logic, 55.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_232_LDC (SLICE_X47Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.424ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_232_LDC (LATCH)
  Data Path Delay:      2.424ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_232_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y74.A5      net (fanout=265)      2.137   count_256
    SLICE_X46Y74.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<227>
                                                       count_256_douta_0[232]_AND_55_o1
    SLICE_X47Y69.CLK     net (fanout=2)        0.155   count_256_douta_0[232]_AND_55_o
    -------------------------------------------------  ---------------------------
    Total                                      2.424ns (0.132ns logic, 2.292ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_229_LDC = MAXDELAY TO TIMEGRP "TO_temp_229_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.558ns.
--------------------------------------------------------------------------------

Paths for end point temp_229_LDC (SLICE_X50Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_229_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.558ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[229]_AND_61_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_229_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y77.A4      net (fanout=265)      4.432   count_256
    SLICE_X51Y77.AMUX    Tilo                  0.186   count_256_douta_0[229]_AND_61_o
                                                       count_256_douta_0[229]_AND_62_o1
    SLICE_X50Y79.SR      net (fanout=2)        0.349   count_256_douta_0[229]_AND_62_o
    SLICE_X50Y79.CLK     Trck                  0.254   temp_229_LDC
                                                       temp_229_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (0.777ns logic, 4.781ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_229_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[229]_AND_61_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_229_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO19 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y77.A5      net (fanout=2)        0.794   douta_0<229>
    SLICE_X51Y77.AMUX    Tilo                  0.193   count_256_douta_0[229]_AND_61_o
                                                       count_256_douta_0[229]_AND_62_o1
    SLICE_X50Y79.SR      net (fanout=2)        0.349   count_256_douta_0[229]_AND_62_o
    SLICE_X50Y79.CLK     Trck                  0.254   temp_229_LDC
                                                       temp_229_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (2.520ns logic, 1.143ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_229_LDC (SLICE_X50Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.635ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_229_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.365ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_229_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y77.A4      net (fanout=265)      4.432   count_256
    SLICE_X51Y77.A       Tilo                  0.068   count_256_douta_0[229]_AND_61_o
                                                       count_256_douta_0[229]_AND_61_o1
    SLICE_X50Y79.CLK     net (fanout=2)        0.528   count_256_douta_0[229]_AND_61_o
    -------------------------------------------------  ---------------------------
    Total                                      5.365ns (0.405ns logic, 4.960ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.537ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_229_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_229_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO19 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y77.A5      net (fanout=2)        0.794   douta_0<229>
    SLICE_X51Y77.A       Tilo                  0.068   count_256_douta_0[229]_AND_61_o
                                                       count_256_douta_0[229]_AND_61_o1
    SLICE_X50Y79.CLK     net (fanout=2)        0.528   count_256_douta_0[229]_AND_61_o
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (2.141ns logic, 1.322ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_229_LDC = MAXDELAY TO TIMEGRP "TO_temp_229_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_229_LDC (SLICE_X50Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_229_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.114ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[229]_AND_61_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_229_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO19 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y77.A5      net (fanout=2)        0.393   douta_0<229>
    SLICE_X51Y77.AMUX    Tilo                  0.078   count_256_douta_0[229]_AND_61_o
                                                       count_256_douta_0[229]_AND_62_o1
    SLICE_X50Y79.SR      net (fanout=2)        0.135   count_256_douta_0[229]_AND_62_o
    SLICE_X50Y79.CLK     Tremck      (-Th)    -0.054   temp_229_LDC
                                                       temp_229_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.114ns (0.586ns logic, 0.528ns route)
                                                       (52.6% logic, 47.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_229_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.562ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[229]_AND_61_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_229_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y77.A4      net (fanout=265)      2.197   count_256
    SLICE_X51Y77.AMUX    Tilo                  0.078   count_256_douta_0[229]_AND_61_o
                                                       count_256_douta_0[229]_AND_62_o1
    SLICE_X50Y79.SR      net (fanout=2)        0.135   count_256_douta_0[229]_AND_62_o
    SLICE_X50Y79.CLK     Tremck      (-Th)    -0.054   temp_229_LDC
                                                       temp_229_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.230ns logic, 2.332ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_229_LDC (SLICE_X50Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.108ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_229_LDC (LATCH)
  Data Path Delay:      1.108ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_229_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO19 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y77.A5      net (fanout=2)        0.393   douta_0<229>
    SLICE_X51Y77.A       Tilo                  0.034   count_256_douta_0[229]_AND_61_o
                                                       count_256_douta_0[229]_AND_61_o1
    SLICE_X50Y79.CLK     net (fanout=2)        0.227   count_256_douta_0[229]_AND_61_o
    -------------------------------------------------  ---------------------------
    Total                                      1.108ns (0.488ns logic, 0.620ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_229_LDC (SLICE_X50Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.556ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_229_LDC (LATCH)
  Data Path Delay:      2.556ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_229_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y77.A4      net (fanout=265)      2.197   count_256
    SLICE_X51Y77.A       Tilo                  0.034   count_256_douta_0[229]_AND_61_o
                                                       count_256_douta_0[229]_AND_61_o1
    SLICE_X50Y79.CLK     net (fanout=2)        0.227   count_256_douta_0[229]_AND_61_o
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (0.132ns logic, 2.424ns route)
                                                       (5.2% logic, 94.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_231_LDC = MAXDELAY TO TIMEGRP "TO_temp_231_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.062ns.
--------------------------------------------------------------------------------

Paths for end point temp_231_LDC (SLICE_X51Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    33.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_231_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      6.062ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[231]_AND_57_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_231_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y74.B1      net (fanout=265)      4.844   count_256
    SLICE_X52Y74.BMUX    Tilo                  0.205   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<231>
                                                       count_256_douta_0[231]_AND_58_o1
    SLICE_X51Y74.SR      net (fanout=2)        0.379   count_256_douta_0[231]_AND_58_o
    SLICE_X51Y74.CLK     Trck                  0.297   temp_231_LDC
                                                       temp_231_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.062ns (0.839ns logic, 5.223ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_231_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[231]_AND_57_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_231_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO24 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y74.B4      net (fanout=2)        0.843   douta_0<231>
    SLICE_X52Y74.BMUX    Tilo                  0.201   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<231>
                                                       count_256_douta_0[231]_AND_58_o1
    SLICE_X51Y74.SR      net (fanout=2)        0.379   count_256_douta_0[231]_AND_58_o
    SLICE_X51Y74.CLK     Trck                  0.297   temp_231_LDC
                                                       temp_231_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (2.571ns logic, 1.222ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_231_LDC (SLICE_X51Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.396ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_231_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.604ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_231_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y74.B1      net (fanout=265)      4.844   count_256
    SLICE_X52Y74.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<231>
                                                       count_256_douta_0[231]_AND_57_o1
    SLICE_X51Y74.CLK     net (fanout=2)        0.355   count_256_douta_0[231]_AND_57_o
    -------------------------------------------------  ---------------------------
    Total                                      5.604ns (0.405ns logic, 5.199ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.661ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_231_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_231_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO24 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y74.B4      net (fanout=2)        0.843   douta_0<231>
    SLICE_X52Y74.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<231>
                                                       count_256_douta_0[231]_AND_57_o1
    SLICE_X51Y74.CLK     net (fanout=2)        0.355   count_256_douta_0[231]_AND_57_o
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (2.141ns logic, 1.198ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_231_LDC = MAXDELAY TO TIMEGRP "TO_temp_231_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_231_LDC (SLICE_X51Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_231_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.155ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[231]_AND_57_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_231_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO24 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y74.B4      net (fanout=2)        0.395   douta_0<231>
    SLICE_X52Y74.BMUX    Tilo                  0.083   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<231>
                                                       count_256_douta_0[231]_AND_58_o1
    SLICE_X51Y74.SR      net (fanout=2)        0.148   count_256_douta_0[231]_AND_58_o
    SLICE_X51Y74.CLK     Tremck      (-Th)    -0.075   temp_231_LDC
                                                       temp_231_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.612ns logic, 0.543ns route)
                                                       (53.0% logic, 47.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_231_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.764ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[231]_AND_57_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_231_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y74.B1      net (fanout=265)      2.364   count_256
    SLICE_X52Y74.BMUX    Tilo                  0.079   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<231>
                                                       count_256_douta_0[231]_AND_58_o1
    SLICE_X51Y74.SR      net (fanout=2)        0.148   count_256_douta_0[231]_AND_58_o
    SLICE_X51Y74.CLK     Tremck      (-Th)    -0.075   temp_231_LDC
                                                       temp_231_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.764ns (0.252ns logic, 2.512ns route)
                                                       (9.1% logic, 90.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_231_LDC (SLICE_X51Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.033ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_231_LDC (LATCH)
  Data Path Delay:      1.033ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_231_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO24 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y74.B4      net (fanout=2)        0.395   douta_0<231>
    SLICE_X52Y74.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<231>
                                                       count_256_douta_0[231]_AND_57_o1
    SLICE_X51Y74.CLK     net (fanout=2)        0.150   count_256_douta_0[231]_AND_57_o
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.488ns logic, 0.545ns route)
                                                       (47.2% logic, 52.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_231_LDC (SLICE_X51Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.646ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_231_LDC (LATCH)
  Data Path Delay:      2.646ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_231_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y74.B1      net (fanout=265)      2.364   count_256
    SLICE_X52Y74.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<231>
                                                       count_256_douta_0[231]_AND_57_o1
    SLICE_X51Y74.CLK     net (fanout=2)        0.150   count_256_douta_0[231]_AND_57_o
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (0.132ns logic, 2.514ns route)
                                                       (5.0% logic, 95.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_230_LDC = MAXDELAY TO TIMEGRP "TO_temp_230_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.799ns.
--------------------------------------------------------------------------------

Paths for end point temp_230_LDC (SLICE_X60Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_230_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[230]_AND_59_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_230_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X57Y71.C5      net (fanout=265)      4.524   count_256
    SLICE_X57Y71.CMUX    Tilo                  0.191   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<203>
                                                       count_256_douta_0[230]_AND_60_o1
    SLICE_X60Y72.SR      net (fanout=2)        0.493   count_256_douta_0[230]_AND_60_o
    SLICE_X60Y72.CLK     Trck                  0.254   temp_230_LDC
                                                       temp_230_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.799ns (0.782ns logic, 5.017ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_230_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[230]_AND_59_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_230_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO20 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y71.C1      net (fanout=2)        0.815   douta_0<230>
    SLICE_X57Y71.CMUX    Tilo                  0.191   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<203>
                                                       count_256_douta_0[230]_AND_60_o1
    SLICE_X60Y72.SR      net (fanout=2)        0.493   count_256_douta_0[230]_AND_60_o
    SLICE_X60Y72.CLK     Trck                  0.254   temp_230_LDC
                                                       temp_230_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (2.518ns logic, 1.308ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_230_LDC (SLICE_X60Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.712ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_230_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.288ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_230_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X57Y71.C5      net (fanout=265)      4.524   count_256
    SLICE_X57Y71.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<203>
                                                       count_256_douta_0[230]_AND_59_o1
    SLICE_X60Y72.CLK     net (fanout=2)        0.359   count_256_douta_0[230]_AND_59_o
    -------------------------------------------------  ---------------------------
    Total                                      5.288ns (0.405ns logic, 4.883ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.685ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_230_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.315ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_230_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO20 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y71.C1      net (fanout=2)        0.815   douta_0<230>
    SLICE_X57Y71.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<203>
                                                       count_256_douta_0[230]_AND_59_o1
    SLICE_X60Y72.CLK     net (fanout=2)        0.359   count_256_douta_0[230]_AND_59_o
    -------------------------------------------------  ---------------------------
    Total                                      3.315ns (2.141ns logic, 1.174ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_230_LDC = MAXDELAY TO TIMEGRP "TO_temp_230_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_230_LDC (SLICE_X60Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_230_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.174ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[230]_AND_59_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_230_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO20 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y71.C1      net (fanout=2)        0.404   douta_0<230>
    SLICE_X57Y71.CMUX    Tilo                  0.073   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<203>
                                                       count_256_douta_0[230]_AND_60_o1
    SLICE_X60Y72.SR      net (fanout=2)        0.189   count_256_douta_0[230]_AND_60_o
    SLICE_X60Y72.CLK     Tremck      (-Th)    -0.054   temp_230_LDC
                                                       temp_230_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (0.581ns logic, 0.593ns route)
                                                       (49.5% logic, 50.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.678ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_230_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.678ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[230]_AND_59_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_230_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X57Y71.C5      net (fanout=265)      2.260   count_256
    SLICE_X57Y71.CMUX    Tilo                  0.077   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<203>
                                                       count_256_douta_0[230]_AND_60_o1
    SLICE_X60Y72.SR      net (fanout=2)        0.189   count_256_douta_0[230]_AND_60_o
    SLICE_X60Y72.CLK     Tremck      (-Th)    -0.054   temp_230_LDC
                                                       temp_230_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.229ns logic, 2.449ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_230_LDC (SLICE_X60Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.038ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_230_LDC (LATCH)
  Data Path Delay:      1.038ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_230_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO20 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y71.C1      net (fanout=2)        0.404   douta_0<230>
    SLICE_X57Y71.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<203>
                                                       count_256_douta_0[230]_AND_59_o1
    SLICE_X60Y72.CLK     net (fanout=2)        0.146   count_256_douta_0[230]_AND_59_o
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.488ns logic, 0.550ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_230_LDC (SLICE_X60Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.538ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_230_LDC (LATCH)
  Data Path Delay:      2.538ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_230_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X57Y71.C5      net (fanout=265)      2.260   count_256
    SLICE_X57Y71.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<203>
                                                       count_256_douta_0[230]_AND_59_o1
    SLICE_X60Y72.CLK     net (fanout=2)        0.146   count_256_douta_0[230]_AND_59_o
    -------------------------------------------------  ---------------------------
    Total                                      2.538ns (0.132ns logic, 2.406ns route)
                                                       (5.2% logic, 94.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_228_LDC = MAXDELAY TO TIMEGRP "TO_temp_228_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.371ns.
--------------------------------------------------------------------------------

Paths for end point temp_228_LDC (SLICE_X51Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_228_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.371ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[228]_AND_63_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_228_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X50Y69.D4      net (fanout=265)      4.203   count_256
    SLICE_X50Y69.DMUX    Tilo                  0.191   temp_228_P_228
                                                       count_256_douta_0[228]_AND_64_o1
    SLICE_X51Y67.SR      net (fanout=2)        0.343   count_256_douta_0[228]_AND_64_o
    SLICE_X51Y67.CLK     Trck                  0.297   temp_228_LDC
                                                       temp_228_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.371ns (0.825ns logic, 4.546ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_228_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[228]_AND_63_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_228_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO18 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X50Y69.D3      net (fanout=2)        0.831   douta_0<228>
    SLICE_X50Y69.DMUX    Tilo                  0.190   temp_228_P_228
                                                       count_256_douta_0[228]_AND_64_o1
    SLICE_X51Y67.SR      net (fanout=2)        0.343   count_256_douta_0[228]_AND_64_o
    SLICE_X51Y67.CLK     Trck                  0.297   temp_228_LDC
                                                       temp_228_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (2.560ns logic, 1.174ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_228_LDC (SLICE_X51Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.934ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_228_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.066ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_228_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X50Y69.D4      net (fanout=265)      4.203   count_256
    SLICE_X50Y69.D       Tilo                  0.068   temp_228_P_228
                                                       count_256_douta_0[228]_AND_63_o1
    SLICE_X51Y67.CLK     net (fanout=2)        0.458   count_256_douta_0[228]_AND_63_o
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (0.405ns logic, 4.661ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.570ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_228_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_228_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO18 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X50Y69.D3      net (fanout=2)        0.831   douta_0<228>
    SLICE_X50Y69.D       Tilo                  0.068   temp_228_P_228
                                                       count_256_douta_0[228]_AND_63_o1
    SLICE_X51Y67.CLK     net (fanout=2)        0.458   count_256_douta_0[228]_AND_63_o
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (2.141ns logic, 1.289ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_228_LDC = MAXDELAY TO TIMEGRP "TO_temp_228_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_228_LDC (SLICE_X51Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_228_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.145ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[228]_AND_63_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_228_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO18 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X50Y69.D3      net (fanout=2)        0.404   douta_0<228>
    SLICE_X50Y69.DMUX    Tilo                  0.081   temp_228_P_228
                                                       count_256_douta_0[228]_AND_64_o1
    SLICE_X51Y67.SR      net (fanout=2)        0.131   count_256_douta_0[228]_AND_64_o
    SLICE_X51Y67.CLK     Tremck      (-Th)    -0.075   temp_228_LDC
                                                       temp_228_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.610ns logic, 0.535ns route)
                                                       (53.3% logic, 46.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_228_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.471ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[228]_AND_63_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_228_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X50Y69.D4      net (fanout=265)      2.087   count_256
    SLICE_X50Y69.DMUX    Tilo                  0.080   temp_228_P_228
                                                       count_256_douta_0[228]_AND_64_o1
    SLICE_X51Y67.SR      net (fanout=2)        0.131   count_256_douta_0[228]_AND_64_o
    SLICE_X51Y67.CLK     Tremck      (-Th)    -0.075   temp_228_LDC
                                                       temp_228_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (0.253ns logic, 2.218ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_228_LDC (SLICE_X51Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.076ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_228_LDC (LATCH)
  Data Path Delay:      1.076ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_228_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO18 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X50Y69.D3      net (fanout=2)        0.404   douta_0<228>
    SLICE_X50Y69.D       Tilo                  0.034   temp_228_P_228
                                                       count_256_douta_0[228]_AND_63_o1
    SLICE_X51Y67.CLK     net (fanout=2)        0.184   count_256_douta_0[228]_AND_63_o
    -------------------------------------------------  ---------------------------
    Total                                      1.076ns (0.488ns logic, 0.588ns route)
                                                       (45.4% logic, 54.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_228_LDC (SLICE_X51Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.403ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_228_LDC (LATCH)
  Data Path Delay:      2.403ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_228_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X50Y69.D4      net (fanout=265)      2.087   count_256
    SLICE_X50Y69.D       Tilo                  0.034   temp_228_P_228
                                                       count_256_douta_0[228]_AND_63_o1
    SLICE_X51Y67.CLK     net (fanout=2)        0.184   count_256_douta_0[228]_AND_63_o
    -------------------------------------------------  ---------------------------
    Total                                      2.403ns (0.132ns logic, 2.271ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_227_LDC = MAXDELAY TO TIMEGRP "TO_temp_227_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.477ns.
--------------------------------------------------------------------------------

Paths for end point temp_227_LDC (SLICE_X45Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_227_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[227]_AND_65_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_227_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y73.B1      net (fanout=265)      4.406   count_256
    SLICE_X45Y73.BMUX    Tilo                  0.197   temp_227_LDC
                                                       count_256_douta_0[227]_AND_66_o1
    SLICE_X45Y73.SR      net (fanout=2)        0.240   count_256_douta_0[227]_AND_66_o
    SLICE_X45Y73.CLK     Trck                  0.297   temp_227_LDC
                                                       temp_227_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.477ns (0.831ns logic, 4.646ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_227_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.870ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[227]_AND_65_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_227_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO17 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y73.B3      net (fanout=2)        1.074   douta_0<227>
    SLICE_X45Y73.BMUX    Tilo                  0.186   temp_227_LDC
                                                       count_256_douta_0[227]_AND_66_o1
    SLICE_X45Y73.SR      net (fanout=2)        0.240   count_256_douta_0[227]_AND_66_o
    SLICE_X45Y73.CLK     Trck                  0.297   temp_227_LDC
                                                       temp_227_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.870ns (2.556ns logic, 1.314ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_227_LDC (SLICE_X45Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.954ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_227_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.046ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_227_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y73.B1      net (fanout=265)      4.406   count_256
    SLICE_X45Y73.B       Tilo                  0.068   temp_227_LDC
                                                       count_256_douta_0[227]_AND_65_o1
    SLICE_X45Y73.CLK     net (fanout=2)        0.235   count_256_douta_0[227]_AND_65_o
    -------------------------------------------------  ---------------------------
    Total                                      5.046ns (0.405ns logic, 4.641ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.550ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_227_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_227_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO17 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y73.B3      net (fanout=2)        1.074   douta_0<227>
    SLICE_X45Y73.B       Tilo                  0.068   temp_227_LDC
                                                       count_256_douta_0[227]_AND_65_o1
    SLICE_X45Y73.CLK     net (fanout=2)        0.235   count_256_douta_0[227]_AND_65_o
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (2.141ns logic, 1.309ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_227_LDC = MAXDELAY TO TIMEGRP "TO_temp_227_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_227_LDC (SLICE_X45Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_227_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.193ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[227]_AND_65_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_227_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO17 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y73.B3      net (fanout=2)        0.494   douta_0<227>
    SLICE_X45Y73.BMUX    Tilo                  0.079   temp_227_LDC
                                                       count_256_douta_0[227]_AND_66_o1
    SLICE_X45Y73.SR      net (fanout=2)        0.091   count_256_douta_0[227]_AND_66_o
    SLICE_X45Y73.CLK     Tremck      (-Th)    -0.075   temp_227_LDC
                                                       temp_227_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.608ns logic, 0.585ns route)
                                                       (51.0% logic, 49.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_227_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.517ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[227]_AND_65_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_227_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y73.B1      net (fanout=265)      2.178   count_256
    SLICE_X45Y73.BMUX    Tilo                  0.075   temp_227_LDC
                                                       count_256_douta_0[227]_AND_66_o1
    SLICE_X45Y73.SR      net (fanout=2)        0.091   count_256_douta_0[227]_AND_66_o
    SLICE_X45Y73.CLK     Tremck      (-Th)    -0.075   temp_227_LDC
                                                       temp_227_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (0.248ns logic, 2.269ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_227_LDC (SLICE_X45Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.079ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_227_LDC (LATCH)
  Data Path Delay:      1.079ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_227_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO17 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y73.B3      net (fanout=2)        0.494   douta_0<227>
    SLICE_X45Y73.B       Tilo                  0.034   temp_227_LDC
                                                       count_256_douta_0[227]_AND_65_o1
    SLICE_X45Y73.CLK     net (fanout=2)        0.097   count_256_douta_0[227]_AND_65_o
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.488ns logic, 0.591ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_227_LDC (SLICE_X45Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.407ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_227_LDC (LATCH)
  Data Path Delay:      2.407ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_227_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y73.B1      net (fanout=265)      2.178   count_256
    SLICE_X45Y73.B       Tilo                  0.034   temp_227_LDC
                                                       count_256_douta_0[227]_AND_65_o1
    SLICE_X45Y73.CLK     net (fanout=2)        0.097   count_256_douta_0[227]_AND_65_o
    -------------------------------------------------  ---------------------------
    Total                                      2.407ns (0.132ns logic, 2.275ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_226_LDC = MAXDELAY TO TIMEGRP "TO_temp_226_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.548ns.
--------------------------------------------------------------------------------

Paths for end point temp_226_LDC (SLICE_X60Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_226_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.548ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[226]_AND_67_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_226_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y71.A4      net (fanout=265)      4.127   count_256
    SLICE_X46Y71.AMUX    Tilo                  0.190   temp_241_P_241
                                                       count_256_douta_0[226]_AND_68_o1
    SLICE_X60Y70.SR      net (fanout=2)        0.640   count_256_douta_0[226]_AND_68_o
    SLICE_X60Y70.CLK     Trck                  0.254   temp_226_LDC
                                                       temp_226_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.548ns (0.781ns logic, 4.767ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_226_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.967ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[226]_AND_67_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_226_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO16 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y71.A5      net (fanout=2)        0.804   douta_0<226>
    SLICE_X46Y71.AMUX    Tilo                  0.196   temp_241_P_241
                                                       count_256_douta_0[226]_AND_68_o1
    SLICE_X60Y70.SR      net (fanout=2)        0.640   count_256_douta_0[226]_AND_68_o
    SLICE_X60Y70.CLK     Trck                  0.254   temp_226_LDC
                                                       temp_226_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.967ns (2.523ns logic, 1.444ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_226_LDC (SLICE_X60Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.716ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_226_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.284ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_226_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y71.A4      net (fanout=265)      4.127   count_256
    SLICE_X46Y71.A       Tilo                  0.068   temp_241_P_241
                                                       count_256_douta_0[226]_AND_67_o1
    SLICE_X60Y70.CLK     net (fanout=2)        0.752   count_256_douta_0[226]_AND_67_o
    -------------------------------------------------  ---------------------------
    Total                                      5.284ns (0.405ns logic, 4.879ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.303ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_226_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_226_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO16 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y71.A5      net (fanout=2)        0.804   douta_0<226>
    SLICE_X46Y71.A       Tilo                  0.068   temp_241_P_241
                                                       count_256_douta_0[226]_AND_67_o1
    SLICE_X60Y70.CLK     net (fanout=2)        0.752   count_256_douta_0[226]_AND_67_o
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (2.141ns logic, 1.556ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_226_LDC = MAXDELAY TO TIMEGRP "TO_temp_226_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_226_LDC (SLICE_X60Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_226_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.281ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[226]_AND_67_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_226_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO16 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y71.A5      net (fanout=2)        0.400   douta_0<226>
    SLICE_X46Y71.AMUX    Tilo                  0.079   temp_241_P_241
                                                       count_256_douta_0[226]_AND_68_o1
    SLICE_X60Y70.SR      net (fanout=2)        0.294   count_256_douta_0[226]_AND_68_o
    SLICE_X60Y70.CLK     Tremck      (-Th)    -0.054   temp_226_LDC
                                                       temp_226_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.587ns logic, 0.694ns route)
                                                       (45.8% logic, 54.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.600ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_226_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.600ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[226]_AND_67_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_226_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y71.A4      net (fanout=265)      2.075   count_256
    SLICE_X46Y71.AMUX    Tilo                  0.079   temp_241_P_241
                                                       count_256_douta_0[226]_AND_68_o1
    SLICE_X60Y70.SR      net (fanout=2)        0.294   count_256_douta_0[226]_AND_68_o
    SLICE_X60Y70.CLK     Tremck      (-Th)    -0.054   temp_226_LDC
                                                       temp_226_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (0.231ns logic, 2.369ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_226_LDC (SLICE_X60Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.237ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_226_LDC (LATCH)
  Data Path Delay:      1.237ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_226_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO16 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y71.A5      net (fanout=2)        0.400   douta_0<226>
    SLICE_X46Y71.A       Tilo                  0.034   temp_241_P_241
                                                       count_256_douta_0[226]_AND_67_o1
    SLICE_X60Y70.CLK     net (fanout=2)        0.349   count_256_douta_0[226]_AND_67_o
    -------------------------------------------------  ---------------------------
    Total                                      1.237ns (0.488ns logic, 0.749ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_226_LDC (SLICE_X60Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.556ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_226_LDC (LATCH)
  Data Path Delay:      2.556ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_226_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y71.A4      net (fanout=265)      2.075   count_256
    SLICE_X46Y71.A       Tilo                  0.034   temp_241_P_241
                                                       count_256_douta_0[226]_AND_67_o1
    SLICE_X60Y70.CLK     net (fanout=2)        0.349   count_256_douta_0[226]_AND_67_o
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (0.132ns logic, 2.424ns route)
                                                       (5.2% logic, 94.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_225_LDC = MAXDELAY TO TIMEGRP "TO_temp_225_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.770ns.
--------------------------------------------------------------------------------

Paths for end point temp_225_LDC (SLICE_X53Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_225_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[225]_AND_69_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_225_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y73.C3      net (fanout=265)      4.591   count_256
    SLICE_X52Y73.CMUX    Tilo                  0.192   temp_225_C_225
                                                       count_256_douta_0[225]_AND_70_o1
    SLICE_X53Y73.SR      net (fanout=2)        0.353   count_256_douta_0[225]_AND_70_o
    SLICE_X53Y73.CLK     Trck                  0.297   temp_225_LDC
                                                       temp_225_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.770ns (0.826ns logic, 4.944ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_225_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.947ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[225]_AND_69_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_225_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO12 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y73.C2      net (fanout=2)        1.026   douta_0<225>
    SLICE_X52Y73.CMUX    Tilo                  0.198   temp_225_C_225
                                                       count_256_douta_0[225]_AND_70_o1
    SLICE_X53Y73.SR      net (fanout=2)        0.353   count_256_douta_0[225]_AND_70_o
    SLICE_X53Y73.CLK     Trck                  0.297   temp_225_LDC
                                                       temp_225_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (2.568ns logic, 1.379ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_225_LDC (SLICE_X53Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.640ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_225_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.360ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_225_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y73.C3      net (fanout=265)      4.591   count_256
    SLICE_X52Y73.C       Tilo                  0.068   temp_225_C_225
                                                       count_256_douta_0[225]_AND_69_o1
    SLICE_X53Y73.CLK     net (fanout=2)        0.364   count_256_douta_0[225]_AND_69_o
    -------------------------------------------------  ---------------------------
    Total                                      5.360ns (0.405ns logic, 4.955ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.469ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_225_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.531ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_225_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO12 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y73.C2      net (fanout=2)        1.026   douta_0<225>
    SLICE_X52Y73.C       Tilo                  0.068   temp_225_C_225
                                                       count_256_douta_0[225]_AND_69_o1
    SLICE_X53Y73.CLK     net (fanout=2)        0.364   count_256_douta_0[225]_AND_69_o
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (2.141ns logic, 1.390ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_225_LDC = MAXDELAY TO TIMEGRP "TO_temp_225_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_225_LDC (SLICE_X53Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_225_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.198ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[225]_AND_69_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_225_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO12 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y73.C2      net (fanout=2)        0.459   douta_0<225>
    SLICE_X52Y73.CMUX    Tilo                  0.076   temp_225_C_225
                                                       count_256_douta_0[225]_AND_70_o1
    SLICE_X53Y73.SR      net (fanout=2)        0.134   count_256_douta_0[225]_AND_70_o
    SLICE_X53Y73.CLK     Tremck      (-Th)    -0.075   temp_225_LDC
                                                       temp_225_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.605ns logic, 0.593ns route)
                                                       (50.5% logic, 49.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_225_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.659ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[225]_AND_69_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_225_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y73.C3      net (fanout=265)      2.272   count_256
    SLICE_X52Y73.CMUX    Tilo                  0.080   temp_225_C_225
                                                       count_256_douta_0[225]_AND_70_o1
    SLICE_X53Y73.SR      net (fanout=2)        0.134   count_256_douta_0[225]_AND_70_o
    SLICE_X53Y73.CLK     Tremck      (-Th)    -0.075   temp_225_LDC
                                                       temp_225_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.253ns logic, 2.406ns route)
                                                       (9.5% logic, 90.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_225_LDC (SLICE_X53Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.094ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_225_LDC (LATCH)
  Data Path Delay:      1.094ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_225_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO12 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y73.C2      net (fanout=2)        0.459   douta_0<225>
    SLICE_X52Y73.C       Tilo                  0.034   temp_225_C_225
                                                       count_256_douta_0[225]_AND_69_o1
    SLICE_X53Y73.CLK     net (fanout=2)        0.147   count_256_douta_0[225]_AND_69_o
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.488ns logic, 0.606ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_225_LDC (SLICE_X53Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.551ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_225_LDC (LATCH)
  Data Path Delay:      2.551ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_225_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y73.C3      net (fanout=265)      2.272   count_256
    SLICE_X52Y73.C       Tilo                  0.034   temp_225_C_225
                                                       count_256_douta_0[225]_AND_69_o1
    SLICE_X53Y73.CLK     net (fanout=2)        0.147   count_256_douta_0[225]_AND_69_o
    -------------------------------------------------  ---------------------------
    Total                                      2.551ns (0.132ns logic, 2.419ns route)
                                                       (5.2% logic, 94.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_224_LDC = MAXDELAY TO TIMEGRP "TO_temp_224_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.188ns.
--------------------------------------------------------------------------------

Paths for end point temp_224_LDC (SLICE_X57Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    33.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_224_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      6.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[224]_AND_71_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_224_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y73.D5      net (fanout=265)      4.449   count_256
    SLICE_X52Y73.DMUX    Tilo                  0.196   temp_225_C_225
                                                       count_256_douta_0[224]_AND_72_o1
    SLICE_X57Y76.SR      net (fanout=2)        0.909   count_256_douta_0[224]_AND_72_o
    SLICE_X57Y76.CLK     Trck                  0.297   temp_224_LDC
                                                       temp_224_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.188ns (0.830ns logic, 5.358ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_224_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[224]_AND_71_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_224_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO11 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y73.D4      net (fanout=2)        0.728   douta_0<224>
    SLICE_X52Y73.DMUX    Tilo                  0.191   temp_225_C_225
                                                       count_256_douta_0[224]_AND_72_o1
    SLICE_X57Y76.SR      net (fanout=2)        0.909   count_256_douta_0[224]_AND_72_o
    SLICE_X57Y76.CLK     Trck                  0.297   temp_224_LDC
                                                       temp_224_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (2.561ns logic, 1.637ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_224_LDC (SLICE_X57Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.600ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_224_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.400ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_224_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y73.D5      net (fanout=265)      4.449   count_256
    SLICE_X52Y73.D       Tilo                  0.068   temp_225_C_225
                                                       count_256_douta_0[224]_AND_71_o1
    SLICE_X57Y76.CLK     net (fanout=2)        0.546   count_256_douta_0[224]_AND_71_o
    -------------------------------------------------  ---------------------------
    Total                                      5.400ns (0.405ns logic, 4.995ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.585ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_224_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_224_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO11 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y73.D4      net (fanout=2)        0.728   douta_0<224>
    SLICE_X52Y73.D       Tilo                  0.068   temp_225_C_225
                                                       count_256_douta_0[224]_AND_71_o1
    SLICE_X57Y76.CLK     net (fanout=2)        0.546   count_256_douta_0[224]_AND_71_o
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (2.141ns logic, 1.274ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_224_LDC = MAXDELAY TO TIMEGRP "TO_temp_224_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_224_LDC (SLICE_X57Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_224_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.337ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[224]_AND_71_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_224_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO11 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y73.D4      net (fanout=2)        0.356   douta_0<224>
    SLICE_X52Y73.DMUX    Tilo                  0.080   temp_225_C_225
                                                       count_256_douta_0[224]_AND_72_o1
    SLICE_X57Y76.SR      net (fanout=2)        0.372   count_256_douta_0[224]_AND_72_o
    SLICE_X57Y76.CLK     Tremck      (-Th)    -0.075   temp_224_LDC
                                                       temp_224_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.337ns (0.609ns logic, 0.728ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_224_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.849ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[224]_AND_71_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_224_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y73.D5      net (fanout=265)      2.223   count_256
    SLICE_X52Y73.DMUX    Tilo                  0.081   temp_225_C_225
                                                       count_256_douta_0[224]_AND_72_o1
    SLICE_X57Y76.SR      net (fanout=2)        0.372   count_256_douta_0[224]_AND_72_o
    SLICE_X57Y76.CLK     Tremck      (-Th)    -0.075   temp_224_LDC
                                                       temp_224_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (0.254ns logic, 2.595ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_224_LDC (SLICE_X57Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.089ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_224_LDC (LATCH)
  Data Path Delay:      1.089ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_224_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO11 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y73.D4      net (fanout=2)        0.356   douta_0<224>
    SLICE_X52Y73.D       Tilo                  0.034   temp_225_C_225
                                                       count_256_douta_0[224]_AND_71_o1
    SLICE_X57Y76.CLK     net (fanout=2)        0.245   count_256_douta_0[224]_AND_71_o
    -------------------------------------------------  ---------------------------
    Total                                      1.089ns (0.488ns logic, 0.601ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_224_LDC (SLICE_X57Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.600ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_224_LDC (LATCH)
  Data Path Delay:      2.600ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_224_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y73.D5      net (fanout=265)      2.223   count_256
    SLICE_X52Y73.D       Tilo                  0.034   temp_225_C_225
                                                       count_256_douta_0[224]_AND_71_o1
    SLICE_X57Y76.CLK     net (fanout=2)        0.245   count_256_douta_0[224]_AND_71_o
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (0.132ns logic, 2.468ns route)
                                                       (5.1% logic, 94.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_223_LDC = MAXDELAY TO TIMEGRP "TO_temp_223_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.989ns.
--------------------------------------------------------------------------------

Paths for end point temp_223_LDC (SLICE_X45Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_223_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.989ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[223]_AND_73_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_223_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y75.C3      net (fanout=265)      4.518   count_256
    SLICE_X45Y75.CMUX    Tilo                  0.179   temp_232_P_232
                                                       count_256_douta_0[223]_AND_74_o1
    SLICE_X45Y80.SR      net (fanout=2)        0.658   count_256_douta_0[223]_AND_74_o
    SLICE_X45Y80.CLK     Trck                  0.297   temp_223_LDC
                                                       temp_223_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (0.813ns logic, 5.176ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_223_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.161ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[223]_AND_73_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_223_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO10 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y75.C5      net (fanout=2)        0.942   douta_0<223>
    SLICE_X45Y75.CMUX    Tilo                  0.191   temp_232_P_232
                                                       count_256_douta_0[223]_AND_74_o1
    SLICE_X45Y80.SR      net (fanout=2)        0.658   count_256_douta_0[223]_AND_74_o
    SLICE_X45Y80.CLK     Trck                  0.297   temp_223_LDC
                                                       temp_223_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.161ns (2.561ns logic, 1.600ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_223_LDC (SLICE_X45Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.579ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_223_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.421ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_223_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y75.C3      net (fanout=265)      4.518   count_256
    SLICE_X45Y75.C       Tilo                  0.068   temp_232_P_232
                                                       count_256_douta_0[223]_AND_73_o1
    SLICE_X45Y80.CLK     net (fanout=2)        0.498   count_256_douta_0[223]_AND_73_o
    -------------------------------------------------  ---------------------------
    Total                                      5.421ns (0.405ns logic, 5.016ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.419ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_223_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_223_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO10 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y75.C5      net (fanout=2)        0.942   douta_0<223>
    SLICE_X45Y75.C       Tilo                  0.068   temp_232_P_232
                                                       count_256_douta_0[223]_AND_73_o1
    SLICE_X45Y80.CLK     net (fanout=2)        0.498   count_256_douta_0[223]_AND_73_o
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (2.141ns logic, 1.440ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_223_LDC = MAXDELAY TO TIMEGRP "TO_temp_223_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_223_LDC (SLICE_X45Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_223_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.325ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[223]_AND_73_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_223_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO10 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y75.C5      net (fanout=2)        0.455   douta_0<223>
    SLICE_X45Y75.CMUX    Tilo                  0.077   temp_232_P_232
                                                       count_256_douta_0[223]_AND_74_o1
    SLICE_X45Y80.SR      net (fanout=2)        0.264   count_256_douta_0[223]_AND_74_o
    SLICE_X45Y80.CLK     Tremck      (-Th)    -0.075   temp_223_LDC
                                                       temp_223_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (0.606ns logic, 0.719ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_223_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.741ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[223]_AND_73_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_223_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y75.C3      net (fanout=265)      2.226   count_256
    SLICE_X45Y75.CMUX    Tilo                  0.078   temp_232_P_232
                                                       count_256_douta_0[223]_AND_74_o1
    SLICE_X45Y80.SR      net (fanout=2)        0.264   count_256_douta_0[223]_AND_74_o
    SLICE_X45Y80.CLK     Tremck      (-Th)    -0.075   temp_223_LDC
                                                       temp_223_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (0.251ns logic, 2.490ns route)
                                                       (9.2% logic, 90.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_223_LDC (SLICE_X45Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.143ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_223_LDC (LATCH)
  Data Path Delay:      1.143ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_223_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO10 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y75.C5      net (fanout=2)        0.455   douta_0<223>
    SLICE_X45Y75.C       Tilo                  0.034   temp_232_P_232
                                                       count_256_douta_0[223]_AND_73_o1
    SLICE_X45Y80.CLK     net (fanout=2)        0.200   count_256_douta_0[223]_AND_73_o
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (0.488ns logic, 0.655ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_223_LDC (SLICE_X45Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.558ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_223_LDC (LATCH)
  Data Path Delay:      2.558ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_223_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y75.C3      net (fanout=265)      2.226   count_256
    SLICE_X45Y75.C       Tilo                  0.034   temp_232_P_232
                                                       count_256_douta_0[223]_AND_73_o1
    SLICE_X45Y80.CLK     net (fanout=2)        0.200   count_256_douta_0[223]_AND_73_o
    -------------------------------------------------  ---------------------------
    Total                                      2.558ns (0.132ns logic, 2.426ns route)
                                                       (5.2% logic, 94.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_220_LDC = MAXDELAY TO TIMEGRP "TO_temp_220_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.387ns.
--------------------------------------------------------------------------------

Paths for end point temp_220_LDC (SLICE_X53Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_220_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[220]_AND_79_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_220_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y71.D4      net (fanout=265)      4.334   count_256
    SLICE_X52Y71.DMUX    Tilo                  0.191   temp_230_P_230
                                                       count_256_douta_0[220]_AND_80_o1
    SLICE_X53Y70.SR      net (fanout=2)        0.228   count_256_douta_0[220]_AND_80_o
    SLICE_X53Y70.CLK     Trck                  0.297   temp_220_LDC
                                                       temp_220_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (0.825ns logic, 4.562ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_220_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.564ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[220]_AND_79_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_220_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO4  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y71.D3      net (fanout=2)        0.776   douta_0<220>
    SLICE_X52Y71.DMUX    Tilo                  0.190   temp_230_P_230
                                                       count_256_douta_0[220]_AND_80_o1
    SLICE_X53Y70.SR      net (fanout=2)        0.228   count_256_douta_0[220]_AND_80_o
    SLICE_X53Y70.CLK     Trck                  0.297   temp_220_LDC
                                                       temp_220_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.564ns (2.560ns logic, 1.004ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_220_LDC (SLICE_X53Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.918ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_220_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_220_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y71.D4      net (fanout=265)      4.334   count_256
    SLICE_X52Y71.D       Tilo                  0.068   temp_230_P_230
                                                       count_256_douta_0[220]_AND_79_o1
    SLICE_X53Y70.CLK     net (fanout=2)        0.343   count_256_douta_0[220]_AND_79_o
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (0.405ns logic, 4.677ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.740ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_220_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.260ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_220_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO4  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y71.D3      net (fanout=2)        0.776   douta_0<220>
    SLICE_X52Y71.D       Tilo                  0.068   temp_230_P_230
                                                       count_256_douta_0[220]_AND_79_o1
    SLICE_X53Y70.CLK     net (fanout=2)        0.343   count_256_douta_0[220]_AND_79_o
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (2.141ns logic, 1.119ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_220_LDC = MAXDELAY TO TIMEGRP "TO_temp_220_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_220_LDC (SLICE_X53Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_220_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[220]_AND_79_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_220_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO4  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y71.D3      net (fanout=2)        0.368   douta_0<220>
    SLICE_X52Y71.DMUX    Tilo                  0.081   temp_230_P_230
                                                       count_256_douta_0[220]_AND_80_o1
    SLICE_X53Y70.SR      net (fanout=2)        0.087   count_256_douta_0[220]_AND_80_o
    SLICE_X53Y70.CLK     Tremck      (-Th)    -0.075   temp_220_LDC
                                                       temp_220_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.610ns logic, 0.455ns route)
                                                       (57.3% logic, 42.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_220_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.495ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[220]_AND_79_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_220_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y71.D4      net (fanout=265)      2.155   count_256
    SLICE_X52Y71.DMUX    Tilo                  0.080   temp_230_P_230
                                                       count_256_douta_0[220]_AND_80_o1
    SLICE_X53Y70.SR      net (fanout=2)        0.087   count_256_douta_0[220]_AND_80_o
    SLICE_X53Y70.CLK     Tremck      (-Th)    -0.075   temp_220_LDC
                                                       temp_220_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.495ns (0.253ns logic, 2.242ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_220_LDC (SLICE_X53Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.996ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_220_LDC (LATCH)
  Data Path Delay:      0.996ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_220_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO4  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y71.D3      net (fanout=2)        0.368   douta_0<220>
    SLICE_X52Y71.D       Tilo                  0.034   temp_230_P_230
                                                       count_256_douta_0[220]_AND_79_o1
    SLICE_X53Y70.CLK     net (fanout=2)        0.140   count_256_douta_0[220]_AND_79_o
    -------------------------------------------------  ---------------------------
    Total                                      0.996ns (0.488ns logic, 0.508ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_220_LDC (SLICE_X53Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.427ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_220_LDC (LATCH)
  Data Path Delay:      2.427ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_220_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y71.D4      net (fanout=265)      2.155   count_256
    SLICE_X52Y71.D       Tilo                  0.034   temp_230_P_230
                                                       count_256_douta_0[220]_AND_79_o1
    SLICE_X53Y70.CLK     net (fanout=2)        0.140   count_256_douta_0[220]_AND_79_o
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.132ns logic, 2.295ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_222_LDC = MAXDELAY TO TIMEGRP "TO_temp_222_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.687ns.
--------------------------------------------------------------------------------

Paths for end point temp_222_LDC (SLICE_X58Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_222_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[222]_AND_75_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_222_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X58Y71.D4      net (fanout=265)      4.638   count_256
    SLICE_X58Y71.DMUX    Tilo                  0.186   temp_222_C_222
                                                       count_256_douta_0[222]_AND_76_o1
    SLICE_X58Y70.SR      net (fanout=2)        0.229   count_256_douta_0[222]_AND_76_o
    SLICE_X58Y70.CLK     Trck                  0.297   temp_222_LDC
                                                       temp_222_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (0.820ns logic, 4.867ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_222_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[222]_AND_75_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_222_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO9  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X58Y71.D5      net (fanout=2)        0.724   douta_0<222>
    SLICE_X58Y71.DMUX    Tilo                  0.191   temp_222_C_222
                                                       count_256_douta_0[222]_AND_76_o1
    SLICE_X58Y70.SR      net (fanout=2)        0.229   count_256_douta_0[222]_AND_76_o
    SLICE_X58Y70.CLK     Trck                  0.297   temp_222_LDC
                                                       temp_222_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.514ns (2.561ns logic, 0.953ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_222_LDC (SLICE_X58Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.613ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_222_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.387ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_222_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X58Y71.D4      net (fanout=265)      4.638   count_256
    SLICE_X58Y71.D       Tilo                  0.068   temp_222_C_222
                                                       count_256_douta_0[222]_AND_75_o1
    SLICE_X58Y70.CLK     net (fanout=2)        0.344   count_256_douta_0[222]_AND_75_o
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (0.405ns logic, 4.982ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.791ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_222_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.209ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_222_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO9  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X58Y71.D5      net (fanout=2)        0.724   douta_0<222>
    SLICE_X58Y71.D       Tilo                  0.068   temp_222_C_222
                                                       count_256_douta_0[222]_AND_75_o1
    SLICE_X58Y70.CLK     net (fanout=2)        0.344   count_256_douta_0[222]_AND_75_o
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (2.141ns logic, 1.068ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_222_LDC = MAXDELAY TO TIMEGRP "TO_temp_222_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_222_LDC (SLICE_X58Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_222_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.092ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[222]_AND_75_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_222_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO9  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X58Y71.D5      net (fanout=2)        0.397   douta_0<222>
    SLICE_X58Y71.DMUX    Tilo                  0.078   temp_222_C_222
                                                       count_256_douta_0[222]_AND_76_o1
    SLICE_X58Y70.SR      net (fanout=2)        0.088   count_256_douta_0[222]_AND_76_o
    SLICE_X58Y70.CLK     Tremck      (-Th)    -0.075   temp_222_LDC
                                                       temp_222_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.607ns logic, 0.485ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.639ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_222_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.639ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[222]_AND_75_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_222_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X58Y71.D4      net (fanout=265)      2.300   count_256
    SLICE_X58Y71.DMUX    Tilo                  0.078   temp_222_C_222
                                                       count_256_douta_0[222]_AND_76_o1
    SLICE_X58Y70.SR      net (fanout=2)        0.088   count_256_douta_0[222]_AND_76_o
    SLICE_X58Y70.CLK     Tremck      (-Th)    -0.075   temp_222_LDC
                                                       temp_222_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.639ns (0.251ns logic, 2.388ns route)
                                                       (9.5% logic, 90.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_222_LDC (SLICE_X58Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.026ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_222_LDC (LATCH)
  Data Path Delay:      1.026ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_222_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO9  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X58Y71.D5      net (fanout=2)        0.397   douta_0<222>
    SLICE_X58Y71.D       Tilo                  0.034   temp_222_C_222
                                                       count_256_douta_0[222]_AND_75_o1
    SLICE_X58Y70.CLK     net (fanout=2)        0.141   count_256_douta_0[222]_AND_75_o
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.488ns logic, 0.538ns route)
                                                       (47.6% logic, 52.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_222_LDC (SLICE_X58Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.573ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_222_LDC (LATCH)
  Data Path Delay:      2.573ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_222_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X58Y71.D4      net (fanout=265)      2.300   count_256
    SLICE_X58Y71.D       Tilo                  0.034   temp_222_C_222
                                                       count_256_douta_0[222]_AND_75_o1
    SLICE_X58Y70.CLK     net (fanout=2)        0.141   count_256_douta_0[222]_AND_75_o
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (0.132ns logic, 2.441ns route)
                                                       (5.1% logic, 94.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_221_LDC = MAXDELAY TO TIMEGRP "TO_temp_221_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.835ns.
--------------------------------------------------------------------------------

Paths for end point temp_221_LDC (SLICE_X51Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_221_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.835ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[221]_AND_77_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_221_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y72.C2      net (fanout=265)      4.644   count_256
    SLICE_X52Y72.CMUX    Tilo                  0.198   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<191>
                                                       count_256_douta_0[221]_AND_78_o1
    SLICE_X51Y72.SR      net (fanout=2)        0.359   count_256_douta_0[221]_AND_78_o
    SLICE_X51Y72.CLK     Trck                  0.297   temp_221_LDC
                                                       temp_221_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.835ns (0.832ns logic, 5.003ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_221_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[221]_AND_77_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_221_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO8  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y72.C4      net (fanout=2)        0.715   douta_0<221>
    SLICE_X52Y72.CMUX    Tilo                  0.194   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<191>
                                                       count_256_douta_0[221]_AND_78_o1
    SLICE_X51Y72.SR      net (fanout=2)        0.359   count_256_douta_0[221]_AND_78_o
    SLICE_X51Y72.CLK     Trck                  0.297   temp_221_LDC
                                                       temp_221_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.638ns (2.564ns logic, 1.074ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_221_LDC (SLICE_X51Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.575ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_221_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.425ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_221_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y72.C2      net (fanout=265)      4.644   count_256
    SLICE_X52Y72.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<191>
                                                       count_256_douta_0[221]_AND_77_o1
    SLICE_X51Y72.CLK     net (fanout=2)        0.376   count_256_douta_0[221]_AND_77_o
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (0.405ns logic, 5.020ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.768ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_221_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.232ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_221_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO8  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y72.C4      net (fanout=2)        0.715   douta_0<221>
    SLICE_X52Y72.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<191>
                                                       count_256_douta_0[221]_AND_77_o1
    SLICE_X51Y72.CLK     net (fanout=2)        0.376   count_256_douta_0[221]_AND_77_o
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (2.141ns logic, 1.091ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_221_LDC = MAXDELAY TO TIMEGRP "TO_temp_221_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_221_LDC (SLICE_X51Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_221_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[221]_AND_77_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_221_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO8  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y72.C4      net (fanout=2)        0.346   douta_0<221>
    SLICE_X52Y72.CMUX    Tilo                  0.080   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<191>
                                                       count_256_douta_0[221]_AND_78_o1
    SLICE_X51Y72.SR      net (fanout=2)        0.144   count_256_douta_0[221]_AND_78_o
    SLICE_X51Y72.CLK     Tremck      (-Th)    -0.075   temp_221_LDC
                                                       temp_221_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.609ns logic, 0.490ns route)
                                                       (55.4% logic, 44.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_221_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.661ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[221]_AND_77_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_221_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y72.C2      net (fanout=265)      2.268   count_256
    SLICE_X52Y72.CMUX    Tilo                  0.076   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<191>
                                                       count_256_douta_0[221]_AND_78_o1
    SLICE_X51Y72.SR      net (fanout=2)        0.144   count_256_douta_0[221]_AND_78_o
    SLICE_X51Y72.CLK     Tremck      (-Th)    -0.075   temp_221_LDC
                                                       temp_221_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (0.249ns logic, 2.412ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_221_LDC (SLICE_X51Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.991ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_221_LDC (LATCH)
  Data Path Delay:      0.991ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_221_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO8  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y72.C4      net (fanout=2)        0.346   douta_0<221>
    SLICE_X52Y72.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<191>
                                                       count_256_douta_0[221]_AND_77_o1
    SLICE_X51Y72.CLK     net (fanout=2)        0.157   count_256_douta_0[221]_AND_77_o
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.488ns logic, 0.503ns route)
                                                       (49.2% logic, 50.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_221_LDC (SLICE_X51Y72.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.557ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_221_LDC (LATCH)
  Data Path Delay:      2.557ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_221_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y72.C2      net (fanout=265)      2.268   count_256
    SLICE_X52Y72.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<191>
                                                       count_256_douta_0[221]_AND_77_o1
    SLICE_X51Y72.CLK     net (fanout=2)        0.157   count_256_douta_0[221]_AND_77_o
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.132ns logic, 2.425ns route)
                                                       (5.2% logic, 94.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_219_LDC = MAXDELAY TO TIMEGRP "TO_temp_219_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.084ns.
--------------------------------------------------------------------------------

Paths for end point temp_219_LDC (SLICE_X35Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_219_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[219]_AND_81_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_219_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X36Y76.A4      net (fanout=265)      3.899   count_256
    SLICE_X36Y76.AMUX    Tilo                  0.190   temp_195_LDC
                                                       count_256_douta_0[219]_AND_82_o1
    SLICE_X35Y76.SR      net (fanout=2)        0.361   count_256_douta_0[219]_AND_82_o
    SLICE_X35Y76.CLK     Trck                  0.297   temp_219_LDC
                                                       temp_219_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.084ns (0.824ns logic, 4.260ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_219_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[219]_AND_81_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_219_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO3  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y76.A3      net (fanout=2)        1.479   douta_0<219>
    SLICE_X36Y76.AMUX    Tilo                  0.189   temp_195_LDC
                                                       count_256_douta_0[219]_AND_82_o1
    SLICE_X35Y76.SR      net (fanout=2)        0.361   count_256_douta_0[219]_AND_82_o
    SLICE_X35Y76.CLK     Trck                  0.297   temp_219_LDC
                                                       temp_219_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (2.559ns logic, 1.840ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_219_LDC (SLICE_X35Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.333ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_219_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.667ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_219_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X36Y76.A4      net (fanout=265)      3.899   count_256
    SLICE_X36Y76.A       Tilo                  0.068   temp_195_LDC
                                                       count_256_douta_0[219]_AND_81_o1
    SLICE_X35Y76.CLK     net (fanout=2)        0.363   count_256_douta_0[219]_AND_81_o
    -------------------------------------------------  ---------------------------
    Total                                      4.667ns (0.405ns logic, 4.262ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.017ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_219_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_219_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO3  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y76.A3      net (fanout=2)        1.479   douta_0<219>
    SLICE_X36Y76.A       Tilo                  0.068   temp_195_LDC
                                                       count_256_douta_0[219]_AND_81_o1
    SLICE_X35Y76.CLK     net (fanout=2)        0.363   count_256_douta_0[219]_AND_81_o
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (2.141ns logic, 1.842ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_219_LDC = MAXDELAY TO TIMEGRP "TO_temp_219_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_219_LDC (SLICE_X35Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_219_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.448ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[219]_AND_81_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_219_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO3  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y76.A3      net (fanout=2)        0.700   douta_0<219>
    SLICE_X36Y76.AMUX    Tilo                  0.080   temp_195_LDC
                                                       count_256_douta_0[219]_AND_82_o1
    SLICE_X35Y76.SR      net (fanout=2)        0.139   count_256_douta_0[219]_AND_82_o
    SLICE_X35Y76.CLK     Tremck      (-Th)    -0.075   temp_219_LDC
                                                       temp_219_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.448ns (0.609ns logic, 0.839ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_219_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.332ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[219]_AND_81_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_219_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X36Y76.A4      net (fanout=265)      1.941   count_256
    SLICE_X36Y76.AMUX    Tilo                  0.079   temp_195_LDC
                                                       count_256_douta_0[219]_AND_82_o1
    SLICE_X35Y76.SR      net (fanout=2)        0.139   count_256_douta_0[219]_AND_82_o
    SLICE_X35Y76.CLK     Tremck      (-Th)    -0.075   temp_219_LDC
                                                       temp_219_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.332ns (0.252ns logic, 2.080ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_219_LDC (SLICE_X35Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.336ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_219_LDC (LATCH)
  Data Path Delay:      1.336ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_219_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO3  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y76.A3      net (fanout=2)        0.700   douta_0<219>
    SLICE_X36Y76.A       Tilo                  0.034   temp_195_LDC
                                                       count_256_douta_0[219]_AND_81_o1
    SLICE_X35Y76.CLK     net (fanout=2)        0.148   count_256_douta_0[219]_AND_81_o
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (0.488ns logic, 0.848ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_219_LDC (SLICE_X35Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.221ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_219_LDC (LATCH)
  Data Path Delay:      2.221ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_219_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X36Y76.A4      net (fanout=265)      1.941   count_256
    SLICE_X36Y76.A       Tilo                  0.034   temp_195_LDC
                                                       count_256_douta_0[219]_AND_81_o1
    SLICE_X35Y76.CLK     net (fanout=2)        0.148   count_256_douta_0[219]_AND_81_o
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (0.132ns logic, 2.089ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_218_LDC = MAXDELAY TO TIMEGRP "TO_temp_218_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.468ns.
--------------------------------------------------------------------------------

Paths for end point temp_218_LDC (SLICE_X46Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_218_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[218]_AND_83_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_218_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y71.C2      net (fanout=265)      4.310   count_256
    SLICE_X46Y71.CMUX    Tilo                  0.198   temp_241_P_241
                                                       count_256_douta_0[218]_AND_84_o1
    SLICE_X46Y70.SR      net (fanout=2)        0.369   count_256_douta_0[218]_AND_84_o
    SLICE_X46Y70.CLK     Trck                  0.254   temp_218_LDC
                                                       temp_218_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.468ns (0.789ns logic, 4.679ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_218_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[218]_AND_83_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_218_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO2  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y71.C1      net (fanout=2)        1.380   douta_0<218>
    SLICE_X46Y71.CMUX    Tilo                  0.198   temp_241_P_241
                                                       count_256_douta_0[218]_AND_84_o1
    SLICE_X46Y70.SR      net (fanout=2)        0.369   count_256_douta_0[218]_AND_84_o
    SLICE_X46Y70.CLK     Trck                  0.254   temp_218_LDC
                                                       temp_218_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (2.525ns logic, 1.749ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_218_LDC (SLICE_X46Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.933ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_218_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_218_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y71.C2      net (fanout=265)      4.310   count_256
    SLICE_X46Y71.C       Tilo                  0.068   temp_241_P_241
                                                       count_256_douta_0[218]_AND_83_o1
    SLICE_X46Y70.CLK     net (fanout=2)        0.352   count_256_douta_0[218]_AND_83_o
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (0.405ns logic, 4.662ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.127ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_218_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.873ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_218_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO2  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y71.C1      net (fanout=2)        1.380   douta_0<218>
    SLICE_X46Y71.C       Tilo                  0.068   temp_241_P_241
                                                       count_256_douta_0[218]_AND_83_o1
    SLICE_X46Y70.CLK     net (fanout=2)        0.352   count_256_douta_0[218]_AND_83_o
    -------------------------------------------------  ---------------------------
    Total                                      3.873ns (2.141ns logic, 1.732ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_218_LDC = MAXDELAY TO TIMEGRP "TO_temp_218_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_218_LDC (SLICE_X46Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_218_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[218]_AND_83_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_218_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO2  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y71.C1      net (fanout=2)        0.611   douta_0<218>
    SLICE_X46Y71.CMUX    Tilo                  0.077   temp_241_P_241
                                                       count_256_douta_0[218]_AND_84_o1
    SLICE_X46Y70.SR      net (fanout=2)        0.144   count_256_douta_0[218]_AND_84_o
    SLICE_X46Y70.CLK     Tremck      (-Th)    -0.054   temp_218_LDC
                                                       temp_218_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.585ns logic, 0.755ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_218_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.511ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[218]_AND_83_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_218_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y71.C2      net (fanout=265)      2.139   count_256
    SLICE_X46Y71.CMUX    Tilo                  0.076   temp_241_P_241
                                                       count_256_douta_0[218]_AND_84_o1
    SLICE_X46Y70.SR      net (fanout=2)        0.144   count_256_douta_0[218]_AND_84_o
    SLICE_X46Y70.CLK     Tremck      (-Th)    -0.054   temp_218_LDC
                                                       temp_218_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (0.228ns logic, 2.283ns route)
                                                       (9.1% logic, 90.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_218_LDC (SLICE_X46Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.242ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_218_LDC (LATCH)
  Data Path Delay:      1.242ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_218_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO2  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y71.C1      net (fanout=2)        0.611   douta_0<218>
    SLICE_X46Y71.C       Tilo                  0.034   temp_241_P_241
                                                       count_256_douta_0[218]_AND_83_o1
    SLICE_X46Y70.CLK     net (fanout=2)        0.143   count_256_douta_0[218]_AND_83_o
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.488ns logic, 0.754ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_218_LDC (SLICE_X46Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.414ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_218_LDC (LATCH)
  Data Path Delay:      2.414ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_218_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y71.C2      net (fanout=265)      2.139   count_256
    SLICE_X46Y71.C       Tilo                  0.034   temp_241_P_241
                                                       count_256_douta_0[218]_AND_83_o1
    SLICE_X46Y70.CLK     net (fanout=2)        0.143   count_256_douta_0[218]_AND_83_o
    -------------------------------------------------  ---------------------------
    Total                                      2.414ns (0.132ns logic, 2.282ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_217_LDC = MAXDELAY TO TIMEGRP "TO_temp_217_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.460ns.
--------------------------------------------------------------------------------

Paths for end point temp_217_LDC (SLICE_X37Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_217_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[217]_AND_85_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_217_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y72.A4      net (fanout=265)      4.195   count_256
    SLICE_X43Y72.AMUX    Tilo                  0.186   temp_212_P_212
                                                       count_256_douta_0[217]_AND_86_o1
    SLICE_X37Y71.SR      net (fanout=2)        0.445   count_256_douta_0[217]_AND_86_o
    SLICE_X37Y71.CLK     Trck                  0.297   temp_217_LDC
                                                       temp_217_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (0.820ns logic, 4.640ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_217_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[217]_AND_85_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_217_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO1  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y72.A1      net (fanout=2)        1.129   douta_0<217>
    SLICE_X43Y72.AMUX    Tilo                  0.194   temp_212_P_212
                                                       count_256_douta_0[217]_AND_86_o1
    SLICE_X37Y71.SR      net (fanout=2)        0.445   count_256_douta_0[217]_AND_86_o
    SLICE_X37Y71.CLK     Trck                  0.297   temp_217_LDC
                                                       temp_217_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (2.564ns logic, 1.574ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_217_LDC (SLICE_X37Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.873ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_217_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.127ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_217_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y72.A4      net (fanout=265)      4.195   count_256
    SLICE_X43Y72.A       Tilo                  0.068   temp_212_P_212
                                                       count_256_douta_0[217]_AND_85_o1
    SLICE_X37Y71.CLK     net (fanout=2)        0.527   count_256_douta_0[217]_AND_85_o
    -------------------------------------------------  ---------------------------
    Total                                      5.127ns (0.405ns logic, 4.722ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.203ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_217_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_217_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO1  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y72.A1      net (fanout=2)        1.129   douta_0<217>
    SLICE_X43Y72.A       Tilo                  0.068   temp_212_P_212
                                                       count_256_douta_0[217]_AND_85_o1
    SLICE_X37Y71.CLK     net (fanout=2)        0.527   count_256_douta_0[217]_AND_85_o
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (2.141ns logic, 1.656ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_217_LDC = MAXDELAY TO TIMEGRP "TO_temp_217_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_217_LDC (SLICE_X37Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_217_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.333ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[217]_AND_85_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_217_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO1  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y72.A1      net (fanout=2)        0.523   douta_0<217>
    SLICE_X43Y72.AMUX    Tilo                  0.074   temp_212_P_212
                                                       count_256_douta_0[217]_AND_86_o1
    SLICE_X37Y71.SR      net (fanout=2)        0.207   count_256_douta_0[217]_AND_86_o
    SLICE_X37Y71.CLK     Tremck      (-Th)    -0.075   temp_217_LDC
                                                       temp_217_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.603ns logic, 0.730ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_217_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.543ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[217]_AND_85_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_217_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y72.A4      net (fanout=265)      2.085   count_256
    SLICE_X43Y72.AMUX    Tilo                  0.078   temp_212_P_212
                                                       count_256_douta_0[217]_AND_86_o1
    SLICE_X37Y71.SR      net (fanout=2)        0.207   count_256_douta_0[217]_AND_86_o
    SLICE_X37Y71.CLK     Tremck      (-Th)    -0.075   temp_217_LDC
                                                       temp_217_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.543ns (0.251ns logic, 2.292ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_217_LDC (SLICE_X37Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.244ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_217_LDC (LATCH)
  Data Path Delay:      1.244ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_217_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO1  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y72.A1      net (fanout=2)        0.523   douta_0<217>
    SLICE_X43Y72.A       Tilo                  0.034   temp_212_P_212
                                                       count_256_douta_0[217]_AND_85_o1
    SLICE_X37Y71.CLK     net (fanout=2)        0.233   count_256_douta_0[217]_AND_85_o
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (0.488ns logic, 0.756ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_217_LDC (SLICE_X37Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.450ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_217_LDC (LATCH)
  Data Path Delay:      2.450ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_217_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y72.A4      net (fanout=265)      2.085   count_256
    SLICE_X43Y72.A       Tilo                  0.034   temp_212_P_212
                                                       count_256_douta_0[217]_AND_85_o1
    SLICE_X37Y71.CLK     net (fanout=2)        0.233   count_256_douta_0[217]_AND_85_o
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (0.132ns logic, 2.318ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_216_LDC = MAXDELAY TO TIMEGRP "TO_temp_216_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.378ns.
--------------------------------------------------------------------------------

Paths for end point temp_216_LDC (SLICE_X44Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_216_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[216]_AND_87_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_216_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y73.A5      net (fanout=265)      4.122   count_256
    SLICE_X45Y73.AMUX    Tilo                  0.193   temp_227_LDC
                                                       count_256_douta_0[216]_AND_88_o1
    SLICE_X44Y73.SR      net (fanout=2)        0.472   count_256_douta_0[216]_AND_88_o
    SLICE_X44Y73.CLK     Trck                  0.254   temp_216_LDC
                                                       temp_216_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.378ns (0.784ns logic, 4.594ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_216_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[216]_AND_87_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_216_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO0  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y73.A3      net (fanout=2)        1.208   douta_0<216>
    SLICE_X45Y73.AMUX    Tilo                  0.182   temp_227_LDC
                                                       count_256_douta_0[216]_AND_88_o1
    SLICE_X44Y73.SR      net (fanout=2)        0.472   count_256_douta_0[216]_AND_88_o
    SLICE_X44Y73.CLK     Trck                  0.254   temp_216_LDC
                                                       temp_216_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (2.509ns logic, 1.680ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_216_LDC (SLICE_X44Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.996ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_216_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.004ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_216_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y73.A5      net (fanout=265)      4.122   count_256
    SLICE_X45Y73.A       Tilo                  0.068   temp_227_LDC
                                                       count_256_douta_0[216]_AND_87_o1
    SLICE_X44Y73.CLK     net (fanout=2)        0.477   count_256_douta_0[216]_AND_87_o
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (0.405ns logic, 4.599ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.174ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_216_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_216_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO0  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y73.A3      net (fanout=2)        1.208   douta_0<216>
    SLICE_X45Y73.A       Tilo                  0.068   temp_227_LDC
                                                       count_256_douta_0[216]_AND_87_o1
    SLICE_X44Y73.CLK     net (fanout=2)        0.477   count_256_douta_0[216]_AND_87_o
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (2.141ns logic, 1.685ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_216_LDC = MAXDELAY TO TIMEGRP "TO_temp_216_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_216_LDC (SLICE_X44Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_216_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.310ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[216]_AND_87_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_216_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO0  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y73.A3      net (fanout=2)        0.543   douta_0<216>
    SLICE_X45Y73.AMUX    Tilo                  0.079   temp_227_LDC
                                                       count_256_douta_0[216]_AND_88_o1
    SLICE_X44Y73.SR      net (fanout=2)        0.180   count_256_douta_0[216]_AND_88_o
    SLICE_X44Y73.CLK     Tremck      (-Th)    -0.054   temp_216_LDC
                                                       temp_216_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.587ns logic, 0.723ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_216_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.491ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[216]_AND_87_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_216_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y73.A5      net (fanout=265)      2.081   count_256
    SLICE_X45Y73.AMUX    Tilo                  0.078   temp_227_LDC
                                                       count_256_douta_0[216]_AND_88_o1
    SLICE_X44Y73.SR      net (fanout=2)        0.180   count_256_douta_0[216]_AND_88_o
    SLICE_X44Y73.CLK     Tremck      (-Th)    -0.054   temp_216_LDC
                                                       temp_216_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (0.230ns logic, 2.261ns route)
                                                       (9.2% logic, 90.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_216_LDC (SLICE_X44Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.223ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_216_LDC (LATCH)
  Data Path Delay:      1.223ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_216_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOADO0  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y73.A3      net (fanout=2)        0.543   douta_0<216>
    SLICE_X45Y73.A       Tilo                  0.034   temp_227_LDC
                                                       count_256_douta_0[216]_AND_87_o1
    SLICE_X44Y73.CLK     net (fanout=2)        0.192   count_256_douta_0[216]_AND_87_o
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.488ns logic, 0.735ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_216_LDC (SLICE_X44Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.405ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_216_LDC (LATCH)
  Data Path Delay:      2.405ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_216_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y73.A5      net (fanout=265)      2.081   count_256
    SLICE_X45Y73.A       Tilo                  0.034   temp_227_LDC
                                                       count_256_douta_0[216]_AND_87_o1
    SLICE_X44Y73.CLK     net (fanout=2)        0.192   count_256_douta_0[216]_AND_87_o
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (0.132ns logic, 2.273ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_215_LDC = MAXDELAY TO TIMEGRP "TO_temp_215_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.112ns.
--------------------------------------------------------------------------------

Paths for end point temp_215_LDC (SLICE_X37Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_215_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[215]_AND_89_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_215_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y73.B2      net (fanout=265)      4.042   count_256
    SLICE_X37Y73.BMUX    Tilo                  0.197   temp_215_LDC
                                                       count_256_douta_0[215]_AND_90_o1
    SLICE_X37Y73.SR      net (fanout=2)        0.239   count_256_douta_0[215]_AND_90_o
    SLICE_X37Y73.CLK     Trck                  0.297   temp_215_LDC
                                                       temp_215_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.112ns (0.831ns logic, 4.281ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_215_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.655ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[215]_AND_89_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_215_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP3Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y73.B4      net (fanout=2)        0.855   douta_0<215>
    SLICE_X37Y73.BMUX    Tilo                  0.191   temp_215_LDC
                                                       count_256_douta_0[215]_AND_90_o1
    SLICE_X37Y73.SR      net (fanout=2)        0.239   count_256_douta_0[215]_AND_90_o
    SLICE_X37Y73.CLK     Trck                  0.297   temp_215_LDC
                                                       temp_215_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (2.561ns logic, 1.094ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_215_LDC (SLICE_X37Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.318ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_215_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.682ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_215_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y73.B2      net (fanout=265)      4.042   count_256
    SLICE_X37Y73.B       Tilo                  0.068   temp_215_LDC
                                                       count_256_douta_0[215]_AND_89_o1
    SLICE_X37Y73.CLK     net (fanout=2)        0.235   count_256_douta_0[215]_AND_89_o
    -------------------------------------------------  ---------------------------
    Total                                      4.682ns (0.405ns logic, 4.277ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.769ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_215_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.231ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_215_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP3Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y73.B4      net (fanout=2)        0.855   douta_0<215>
    SLICE_X37Y73.B       Tilo                  0.068   temp_215_LDC
                                                       count_256_douta_0[215]_AND_89_o1
    SLICE_X37Y73.CLK     net (fanout=2)        0.235   count_256_douta_0[215]_AND_89_o
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (2.141ns logic, 1.090ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_215_LDC = MAXDELAY TO TIMEGRP "TO_temp_215_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_215_LDC (SLICE_X37Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_215_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.104ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[215]_AND_89_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_215_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP3Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y73.B4      net (fanout=2)        0.406   douta_0<215>
    SLICE_X37Y73.BMUX    Tilo                  0.079   temp_215_LDC
                                                       count_256_douta_0[215]_AND_90_o1
    SLICE_X37Y73.SR      net (fanout=2)        0.090   count_256_douta_0[215]_AND_90_o
    SLICE_X37Y73.CLK     Tremck      (-Th)    -0.075   temp_215_LDC
                                                       temp_215_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.608ns logic, 0.496ns route)
                                                       (55.1% logic, 44.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_215_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.319ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[215]_AND_89_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_215_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y73.B2      net (fanout=265)      1.981   count_256
    SLICE_X37Y73.BMUX    Tilo                  0.075   temp_215_LDC
                                                       count_256_douta_0[215]_AND_90_o1
    SLICE_X37Y73.SR      net (fanout=2)        0.090   count_256_douta_0[215]_AND_90_o
    SLICE_X37Y73.CLK     Tremck      (-Th)    -0.075   temp_215_LDC
                                                       temp_215_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (0.248ns logic, 2.071ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_215_LDC (SLICE_X37Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.991ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_215_LDC (LATCH)
  Data Path Delay:      0.991ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_215_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP3Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y73.B4      net (fanout=2)        0.406   douta_0<215>
    SLICE_X37Y73.B       Tilo                  0.034   temp_215_LDC
                                                       count_256_douta_0[215]_AND_89_o1
    SLICE_X37Y73.CLK     net (fanout=2)        0.097   count_256_douta_0[215]_AND_89_o
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.488ns logic, 0.503ns route)
                                                       (49.2% logic, 50.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_215_LDC (SLICE_X37Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.210ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_215_LDC (LATCH)
  Data Path Delay:      2.210ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_215_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y73.B2      net (fanout=265)      1.981   count_256
    SLICE_X37Y73.B       Tilo                  0.034   temp_215_LDC
                                                       count_256_douta_0[215]_AND_89_o1
    SLICE_X37Y73.CLK     net (fanout=2)        0.097   count_256_douta_0[215]_AND_89_o
    -------------------------------------------------  ---------------------------
    Total                                      2.210ns (0.132ns logic, 2.078ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_214_LDC = MAXDELAY TO TIMEGRP "TO_temp_214_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.903ns.
--------------------------------------------------------------------------------

Paths for end point temp_214_LDC (SLICE_X37Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_214_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[214]_AND_91_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_214_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y70.A4      net (fanout=265)      4.326   count_256
    SLICE_X51Y70.AMUX    Tilo                  0.186   temp_234_LDC
                                                       count_256_douta_0[214]_AND_92_o1
    SLICE_X37Y70.SR      net (fanout=2)        0.757   count_256_douta_0[214]_AND_92_o
    SLICE_X37Y70.CLK     Trck                  0.297   temp_214_LDC
                                                       temp_214_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.903ns (0.820ns logic, 5.083ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_214_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[214]_AND_91_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_214_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO31 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y70.A2      net (fanout=2)        1.127   douta_0<214>
    SLICE_X51Y70.AMUX    Tilo                  0.194   temp_234_LDC
                                                       count_256_douta_0[214]_AND_92_o1
    SLICE_X37Y70.SR      net (fanout=2)        0.757   count_256_douta_0[214]_AND_92_o
    SLICE_X37Y70.CLK     Trck                  0.297   temp_214_LDC
                                                       temp_214_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.448ns (2.564ns logic, 1.884ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_214_LDC (SLICE_X37Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.521ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_214_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.479ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_214_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y70.A4      net (fanout=265)      4.326   count_256
    SLICE_X51Y70.A       Tilo                  0.068   temp_234_LDC
                                                       count_256_douta_0[214]_AND_91_o1
    SLICE_X37Y70.CLK     net (fanout=2)        0.748   count_256_douta_0[214]_AND_91_o
    -------------------------------------------------  ---------------------------
    Total                                      5.479ns (0.405ns logic, 5.074ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.984ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_214_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_214_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO31 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y70.A2      net (fanout=2)        1.127   douta_0<214>
    SLICE_X51Y70.A       Tilo                  0.068   temp_234_LDC
                                                       count_256_douta_0[214]_AND_91_o1
    SLICE_X37Y70.CLK     net (fanout=2)        0.748   count_256_douta_0[214]_AND_91_o
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (2.141ns logic, 1.875ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_214_LDC = MAXDELAY TO TIMEGRP "TO_temp_214_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_214_LDC (SLICE_X37Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_214_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.479ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[214]_AND_91_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_214_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO31 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y70.A2      net (fanout=2)        0.534   douta_0<214>
    SLICE_X51Y70.AMUX    Tilo                  0.075   temp_234_LDC
                                                       count_256_douta_0[214]_AND_92_o1
    SLICE_X37Y70.SR      net (fanout=2)        0.341   count_256_douta_0[214]_AND_92_o
    SLICE_X37Y70.CLK     Tremck      (-Th)    -0.075   temp_214_LDC
                                                       temp_214_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (0.604ns logic, 0.875ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_214_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.727ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[214]_AND_91_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_214_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y70.A4      net (fanout=265)      2.135   count_256
    SLICE_X51Y70.AMUX    Tilo                  0.078   temp_234_LDC
                                                       count_256_douta_0[214]_AND_92_o1
    SLICE_X37Y70.SR      net (fanout=2)        0.341   count_256_douta_0[214]_AND_92_o
    SLICE_X37Y70.CLK     Tremck      (-Th)    -0.075   temp_214_LDC
                                                       temp_214_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.251ns logic, 2.476ns route)
                                                       (9.2% logic, 90.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_214_LDC (SLICE_X37Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.367ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_214_LDC (LATCH)
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_214_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO31 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y70.A2      net (fanout=2)        0.534   douta_0<214>
    SLICE_X51Y70.A       Tilo                  0.034   temp_234_LDC
                                                       count_256_douta_0[214]_AND_91_o1
    SLICE_X37Y70.CLK     net (fanout=2)        0.345   count_256_douta_0[214]_AND_91_o
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (0.488ns logic, 0.879ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_214_LDC (SLICE_X37Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.612ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_214_LDC (LATCH)
  Data Path Delay:      2.612ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_214_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y70.A4      net (fanout=265)      2.135   count_256
    SLICE_X51Y70.A       Tilo                  0.034   temp_234_LDC
                                                       count_256_douta_0[214]_AND_91_o1
    SLICE_X37Y70.CLK     net (fanout=2)        0.345   count_256_douta_0[214]_AND_91_o
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (0.132ns logic, 2.480ns route)
                                                       (5.1% logic, 94.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_213_LDC = MAXDELAY TO TIMEGRP "TO_temp_213_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.901ns.
--------------------------------------------------------------------------------

Paths for end point temp_213_LDC (SLICE_X39Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_213_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[213]_AND_93_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_213_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y70.D4      net (fanout=265)      3.717   count_256
    SLICE_X39Y70.DMUX    Tilo                  0.186   temp_171_C_171
                                                       count_256_douta_0[213]_AND_94_o1
    SLICE_X39Y71.SR      net (fanout=2)        0.364   count_256_douta_0[213]_AND_94_o
    SLICE_X39Y71.CLK     Trck                  0.297   temp_213_LDC
                                                       temp_213_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (0.820ns logic, 4.081ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_213_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[213]_AND_93_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_213_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO30 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y70.D5      net (fanout=2)        0.643   douta_0<213>
    SLICE_X39Y70.DMUX    Tilo                  0.191   temp_171_C_171
                                                       count_256_douta_0[213]_AND_94_o1
    SLICE_X39Y71.SR      net (fanout=2)        0.364   count_256_douta_0[213]_AND_94_o
    SLICE_X39Y71.CLK     Trck                  0.297   temp_213_LDC
                                                       temp_213_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (2.561ns logic, 1.007ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_213_LDC (SLICE_X39Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.531ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_213_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.469ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_213_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y70.D4      net (fanout=265)      3.717   count_256
    SLICE_X39Y70.D       Tilo                  0.068   temp_171_C_171
                                                       count_256_douta_0[213]_AND_93_o1
    SLICE_X39Y71.CLK     net (fanout=2)        0.347   count_256_douta_0[213]_AND_93_o
    -------------------------------------------------  ---------------------------
    Total                                      4.469ns (0.405ns logic, 4.064ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.869ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_213_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.131ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_213_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO30 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y70.D5      net (fanout=2)        0.643   douta_0<213>
    SLICE_X39Y70.D       Tilo                  0.068   temp_171_C_171
                                                       count_256_douta_0[213]_AND_93_o1
    SLICE_X39Y71.CLK     net (fanout=2)        0.347   count_256_douta_0[213]_AND_93_o
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (2.141ns logic, 0.990ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_213_LDC = MAXDELAY TO TIMEGRP "TO_temp_213_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_213_LDC (SLICE_X39Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_213_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[213]_AND_93_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_213_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO30 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y70.D5      net (fanout=2)        0.326   douta_0<213>
    SLICE_X39Y70.DMUX    Tilo                  0.078   temp_171_C_171
                                                       count_256_douta_0[213]_AND_94_o1
    SLICE_X39Y71.SR      net (fanout=2)        0.140   count_256_douta_0[213]_AND_94_o
    SLICE_X39Y71.CLK     Tremck      (-Th)    -0.075   temp_213_LDC
                                                       temp_213_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.607ns logic, 0.466ns route)
                                                       (56.6% logic, 43.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_213_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.253ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[213]_AND_93_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_213_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y70.D4      net (fanout=265)      1.862   count_256
    SLICE_X39Y70.DMUX    Tilo                  0.078   temp_171_C_171
                                                       count_256_douta_0[213]_AND_94_o1
    SLICE_X39Y71.SR      net (fanout=2)        0.140   count_256_douta_0[213]_AND_94_o
    SLICE_X39Y71.CLK     Tremck      (-Th)    -0.075   temp_213_LDC
                                                       temp_213_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (0.251ns logic, 2.002ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_213_LDC (SLICE_X39Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.953ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_213_LDC (LATCH)
  Data Path Delay:      0.953ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_213_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO30 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y70.D5      net (fanout=2)        0.326   douta_0<213>
    SLICE_X39Y70.D       Tilo                  0.034   temp_171_C_171
                                                       count_256_douta_0[213]_AND_93_o1
    SLICE_X39Y71.CLK     net (fanout=2)        0.139   count_256_douta_0[213]_AND_93_o
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.488ns logic, 0.465ns route)
                                                       (51.2% logic, 48.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_213_LDC (SLICE_X39Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.133ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_213_LDC (LATCH)
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_213_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y70.D4      net (fanout=265)      1.862   count_256
    SLICE_X39Y70.D       Tilo                  0.034   temp_171_C_171
                                                       count_256_douta_0[213]_AND_93_o1
    SLICE_X39Y71.CLK     net (fanout=2)        0.139   count_256_douta_0[213]_AND_93_o
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.132ns logic, 2.001ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_212_LDC = MAXDELAY TO TIMEGRP "TO_temp_212_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.983ns.
--------------------------------------------------------------------------------

Paths for end point temp_212_LDC (SLICE_X42Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_212_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.983ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[212]_AND_95_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_212_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y69.D3      net (fanout=265)      3.961   count_256
    SLICE_X42Y69.DMUX    Tilo                  0.190   temp_212_LDC
                                                       count_256_douta_0[212]_AND_96_o1
    SLICE_X42Y69.SR      net (fanout=2)        0.241   count_256_douta_0[212]_AND_96_o
    SLICE_X42Y69.CLK     Trck                  0.254   temp_212_LDC
                                                       temp_212_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.983ns (0.781ns logic, 4.202ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_212_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[212]_AND_95_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_212_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO29 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y69.D1      net (fanout=2)        0.844   douta_0<212>
    SLICE_X42Y69.DMUX    Tilo                  0.196   temp_212_LDC
                                                       count_256_douta_0[212]_AND_96_o1
    SLICE_X42Y69.SR      net (fanout=2)        0.241   count_256_douta_0[212]_AND_96_o
    SLICE_X42Y69.CLK     Trck                  0.254   temp_212_LDC
                                                       temp_212_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (2.523ns logic, 1.085ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_212_LDC (SLICE_X42Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.165ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_212_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.835ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_212_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y69.D3      net (fanout=265)      3.961   count_256
    SLICE_X42Y69.D       Tilo                  0.068   temp_212_LDC
                                                       count_256_douta_0[212]_AND_95_o1
    SLICE_X42Y69.CLK     net (fanout=2)        0.469   count_256_douta_0[212]_AND_95_o
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (0.405ns logic, 4.430ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.546ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_212_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.454ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_212_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO29 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y69.D1      net (fanout=2)        0.844   douta_0<212>
    SLICE_X42Y69.D       Tilo                  0.068   temp_212_LDC
                                                       count_256_douta_0[212]_AND_95_o1
    SLICE_X42Y69.CLK     net (fanout=2)        0.469   count_256_douta_0[212]_AND_95_o
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (2.141ns logic, 1.313ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_212_LDC = MAXDELAY TO TIMEGRP "TO_temp_212_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_212_LDC (SLICE_X42Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_212_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[212]_AND_95_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_212_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO29 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y69.D1      net (fanout=2)        0.411   douta_0<212>
    SLICE_X42Y69.DMUX    Tilo                  0.077   temp_212_LDC
                                                       count_256_douta_0[212]_AND_96_o1
    SLICE_X42Y69.SR      net (fanout=2)        0.092   count_256_douta_0[212]_AND_96_o
    SLICE_X42Y69.CLK     Tremck      (-Th)    -0.054   temp_212_LDC
                                                       temp_212_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.585ns logic, 0.503ns route)
                                                       (53.8% logic, 46.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_212_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.305ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[212]_AND_95_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_212_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y69.D3      net (fanout=265)      1.980   count_256
    SLICE_X42Y69.DMUX    Tilo                  0.081   temp_212_LDC
                                                       count_256_douta_0[212]_AND_96_o1
    SLICE_X42Y69.SR      net (fanout=2)        0.092   count_256_douta_0[212]_AND_96_o
    SLICE_X42Y69.CLK     Tremck      (-Th)    -0.054   temp_212_LDC
                                                       temp_212_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (0.233ns logic, 2.072ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_212_LDC (SLICE_X42Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.089ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_212_LDC (LATCH)
  Data Path Delay:      1.089ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_212_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO29 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y69.D1      net (fanout=2)        0.411   douta_0<212>
    SLICE_X42Y69.D       Tilo                  0.034   temp_212_LDC
                                                       count_256_douta_0[212]_AND_95_o1
    SLICE_X42Y69.CLK     net (fanout=2)        0.190   count_256_douta_0[212]_AND_95_o
    -------------------------------------------------  ---------------------------
    Total                                      1.089ns (0.488ns logic, 0.601ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_212_LDC (SLICE_X42Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.302ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_212_LDC (LATCH)
  Data Path Delay:      2.302ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_212_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y69.D3      net (fanout=265)      1.980   count_256
    SLICE_X42Y69.D       Tilo                  0.034   temp_212_LDC
                                                       count_256_douta_0[212]_AND_95_o1
    SLICE_X42Y69.CLK     net (fanout=2)        0.190   count_256_douta_0[212]_AND_95_o
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.132ns logic, 2.170ns route)
                                                       (5.7% logic, 94.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_211_LDC = MAXDELAY TO TIMEGRP "TO_temp_211_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.818ns.
--------------------------------------------------------------------------------

Paths for end point temp_211_LDC (SLICE_X33Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_211_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.818ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[211]_AND_97_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_211_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X33Y74.D5      net (fanout=265)      3.754   count_256
    SLICE_X33Y74.DMUX    Tilo                  0.191   temp_211_LDC
                                                       count_256_douta_0[211]_AND_98_o1
    SLICE_X33Y74.SR      net (fanout=2)        0.239   count_256_douta_0[211]_AND_98_o
    SLICE_X33Y74.CLK     Trck                  0.297   temp_211_LDC
                                                       temp_211_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (0.825ns logic, 3.993ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_211_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[211]_AND_97_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_211_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO28 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y74.D3      net (fanout=2)        1.339   douta_0<211>
    SLICE_X33Y74.DMUX    Tilo                  0.181   temp_211_LDC
                                                       count_256_douta_0[211]_AND_98_o1
    SLICE_X33Y74.SR      net (fanout=2)        0.239   count_256_douta_0[211]_AND_98_o
    SLICE_X33Y74.CLK     Trck                  0.297   temp_211_LDC
                                                       temp_211_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (2.551ns logic, 1.578ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_211_LDC (SLICE_X33Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.478ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_211_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_211_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X33Y74.D5      net (fanout=265)      3.754   count_256
    SLICE_X33Y74.D       Tilo                  0.068   temp_211_LDC
                                                       count_256_douta_0[211]_AND_97_o1
    SLICE_X33Y74.CLK     net (fanout=2)        0.363   count_256_douta_0[211]_AND_97_o
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.405ns logic, 4.117ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.157ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_211_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.843ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_211_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO28 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y74.D3      net (fanout=2)        1.339   douta_0<211>
    SLICE_X33Y74.D       Tilo                  0.068   temp_211_LDC
                                                       count_256_douta_0[211]_AND_97_o1
    SLICE_X33Y74.CLK     net (fanout=2)        0.363   count_256_douta_0[211]_AND_97_o
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (2.141ns logic, 1.702ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_211_LDC = MAXDELAY TO TIMEGRP "TO_temp_211_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_211_LDC (SLICE_X33Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_211_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.345ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[211]_AND_97_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_211_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO28 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y74.D3      net (fanout=2)        0.648   douta_0<211>
    SLICE_X33Y74.DMUX    Tilo                  0.078   temp_211_LDC
                                                       count_256_douta_0[211]_AND_98_o1
    SLICE_X33Y74.SR      net (fanout=2)        0.090   count_256_douta_0[211]_AND_98_o
    SLICE_X33Y74.CLK     Tremck      (-Th)    -0.075   temp_211_LDC
                                                       temp_211_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (0.607ns logic, 0.738ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.219ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_211_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.219ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[211]_AND_97_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_211_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X33Y74.D5      net (fanout=265)      1.878   count_256
    SLICE_X33Y74.DMUX    Tilo                  0.078   temp_211_LDC
                                                       count_256_douta_0[211]_AND_98_o1
    SLICE_X33Y74.SR      net (fanout=2)        0.090   count_256_douta_0[211]_AND_98_o
    SLICE_X33Y74.CLK     Tremck      (-Th)    -0.075   temp_211_LDC
                                                       temp_211_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (0.251ns logic, 1.968ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_211_LDC (SLICE_X33Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.282ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_211_LDC (LATCH)
  Data Path Delay:      1.282ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_211_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO28 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y74.D3      net (fanout=2)        0.648   douta_0<211>
    SLICE_X33Y74.D       Tilo                  0.034   temp_211_LDC
                                                       count_256_douta_0[211]_AND_97_o1
    SLICE_X33Y74.CLK     net (fanout=2)        0.146   count_256_douta_0[211]_AND_97_o
    -------------------------------------------------  ---------------------------
    Total                                      1.282ns (0.488ns logic, 0.794ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_211_LDC (SLICE_X33Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.156ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_211_LDC (LATCH)
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_211_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X33Y74.D5      net (fanout=265)      1.878   count_256
    SLICE_X33Y74.D       Tilo                  0.034   temp_211_LDC
                                                       count_256_douta_0[211]_AND_97_o1
    SLICE_X33Y74.CLK     net (fanout=2)        0.146   count_256_douta_0[211]_AND_97_o
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.132ns logic, 2.024ns route)
                                                       (6.1% logic, 93.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_210_LDC = MAXDELAY TO TIMEGRP "TO_temp_210_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.667ns.
--------------------------------------------------------------------------------

Paths for end point temp_210_LDC (SLICE_X37Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_210_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[210]_AND_99_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_210_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y69.B5      net (fanout=265)      3.482   count_256
    SLICE_X37Y69.BMUX    Tilo                  0.196   temp_167_P_167
                                                       count_256_douta_0[210]_AND_100_o1
    SLICE_X37Y68.SR      net (fanout=2)        0.355   count_256_douta_0[210]_AND_100_o
    SLICE_X37Y68.CLK     Trck                  0.297   temp_210_LDC
                                                       temp_210_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.667ns (0.830ns logic, 3.837ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_210_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[210]_AND_99_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_210_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO27 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y69.B4      net (fanout=2)        0.596   douta_0<210>
    SLICE_X37Y69.BMUX    Tilo                  0.191   temp_167_P_167
                                                       count_256_douta_0[210]_AND_100_o1
    SLICE_X37Y68.SR      net (fanout=2)        0.355   count_256_douta_0[210]_AND_100_o
    SLICE_X37Y68.CLK     Trck                  0.297   temp_210_LDC
                                                       temp_210_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.512ns (2.561ns logic, 0.951ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_210_LDC (SLICE_X37Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.761ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_210_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.239ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_210_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y69.B5      net (fanout=265)      3.482   count_256
    SLICE_X37Y69.B       Tilo                  0.068   temp_167_P_167
                                                       count_256_douta_0[210]_AND_99_o1
    SLICE_X37Y68.CLK     net (fanout=2)        0.352   count_256_douta_0[210]_AND_99_o
    -------------------------------------------------  ---------------------------
    Total                                      4.239ns (0.405ns logic, 3.834ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.911ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_210_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.089ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_210_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO27 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y69.B4      net (fanout=2)        0.596   douta_0<210>
    SLICE_X37Y69.B       Tilo                  0.068   temp_167_P_167
                                                       count_256_douta_0[210]_AND_99_o1
    SLICE_X37Y68.CLK     net (fanout=2)        0.352   count_256_douta_0[210]_AND_99_o
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (2.141ns logic, 0.948ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_210_LDC = MAXDELAY TO TIMEGRP "TO_temp_210_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_210_LDC (SLICE_X37Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_210_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.042ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[210]_AND_99_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_210_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO27 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y69.B4      net (fanout=2)        0.299   douta_0<210>
    SLICE_X37Y69.BMUX    Tilo                  0.079   temp_167_P_167
                                                       count_256_douta_0[210]_AND_100_o1
    SLICE_X37Y68.SR      net (fanout=2)        0.135   count_256_douta_0[210]_AND_100_o
    SLICE_X37Y68.CLK     Tremck      (-Th)    -0.075   temp_210_LDC
                                                       temp_210_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.042ns (0.608ns logic, 0.434ns route)
                                                       (58.3% logic, 41.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_210_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[210]_AND_99_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_210_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y69.B5      net (fanout=265)      1.769   count_256
    SLICE_X37Y69.BMUX    Tilo                  0.079   temp_167_P_167
                                                       count_256_douta_0[210]_AND_100_o1
    SLICE_X37Y68.SR      net (fanout=2)        0.135   count_256_douta_0[210]_AND_100_o
    SLICE_X37Y68.CLK     Tremck      (-Th)    -0.075   temp_210_LDC
                                                       temp_210_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.252ns logic, 1.904ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_210_LDC (SLICE_X37Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.930ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_210_LDC (LATCH)
  Data Path Delay:      0.930ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_210_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO27 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y69.B4      net (fanout=2)        0.299   douta_0<210>
    SLICE_X37Y69.B       Tilo                  0.034   temp_167_P_167
                                                       count_256_douta_0[210]_AND_99_o1
    SLICE_X37Y68.CLK     net (fanout=2)        0.143   count_256_douta_0[210]_AND_99_o
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.488ns logic, 0.442ns route)
                                                       (52.5% logic, 47.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_210_LDC (SLICE_X37Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.044ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_210_LDC (LATCH)
  Data Path Delay:      2.044ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_210_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y69.B5      net (fanout=265)      1.769   count_256
    SLICE_X37Y69.B       Tilo                  0.034   temp_167_P_167
                                                       count_256_douta_0[210]_AND_99_o1
    SLICE_X37Y68.CLK     net (fanout=2)        0.143   count_256_douta_0[210]_AND_99_o
    -------------------------------------------------  ---------------------------
    Total                                      2.044ns (0.132ns logic, 1.912ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_209_LDC = MAXDELAY TO TIMEGRP "TO_temp_209_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.789ns.
--------------------------------------------------------------------------------

Paths for end point temp_209_LDC (SLICE_X41Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_209_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[209]_AND_101_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_209_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y72.B2      net (fanout=265)      4.426   count_256
    SLICE_X47Y72.BMUX    Tilo                  0.197   temp_217_P_217
                                                       count_256_douta_0[209]_AND_102_o1
    SLICE_X41Y69.SR      net (fanout=2)        0.532   count_256_douta_0[209]_AND_102_o
    SLICE_X41Y69.CLK     Trck                  0.297   temp_209_LDC
                                                       temp_209_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.789ns (0.831ns logic, 4.958ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_209_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[209]_AND_101_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_209_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO26 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y72.B5      net (fanout=2)        0.984   douta_0<209>
    SLICE_X47Y72.BMUX    Tilo                  0.196   temp_217_P_217
                                                       count_256_douta_0[209]_AND_102_o1
    SLICE_X41Y69.SR      net (fanout=2)        0.532   count_256_douta_0[209]_AND_102_o
    SLICE_X41Y69.CLK     Trck                  0.297   temp_209_LDC
                                                       temp_209_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (2.566ns logic, 1.516ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_209_LDC (SLICE_X41Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.641ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_209_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.359ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_209_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y72.B2      net (fanout=265)      4.426   count_256
    SLICE_X47Y72.B       Tilo                  0.068   temp_217_P_217
                                                       count_256_douta_0[209]_AND_101_o1
    SLICE_X41Y69.CLK     net (fanout=2)        0.528   count_256_douta_0[209]_AND_101_o
    -------------------------------------------------  ---------------------------
    Total                                      5.359ns (0.405ns logic, 4.954ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.347ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_209_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.653ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_209_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO26 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y72.B5      net (fanout=2)        0.984   douta_0<209>
    SLICE_X47Y72.B       Tilo                  0.068   temp_217_P_217
                                                       count_256_douta_0[209]_AND_101_o1
    SLICE_X41Y69.CLK     net (fanout=2)        0.528   count_256_douta_0[209]_AND_101_o
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (2.141ns logic, 1.512ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_209_LDC = MAXDELAY TO TIMEGRP "TO_temp_209_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_209_LDC (SLICE_X41Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_209_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.316ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[209]_AND_101_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_209_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO26 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y72.B5      net (fanout=2)        0.493   douta_0<209>
    SLICE_X47Y72.BMUX    Tilo                  0.079   temp_217_P_217
                                                       count_256_douta_0[209]_AND_102_o1
    SLICE_X41Y69.SR      net (fanout=2)        0.215   count_256_douta_0[209]_AND_102_o
    SLICE_X41Y69.CLK     Tremck      (-Th)    -0.075   temp_209_LDC
                                                       temp_209_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.608ns logic, 0.708ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_209_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.645ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[209]_AND_101_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_209_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y72.B2      net (fanout=265)      2.182   count_256
    SLICE_X47Y72.BMUX    Tilo                  0.075   temp_217_P_217
                                                       count_256_douta_0[209]_AND_102_o1
    SLICE_X41Y69.SR      net (fanout=2)        0.215   count_256_douta_0[209]_AND_102_o
    SLICE_X41Y69.CLK     Tremck      (-Th)    -0.075   temp_209_LDC
                                                       temp_209_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.645ns (0.248ns logic, 2.397ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_209_LDC (SLICE_X41Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.202ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_209_LDC (LATCH)
  Data Path Delay:      1.202ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_209_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO26 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y72.B5      net (fanout=2)        0.493   douta_0<209>
    SLICE_X47Y72.B       Tilo                  0.034   temp_217_P_217
                                                       count_256_douta_0[209]_AND_101_o1
    SLICE_X41Y69.CLK     net (fanout=2)        0.221   count_256_douta_0[209]_AND_101_o
    -------------------------------------------------  ---------------------------
    Total                                      1.202ns (0.488ns logic, 0.714ns route)
                                                       (40.6% logic, 59.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_209_LDC (SLICE_X41Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.535ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_209_LDC (LATCH)
  Data Path Delay:      2.535ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_209_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y72.B2      net (fanout=265)      2.182   count_256
    SLICE_X47Y72.B       Tilo                  0.034   temp_217_P_217
                                                       count_256_douta_0[209]_AND_101_o1
    SLICE_X41Y69.CLK     net (fanout=2)        0.221   count_256_douta_0[209]_AND_101_o
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.132ns logic, 2.403ns route)
                                                       (5.2% logic, 94.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_208_LDC = MAXDELAY TO TIMEGRP "TO_temp_208_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.013ns.
--------------------------------------------------------------------------------

Paths for end point temp_208_LDC (SLICE_X38Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_208_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.013ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[208]_AND_103_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_208_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y72.A4      net (fanout=265)      3.861   count_256
    SLICE_X39Y72.AMUX    Tilo                  0.186   temp_217_C_217
                                                       count_256_douta_0[208]_AND_104_o1
    SLICE_X38Y70.SR      net (fanout=2)        0.375   count_256_douta_0[208]_AND_104_o
    SLICE_X38Y70.CLK     Trck                  0.254   temp_208_LDC
                                                       temp_208_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.013ns (0.777ns logic, 4.236ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_208_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.516ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[208]_AND_103_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_208_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO25 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y72.A5      net (fanout=2)        0.621   douta_0<208>
    SLICE_X39Y72.AMUX    Tilo                  0.193   temp_217_C_217
                                                       count_256_douta_0[208]_AND_104_o1
    SLICE_X38Y70.SR      net (fanout=2)        0.375   count_256_douta_0[208]_AND_104_o
    SLICE_X38Y70.CLK     Trck                  0.254   temp_208_LDC
                                                       temp_208_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (2.520ns logic, 0.996ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_208_LDC (SLICE_X38Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.395ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_208_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.605ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_208_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y72.A4      net (fanout=265)      3.861   count_256
    SLICE_X39Y72.A       Tilo                  0.068   temp_217_C_217
                                                       count_256_douta_0[208]_AND_103_o1
    SLICE_X38Y70.CLK     net (fanout=2)        0.339   count_256_douta_0[208]_AND_103_o
    -------------------------------------------------  ---------------------------
    Total                                      4.605ns (0.405ns logic, 4.200ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.899ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_208_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.101ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_208_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO25 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y72.A5      net (fanout=2)        0.621   douta_0<208>
    SLICE_X39Y72.A       Tilo                  0.068   temp_217_C_217
                                                       count_256_douta_0[208]_AND_103_o1
    SLICE_X38Y70.CLK     net (fanout=2)        0.339   count_256_douta_0[208]_AND_103_o
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (2.141ns logic, 0.960ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_208_LDC = MAXDELAY TO TIMEGRP "TO_temp_208_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_208_LDC (SLICE_X38Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_208_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.045ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[208]_AND_103_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_208_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO25 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y72.A5      net (fanout=2)        0.314   douta_0<208>
    SLICE_X39Y72.AMUX    Tilo                  0.078   temp_217_C_217
                                                       count_256_douta_0[208]_AND_104_o1
    SLICE_X38Y70.SR      net (fanout=2)        0.145   count_256_douta_0[208]_AND_104_o
    SLICE_X38Y70.CLK     Tremck      (-Th)    -0.054   temp_208_LDC
                                                       temp_208_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.045ns (0.586ns logic, 0.459ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_208_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.295ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[208]_AND_103_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_208_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y72.A4      net (fanout=265)      1.920   count_256
    SLICE_X39Y72.AMUX    Tilo                  0.078   temp_217_C_217
                                                       count_256_douta_0[208]_AND_104_o1
    SLICE_X38Y70.SR      net (fanout=2)        0.145   count_256_douta_0[208]_AND_104_o
    SLICE_X38Y70.CLK     Tremck      (-Th)    -0.054   temp_208_LDC
                                                       temp_208_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (0.230ns logic, 2.065ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_208_LDC (SLICE_X38Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.939ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_208_LDC (LATCH)
  Data Path Delay:      0.939ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_208_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO25 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y72.A5      net (fanout=2)        0.314   douta_0<208>
    SLICE_X39Y72.A       Tilo                  0.034   temp_217_C_217
                                                       count_256_douta_0[208]_AND_103_o1
    SLICE_X38Y70.CLK     net (fanout=2)        0.137   count_256_douta_0[208]_AND_103_o
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.488ns logic, 0.451ns route)
                                                       (52.0% logic, 48.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_208_LDC (SLICE_X38Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.189ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_208_LDC (LATCH)
  Data Path Delay:      2.189ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_208_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y72.A4      net (fanout=265)      1.920   count_256
    SLICE_X39Y72.A       Tilo                  0.034   temp_217_C_217
                                                       count_256_douta_0[208]_AND_103_o1
    SLICE_X38Y70.CLK     net (fanout=2)        0.137   count_256_douta_0[208]_AND_103_o
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (0.132ns logic, 2.057ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_207_LDC = MAXDELAY TO TIMEGRP "TO_temp_207_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.087ns.
--------------------------------------------------------------------------------

Paths for end point temp_207_LDC (SLICE_X35Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_207_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[207]_AND_105_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_207_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y73.C2      net (fanout=265)      3.911   count_256
    SLICE_X35Y73.CMUX    Tilo                  0.191   temp_207_LDC
                                                       count_256_douta_0[207]_AND_106_o1
    SLICE_X35Y73.SR      net (fanout=2)        0.351   count_256_douta_0[207]_AND_106_o
    SLICE_X35Y73.CLK     Trck                  0.297   temp_207_LDC
                                                       temp_207_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.087ns (0.825ns logic, 4.262ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_207_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[207]_AND_105_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_207_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO24 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y73.C3      net (fanout=2)        0.961   douta_0<207>
    SLICE_X35Y73.CMUX    Tilo                  0.179   temp_207_LDC
                                                       count_256_douta_0[207]_AND_106_o1
    SLICE_X35Y73.SR      net (fanout=2)        0.351   count_256_douta_0[207]_AND_106_o
    SLICE_X35Y73.CLK     Trck                  0.297   temp_207_LDC
                                                       temp_207_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (2.549ns logic, 1.312ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_207_LDC (SLICE_X35Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.449ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_207_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.551ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_207_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y73.C2      net (fanout=265)      3.911   count_256
    SLICE_X35Y73.C       Tilo                  0.068   temp_207_LDC
                                                       count_256_douta_0[207]_AND_105_o1
    SLICE_X35Y73.CLK     net (fanout=2)        0.235   count_256_douta_0[207]_AND_105_o
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (0.405ns logic, 4.146ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.663ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_207_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.337ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_207_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO24 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y73.C3      net (fanout=2)        0.961   douta_0<207>
    SLICE_X35Y73.C       Tilo                  0.068   temp_207_LDC
                                                       count_256_douta_0[207]_AND_105_o1
    SLICE_X35Y73.CLK     net (fanout=2)        0.235   count_256_douta_0[207]_AND_105_o
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (2.141ns logic, 1.196ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_207_LDC = MAXDELAY TO TIMEGRP "TO_temp_207_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_207_LDC (SLICE_X35Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_207_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.181ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[207]_AND_105_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_207_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO24 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y73.C3      net (fanout=2)        0.442   douta_0<207>
    SLICE_X35Y73.CMUX    Tilo                  0.078   temp_207_LDC
                                                       count_256_douta_0[207]_AND_106_o1
    SLICE_X35Y73.SR      net (fanout=2)        0.132   count_256_douta_0[207]_AND_106_o
    SLICE_X35Y73.CLK     Tremck      (-Th)    -0.075   temp_207_LDC
                                                       temp_207_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.607ns logic, 0.574ns route)
                                                       (51.4% logic, 48.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_207_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.309ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[207]_AND_105_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_207_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y73.C2      net (fanout=265)      1.931   count_256
    SLICE_X35Y73.CMUX    Tilo                  0.073   temp_207_LDC
                                                       count_256_douta_0[207]_AND_106_o1
    SLICE_X35Y73.SR      net (fanout=2)        0.132   count_256_douta_0[207]_AND_106_o
    SLICE_X35Y73.CLK     Tremck      (-Th)    -0.075   temp_207_LDC
                                                       temp_207_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.246ns logic, 2.063ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_207_LDC (SLICE_X35Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.027ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_207_LDC (LATCH)
  Data Path Delay:      1.027ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_207_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO24 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y73.C3      net (fanout=2)        0.442   douta_0<207>
    SLICE_X35Y73.C       Tilo                  0.034   temp_207_LDC
                                                       count_256_douta_0[207]_AND_105_o1
    SLICE_X35Y73.CLK     net (fanout=2)        0.097   count_256_douta_0[207]_AND_105_o
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.488ns logic, 0.539ns route)
                                                       (47.5% logic, 52.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_207_LDC (SLICE_X35Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.160ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_207_LDC (LATCH)
  Data Path Delay:      2.160ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_207_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y73.C2      net (fanout=265)      1.931   count_256
    SLICE_X35Y73.C       Tilo                  0.034   temp_207_LDC
                                                       count_256_douta_0[207]_AND_105_o1
    SLICE_X35Y73.CLK     net (fanout=2)        0.097   count_256_douta_0[207]_AND_105_o
    -------------------------------------------------  ---------------------------
    Total                                      2.160ns (0.132ns logic, 2.028ns route)
                                                       (6.1% logic, 93.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_206_LDC = MAXDELAY TO TIMEGRP "TO_temp_206_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.740ns.
--------------------------------------------------------------------------------

Paths for end point temp_206_LDC (SLICE_X34Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_206_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[206]_AND_107_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_206_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y67.C2      net (fanout=265)      3.607   count_256
    SLICE_X35Y67.CMUX    Tilo                  0.191   temp_173_C_173
                                                       count_256_douta_0[206]_AND_108_o1
    SLICE_X34Y67.SR      net (fanout=2)        0.351   count_256_douta_0[206]_AND_108_o
    SLICE_X34Y67.CLK     Trck                  0.254   temp_206_LDC
                                                       temp_206_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (0.782ns logic, 3.958ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_206_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[206]_AND_107_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_206_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP2Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y67.C3      net (fanout=2)        0.789   douta_0<206>
    SLICE_X35Y67.CMUX    Tilo                  0.179   temp_173_C_173
                                                       count_256_douta_0[206]_AND_108_o1
    SLICE_X34Y67.SR      net (fanout=2)        0.351   count_256_douta_0[206]_AND_108_o
    SLICE_X34Y67.CLK     Trck                  0.254   temp_206_LDC
                                                       temp_206_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (2.506ns logic, 1.140ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_206_LDC (SLICE_X34Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.753ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_206_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.247ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_206_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y67.C2      net (fanout=265)      3.607   count_256
    SLICE_X35Y67.C       Tilo                  0.068   temp_173_C_173
                                                       count_256_douta_0[206]_AND_107_o1
    SLICE_X34Y67.CLK     net (fanout=2)        0.235   count_256_douta_0[206]_AND_107_o
    -------------------------------------------------  ---------------------------
    Total                                      4.247ns (0.405ns logic, 3.842ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.835ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_206_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.165ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_206_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP2Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y67.C3      net (fanout=2)        0.789   douta_0<206>
    SLICE_X35Y67.C       Tilo                  0.068   temp_173_C_173
                                                       count_256_douta_0[206]_AND_107_o1
    SLICE_X34Y67.CLK     net (fanout=2)        0.235   count_256_douta_0[206]_AND_107_o
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (2.141ns logic, 1.024ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_206_LDC = MAXDELAY TO TIMEGRP "TO_temp_206_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_206_LDC (SLICE_X34Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_206_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[206]_AND_107_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_206_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP2Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y67.C3      net (fanout=2)        0.370   douta_0<206>
    SLICE_X35Y67.CMUX    Tilo                  0.078   temp_173_C_173
                                                       count_256_douta_0[206]_AND_108_o1
    SLICE_X34Y67.SR      net (fanout=2)        0.132   count_256_douta_0[206]_AND_108_o
    SLICE_X34Y67.CLK     Tremck      (-Th)    -0.054   temp_206_LDC
                                                       temp_206_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.586ns logic, 0.502ns route)
                                                       (53.9% logic, 46.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_206_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[206]_AND_107_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_206_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y67.C2      net (fanout=265)      1.794   count_256
    SLICE_X35Y67.CMUX    Tilo                  0.073   temp_173_C_173
                                                       count_256_douta_0[206]_AND_108_o1
    SLICE_X34Y67.SR      net (fanout=2)        0.132   count_256_douta_0[206]_AND_108_o
    SLICE_X34Y67.CLK     Tremck      (-Th)    -0.054   temp_206_LDC
                                                       temp_206_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (0.225ns logic, 1.926ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_206_LDC (SLICE_X34Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.955ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_206_LDC (LATCH)
  Data Path Delay:      0.955ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_206_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP2Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y67.C3      net (fanout=2)        0.370   douta_0<206>
    SLICE_X35Y67.C       Tilo                  0.034   temp_173_C_173
                                                       count_256_douta_0[206]_AND_107_o1
    SLICE_X34Y67.CLK     net (fanout=2)        0.097   count_256_douta_0[206]_AND_107_o
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.488ns logic, 0.467ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_206_LDC (SLICE_X34Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.023ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_206_LDC (LATCH)
  Data Path Delay:      2.023ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_206_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y67.C2      net (fanout=265)      1.794   count_256
    SLICE_X35Y67.C       Tilo                  0.034   temp_173_C_173
                                                       count_256_douta_0[206]_AND_107_o1
    SLICE_X34Y67.CLK     net (fanout=2)        0.097   count_256_douta_0[206]_AND_107_o
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.132ns logic, 1.891ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_205_LDC = MAXDELAY TO TIMEGRP "TO_temp_205_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.813ns.
--------------------------------------------------------------------------------

Paths for end point temp_205_LDC (SLICE_X43Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_205_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.813ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[205]_AND_109_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_205_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y73.C2      net (fanout=265)      4.501   count_256
    SLICE_X42Y73.CMUX    Tilo                  0.198   temp_205_P_205
                                                       count_256_douta_0[205]_AND_110_o1
    SLICE_X43Y74.SR      net (fanout=2)        0.480   count_256_douta_0[205]_AND_110_o
    SLICE_X43Y74.CLK     Trck                  0.297   temp_205_LDC
                                                       temp_205_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.813ns (0.832ns logic, 4.981ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_205_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[205]_AND_109_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_205_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO23 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y73.C5      net (fanout=2)        0.815   douta_0<205>
    SLICE_X42Y73.CMUX    Tilo                  0.198   temp_205_P_205
                                                       count_256_douta_0[205]_AND_110_o1
    SLICE_X43Y74.SR      net (fanout=2)        0.480   count_256_douta_0[205]_AND_110_o
    SLICE_X43Y74.CLK     Trck                  0.297   temp_205_LDC
                                                       temp_205_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (2.568ns logic, 1.295ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_205_LDC (SLICE_X43Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.868ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_205_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.132ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_205_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y73.C2      net (fanout=265)      4.501   count_256
    SLICE_X42Y73.C       Tilo                  0.068   temp_205_P_205
                                                       count_256_douta_0[205]_AND_109_o1
    SLICE_X43Y74.CLK     net (fanout=2)        0.226   count_256_douta_0[205]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      5.132ns (0.405ns logic, 4.727ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.818ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_205_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.182ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_205_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO23 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y73.C5      net (fanout=2)        0.815   douta_0<205>
    SLICE_X42Y73.C       Tilo                  0.068   temp_205_P_205
                                                       count_256_douta_0[205]_AND_109_o1
    SLICE_X43Y74.CLK     net (fanout=2)        0.226   count_256_douta_0[205]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (2.141ns logic, 1.041ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_205_LDC = MAXDELAY TO TIMEGRP "TO_temp_205_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_205_LDC (SLICE_X43Y74.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_205_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.214ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[205]_AND_109_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_205_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO23 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y73.C5      net (fanout=2)        0.416   douta_0<205>
    SLICE_X42Y73.CMUX    Tilo                  0.080   temp_205_P_205
                                                       count_256_douta_0[205]_AND_110_o1
    SLICE_X43Y74.SR      net (fanout=2)        0.189   count_256_douta_0[205]_AND_110_o
    SLICE_X43Y74.CLK     Tremck      (-Th)    -0.075   temp_205_LDC
                                                       temp_205_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (0.609ns logic, 0.605ns route)
                                                       (50.2% logic, 49.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_205_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.635ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[205]_AND_109_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_205_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y73.C2      net (fanout=265)      2.197   count_256
    SLICE_X42Y73.CMUX    Tilo                  0.076   temp_205_P_205
                                                       count_256_douta_0[205]_AND_110_o1
    SLICE_X43Y74.SR      net (fanout=2)        0.189   count_256_douta_0[205]_AND_110_o
    SLICE_X43Y74.CLK     Tremck      (-Th)    -0.075   temp_205_LDC
                                                       temp_205_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.249ns logic, 2.386ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_205_LDC (SLICE_X43Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.999ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_205_LDC (LATCH)
  Data Path Delay:      0.999ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_205_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO23 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y73.C5      net (fanout=2)        0.416   douta_0<205>
    SLICE_X42Y73.C       Tilo                  0.034   temp_205_P_205
                                                       count_256_douta_0[205]_AND_109_o1
    SLICE_X43Y74.CLK     net (fanout=2)        0.095   count_256_douta_0[205]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.488ns logic, 0.511ns route)
                                                       (48.8% logic, 51.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_205_LDC (SLICE_X43Y74.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.424ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_205_LDC (LATCH)
  Data Path Delay:      2.424ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_205_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y73.C2      net (fanout=265)      2.197   count_256
    SLICE_X42Y73.C       Tilo                  0.034   temp_205_P_205
                                                       count_256_douta_0[205]_AND_109_o1
    SLICE_X43Y74.CLK     net (fanout=2)        0.095   count_256_douta_0[205]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.424ns (0.132ns logic, 2.292ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_204_LDC = MAXDELAY TO TIMEGRP "TO_temp_204_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.307ns.
--------------------------------------------------------------------------------

Paths for end point temp_204_LDC (SLICE_X47Y75.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_204_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[204]_AND_111_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_204_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y75.A4      net (fanout=265)      3.903   count_256
    SLICE_X39Y75.AMUX    Tilo                  0.186   temp_208_C_208
                                                       count_256_douta_0[204]_AND_112_o1
    SLICE_X47Y75.SR      net (fanout=2)        0.584   count_256_douta_0[204]_AND_112_o
    SLICE_X47Y75.CLK     Trck                  0.297   temp_204_LDC
                                                       temp_204_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (0.820ns logic, 4.487ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_204_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[204]_AND_111_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_204_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO22 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y75.A1      net (fanout=2)        1.298   douta_0<204>
    SLICE_X39Y75.AMUX    Tilo                  0.194   temp_208_C_208
                                                       count_256_douta_0[204]_AND_112_o1
    SLICE_X47Y75.SR      net (fanout=2)        0.584   count_256_douta_0[204]_AND_112_o
    SLICE_X47Y75.CLK     Trck                  0.297   temp_204_LDC
                                                       temp_204_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (2.564ns logic, 1.882ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_204_LDC (SLICE_X47Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.993ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_204_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.007ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_204_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y75.A4      net (fanout=265)      3.903   count_256
    SLICE_X39Y75.A       Tilo                  0.068   temp_208_C_208
                                                       count_256_douta_0[204]_AND_111_o1
    SLICE_X47Y75.CLK     net (fanout=2)        0.699   count_256_douta_0[204]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      5.007ns (0.405ns logic, 4.602ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.862ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_204_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_204_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO22 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y75.A1      net (fanout=2)        1.298   douta_0<204>
    SLICE_X39Y75.A       Tilo                  0.068   temp_208_C_208
                                                       count_256_douta_0[204]_AND_111_o1
    SLICE_X47Y75.CLK     net (fanout=2)        0.699   count_256_douta_0[204]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (2.141ns logic, 1.997ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_204_LDC = MAXDELAY TO TIMEGRP "TO_temp_204_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_204_LDC (SLICE_X47Y75.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_204_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.437ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[204]_AND_111_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_204_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO22 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y75.A1      net (fanout=2)        0.565   douta_0<204>
    SLICE_X39Y75.AMUX    Tilo                  0.074   temp_208_C_208
                                                       count_256_douta_0[204]_AND_112_o1
    SLICE_X47Y75.SR      net (fanout=2)        0.269   count_256_douta_0[204]_AND_112_o
    SLICE_X47Y75.CLK     Tremck      (-Th)    -0.075   temp_204_LDC
                                                       temp_204_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.603ns logic, 0.834ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_204_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.465ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[204]_AND_111_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_204_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y75.A4      net (fanout=265)      1.945   count_256
    SLICE_X39Y75.AMUX    Tilo                  0.078   temp_208_C_208
                                                       count_256_douta_0[204]_AND_112_o1
    SLICE_X47Y75.SR      net (fanout=2)        0.269   count_256_douta_0[204]_AND_112_o
    SLICE_X47Y75.CLK     Tremck      (-Th)    -0.075   temp_204_LDC
                                                       temp_204_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (0.251ns logic, 2.214ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_204_LDC (SLICE_X47Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.375ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_204_LDC (LATCH)
  Data Path Delay:      1.375ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_204_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO22 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y75.A1      net (fanout=2)        0.565   douta_0<204>
    SLICE_X39Y75.A       Tilo                  0.034   temp_208_C_208
                                                       count_256_douta_0[204]_AND_111_o1
    SLICE_X47Y75.CLK     net (fanout=2)        0.322   count_256_douta_0[204]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.488ns logic, 0.887ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_204_LDC (SLICE_X47Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.399ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_204_LDC (LATCH)
  Data Path Delay:      2.399ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_204_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y75.A4      net (fanout=265)      1.945   count_256
    SLICE_X39Y75.A       Tilo                  0.034   temp_208_C_208
                                                       count_256_douta_0[204]_AND_111_o1
    SLICE_X47Y75.CLK     net (fanout=2)        0.322   count_256_douta_0[204]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (0.132ns logic, 2.267ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_203_LDC = MAXDELAY TO TIMEGRP "TO_temp_203_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.519ns.
--------------------------------------------------------------------------------

Paths for end point temp_203_LDC (SLICE_X39Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_203_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[203]_AND_113_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_203_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y74.B2      net (fanout=265)      4.183   count_256
    SLICE_X39Y74.BMUX    Tilo                  0.197   temp_215_C_215
                                                       count_256_douta_0[203]_AND_114_o1
    SLICE_X39Y79.SR      net (fanout=2)        0.505   count_256_douta_0[203]_AND_114_o
    SLICE_X39Y79.CLK     Trck                  0.297   temp_203_LDC
                                                       temp_203_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (0.831ns logic, 4.688ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_203_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.928ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[203]_AND_113_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_203_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO21 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y74.B4      net (fanout=2)        0.862   douta_0<203>
    SLICE_X39Y74.BMUX    Tilo                  0.191   temp_215_C_215
                                                       count_256_douta_0[203]_AND_114_o1
    SLICE_X39Y79.SR      net (fanout=2)        0.505   count_256_douta_0[203]_AND_114_o
    SLICE_X39Y79.CLK     Trck                  0.297   temp_203_LDC
                                                       temp_203_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (2.561ns logic, 1.367ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_203_LDC (SLICE_X39Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.800ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_203_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.200ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_203_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y74.B2      net (fanout=265)      4.183   count_256
    SLICE_X39Y74.B       Tilo                  0.068   temp_215_C_215
                                                       count_256_douta_0[203]_AND_113_o1
    SLICE_X39Y79.CLK     net (fanout=2)        0.612   count_256_douta_0[203]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (0.405ns logic, 4.795ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.385ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_203_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.615ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_203_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO21 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y74.B4      net (fanout=2)        0.862   douta_0<203>
    SLICE_X39Y74.B       Tilo                  0.068   temp_215_C_215
                                                       count_256_douta_0[203]_AND_113_o1
    SLICE_X39Y79.CLK     net (fanout=2)        0.612   count_256_douta_0[203]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (2.141ns logic, 1.474ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_203_LDC = MAXDELAY TO TIMEGRP "TO_temp_203_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_203_LDC (SLICE_X39Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_203_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.207ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[203]_AND_113_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_203_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO21 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y74.B4      net (fanout=2)        0.404   douta_0<203>
    SLICE_X39Y74.BMUX    Tilo                  0.079   temp_215_C_215
                                                       count_256_douta_0[203]_AND_114_o1
    SLICE_X39Y79.SR      net (fanout=2)        0.195   count_256_douta_0[203]_AND_114_o
    SLICE_X39Y79.CLK     Tremck      (-Th)    -0.075   temp_203_LDC
                                                       temp_203_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (0.608ns logic, 0.599ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_203_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.484ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[203]_AND_113_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_203_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y74.B2      net (fanout=265)      2.041   count_256
    SLICE_X39Y74.BMUX    Tilo                  0.075   temp_215_C_215
                                                       count_256_douta_0[203]_AND_114_o1
    SLICE_X39Y79.SR      net (fanout=2)        0.195   count_256_douta_0[203]_AND_114_o
    SLICE_X39Y79.CLK     Tremck      (-Th)    -0.075   temp_203_LDC
                                                       temp_203_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (0.248ns logic, 2.236ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_203_LDC (SLICE_X39Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.135ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_203_LDC (LATCH)
  Data Path Delay:      1.135ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_203_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO21 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y74.B4      net (fanout=2)        0.404   douta_0<203>
    SLICE_X39Y74.B       Tilo                  0.034   temp_215_C_215
                                                       count_256_douta_0[203]_AND_113_o1
    SLICE_X39Y79.CLK     net (fanout=2)        0.243   count_256_douta_0[203]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.135ns (0.488ns logic, 0.647ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_203_LDC (SLICE_X39Y79.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.416ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_203_LDC (LATCH)
  Data Path Delay:      2.416ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_203_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y74.B2      net (fanout=265)      2.041   count_256
    SLICE_X39Y74.B       Tilo                  0.034   temp_215_C_215
                                                       count_256_douta_0[203]_AND_113_o1
    SLICE_X39Y79.CLK     net (fanout=2)        0.243   count_256_douta_0[203]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (0.132ns logic, 2.284ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_202_LDC = MAXDELAY TO TIMEGRP "TO_temp_202_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.178ns.
--------------------------------------------------------------------------------

Paths for end point temp_202_LDC (SLICE_X30Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_202_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[202]_AND_115_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_202_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y69.C2      net (fanout=265)      3.785   count_256
    SLICE_X39Y69.CMUX    Tilo                  0.191   temp_247_LDC
                                                       count_256_douta_0[202]_AND_116_o1
    SLICE_X30Y67.SR      net (fanout=2)        0.611   count_256_douta_0[202]_AND_116_o
    SLICE_X30Y67.CLK     Trck                  0.254   temp_202_LDC
                                                       temp_202_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.178ns (0.782ns logic, 4.396ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_202_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[202]_AND_115_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_202_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO20 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y69.C3      net (fanout=2)        0.898   douta_0<202>
    SLICE_X39Y69.CMUX    Tilo                  0.179   temp_247_LDC
                                                       count_256_douta_0[202]_AND_116_o1
    SLICE_X30Y67.SR      net (fanout=2)        0.611   count_256_douta_0[202]_AND_116_o
    SLICE_X30Y67.CLK     Trck                  0.254   temp_202_LDC
                                                       temp_202_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (2.506ns logic, 1.509ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_202_LDC (SLICE_X30Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.284ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_202_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_202_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y69.C2      net (fanout=265)      3.785   count_256
    SLICE_X39Y69.C       Tilo                  0.068   temp_247_LDC
                                                       count_256_douta_0[202]_AND_115_o1
    SLICE_X30Y67.CLK     net (fanout=2)        0.526   count_256_douta_0[202]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.716ns (0.405ns logic, 4.311ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.435ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_202_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.565ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_202_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO20 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y69.C3      net (fanout=2)        0.898   douta_0<202>
    SLICE_X39Y69.C       Tilo                  0.068   temp_247_LDC
                                                       count_256_douta_0[202]_AND_115_o1
    SLICE_X30Y67.CLK     net (fanout=2)        0.526   count_256_douta_0[202]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.565ns (2.141ns logic, 1.424ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_202_LDC = MAXDELAY TO TIMEGRP "TO_temp_202_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_202_LDC (SLICE_X30Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_202_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[202]_AND_115_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_202_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO20 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y69.C3      net (fanout=2)        0.413   douta_0<202>
    SLICE_X39Y69.CMUX    Tilo                  0.078   temp_247_LDC
                                                       count_256_douta_0[202]_AND_116_o1
    SLICE_X30Y67.SR      net (fanout=2)        0.236   count_256_douta_0[202]_AND_116_o
    SLICE_X30Y67.CLK     Tremck      (-Th)    -0.054   temp_202_LDC
                                                       temp_202_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.586ns logic, 0.649ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_202_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.340ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[202]_AND_115_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_202_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y69.C2      net (fanout=265)      1.879   count_256
    SLICE_X39Y69.CMUX    Tilo                  0.073   temp_247_LDC
                                                       count_256_douta_0[202]_AND_116_o1
    SLICE_X30Y67.SR      net (fanout=2)        0.236   count_256_douta_0[202]_AND_116_o
    SLICE_X30Y67.CLK     Tremck      (-Th)    -0.054   temp_202_LDC
                                                       temp_202_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (0.225ns logic, 2.115ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_202_LDC (SLICE_X30Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.115ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_202_LDC (LATCH)
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_202_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO20 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y69.C3      net (fanout=2)        0.413   douta_0<202>
    SLICE_X39Y69.C       Tilo                  0.034   temp_247_LDC
                                                       count_256_douta_0[202]_AND_115_o1
    SLICE_X30Y67.CLK     net (fanout=2)        0.214   count_256_douta_0[202]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.488ns logic, 0.627ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_202_LDC (SLICE_X30Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.225ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_202_LDC (LATCH)
  Data Path Delay:      2.225ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_202_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y69.C2      net (fanout=265)      1.879   count_256
    SLICE_X39Y69.C       Tilo                  0.034   temp_247_LDC
                                                       count_256_douta_0[202]_AND_115_o1
    SLICE_X30Y67.CLK     net (fanout=2)        0.214   count_256_douta_0[202]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.132ns logic, 2.093ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_201_LDC = MAXDELAY TO TIMEGRP "TO_temp_201_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.210ns.
--------------------------------------------------------------------------------

Paths for end point temp_201_LDC (SLICE_X28Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_201_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.210ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[201]_AND_117_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_201_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X36Y71.B2      net (fanout=265)      3.907   count_256
    SLICE_X36Y71.BMUX    Tilo                  0.205   temp_201_P_201
                                                       count_256_douta_0[201]_AND_118_o1
    SLICE_X28Y71.SR      net (fanout=2)        0.507   count_256_douta_0[201]_AND_118_o
    SLICE_X28Y71.CLK     Trck                  0.254   temp_201_LDC
                                                       temp_201_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.210ns (0.796ns logic, 4.414ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_201_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[201]_AND_117_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_201_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO19 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y71.B1      net (fanout=2)        1.066   douta_0<201>
    SLICE_X36Y71.BMUX    Tilo                  0.205   temp_201_P_201
                                                       count_256_douta_0[201]_AND_118_o1
    SLICE_X28Y71.SR      net (fanout=2)        0.507   count_256_douta_0[201]_AND_118_o
    SLICE_X28Y71.CLK     Trck                  0.254   temp_201_LDC
                                                       temp_201_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (2.532ns logic, 1.573ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_201_LDC (SLICE_X28Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.205ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_201_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.795ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_201_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X36Y71.B2      net (fanout=265)      3.907   count_256
    SLICE_X36Y71.B       Tilo                  0.068   temp_201_P_201
                                                       count_256_douta_0[201]_AND_117_o1
    SLICE_X28Y71.CLK     net (fanout=2)        0.483   count_256_douta_0[201]_AND_117_o
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (0.405ns logic, 4.390ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.310ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_201_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_201_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO19 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y71.B1      net (fanout=2)        1.066   douta_0<201>
    SLICE_X36Y71.B       Tilo                  0.068   temp_201_P_201
                                                       count_256_douta_0[201]_AND_117_o1
    SLICE_X28Y71.CLK     net (fanout=2)        0.483   count_256_douta_0[201]_AND_117_o
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (2.141ns logic, 1.549ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_201_LDC = MAXDELAY TO TIMEGRP "TO_temp_201_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_201_LDC (SLICE_X28Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_201_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.263ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[201]_AND_117_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_201_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO19 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y71.B1      net (fanout=2)        0.481   douta_0<201>
    SLICE_X36Y71.BMUX    Tilo                  0.079   temp_201_P_201
                                                       count_256_douta_0[201]_AND_118_o1
    SLICE_X28Y71.SR      net (fanout=2)        0.195   count_256_douta_0[201]_AND_118_o
    SLICE_X28Y71.CLK     Tremck      (-Th)    -0.054   temp_201_LDC
                                                       temp_201_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (0.587ns logic, 0.676ns route)
                                                       (46.5% logic, 53.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_201_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.350ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[201]_AND_117_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_201_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X36Y71.B2      net (fanout=265)      1.924   count_256
    SLICE_X36Y71.BMUX    Tilo                  0.079   temp_201_P_201
                                                       count_256_douta_0[201]_AND_118_o1
    SLICE_X28Y71.SR      net (fanout=2)        0.195   count_256_douta_0[201]_AND_118_o
    SLICE_X28Y71.CLK     Tremck      (-Th)    -0.054   temp_201_LDC
                                                       temp_201_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (0.231ns logic, 2.119ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_201_LDC (SLICE_X28Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.166ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_201_LDC (LATCH)
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_201_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO19 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y71.B1      net (fanout=2)        0.481   douta_0<201>
    SLICE_X36Y71.B       Tilo                  0.034   temp_201_P_201
                                                       count_256_douta_0[201]_AND_117_o1
    SLICE_X28Y71.CLK     net (fanout=2)        0.197   count_256_douta_0[201]_AND_117_o
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.488ns logic, 0.678ns route)
                                                       (41.9% logic, 58.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_201_LDC (SLICE_X28Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.253ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_201_LDC (LATCH)
  Data Path Delay:      2.253ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_201_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X36Y71.B2      net (fanout=265)      1.924   count_256
    SLICE_X36Y71.B       Tilo                  0.034   temp_201_P_201
                                                       count_256_douta_0[201]_AND_117_o1
    SLICE_X28Y71.CLK     net (fanout=2)        0.197   count_256_douta_0[201]_AND_117_o
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (0.132ns logic, 2.121ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_200_LDC = MAXDELAY TO TIMEGRP "TO_temp_200_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.897ns.
--------------------------------------------------------------------------------

Paths for end point temp_200_LDC (SLICE_X36Y75.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_200_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[200]_AND_119_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_200_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y75.D4      net (fanout=265)      3.889   count_256
    SLICE_X39Y75.DMUX    Tilo                  0.186   temp_208_C_208
                                                       count_256_douta_0[200]_AND_120_o1
    SLICE_X36Y75.SR      net (fanout=2)        0.231   count_256_douta_0[200]_AND_120_o
    SLICE_X36Y75.CLK     Trck                  0.254   temp_200_LDC
                                                       temp_200_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (0.777ns logic, 4.120ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_200_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.962ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[200]_AND_119_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_200_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO18 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y75.D2      net (fanout=2)        1.213   douta_0<200>
    SLICE_X39Y75.DMUX    Tilo                  0.191   temp_208_C_208
                                                       count_256_douta_0[200]_AND_120_o1
    SLICE_X36Y75.SR      net (fanout=2)        0.231   count_256_douta_0[200]_AND_120_o
    SLICE_X36Y75.CLK     Trck                  0.254   temp_200_LDC
                                                       temp_200_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.962ns (2.518ns logic, 1.444ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_200_LDC (SLICE_X36Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.352ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_200_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.648ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_200_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y75.D4      net (fanout=265)      3.889   count_256
    SLICE_X39Y75.D       Tilo                  0.068   temp_208_C_208
                                                       count_256_douta_0[200]_AND_119_o1
    SLICE_X36Y75.CLK     net (fanout=2)        0.354   count_256_douta_0[200]_AND_119_o
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (0.405ns logic, 4.243ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.292ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_200_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.708ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_200_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO18 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y75.D2      net (fanout=2)        1.213   douta_0<200>
    SLICE_X39Y75.D       Tilo                  0.068   temp_208_C_208
                                                       count_256_douta_0[200]_AND_119_o1
    SLICE_X36Y75.CLK     net (fanout=2)        0.354   count_256_douta_0[200]_AND_119_o
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (2.141ns logic, 1.567ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_200_LDC = MAXDELAY TO TIMEGRP "TO_temp_200_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_200_LDC (SLICE_X36Y75.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_200_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[200]_AND_119_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_200_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO18 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y75.D2      net (fanout=2)        0.535   douta_0<200>
    SLICE_X39Y75.DMUX    Tilo                  0.074   temp_208_C_208
                                                       count_256_douta_0[200]_AND_120_o1
    SLICE_X36Y75.SR      net (fanout=2)        0.087   count_256_douta_0[200]_AND_120_o
    SLICE_X36Y75.CLK     Tremck      (-Th)    -0.054   temp_200_LDC
                                                       temp_200_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.582ns logic, 0.622ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_200_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.256ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[200]_AND_119_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_200_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y75.D4      net (fanout=265)      1.939   count_256
    SLICE_X39Y75.DMUX    Tilo                  0.078   temp_208_C_208
                                                       count_256_douta_0[200]_AND_120_o1
    SLICE_X36Y75.SR      net (fanout=2)        0.087   count_256_douta_0[200]_AND_120_o
    SLICE_X36Y75.CLK     Tremck      (-Th)    -0.054   temp_200_LDC
                                                       temp_200_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (0.230ns logic, 2.026ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_200_LDC (SLICE_X36Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.166ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_200_LDC (LATCH)
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_200_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO18 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y75.D2      net (fanout=2)        0.535   douta_0<200>
    SLICE_X39Y75.D       Tilo                  0.034   temp_208_C_208
                                                       count_256_douta_0[200]_AND_119_o1
    SLICE_X36Y75.CLK     net (fanout=2)        0.143   count_256_douta_0[200]_AND_119_o
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.488ns logic, 0.678ns route)
                                                       (41.9% logic, 58.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_200_LDC (SLICE_X36Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.214ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_200_LDC (LATCH)
  Data Path Delay:      2.214ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_200_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y75.D4      net (fanout=265)      1.939   count_256
    SLICE_X39Y75.D       Tilo                  0.034   temp_208_C_208
                                                       count_256_douta_0[200]_AND_119_o1
    SLICE_X36Y75.CLK     net (fanout=2)        0.143   count_256_douta_0[200]_AND_119_o
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.132ns logic, 2.082ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_199_LDC = MAXDELAY TO TIMEGRP "TO_temp_199_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.557ns.
--------------------------------------------------------------------------------

Paths for end point temp_199_LDC (SLICE_X44Y78.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_199_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[199]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_199_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y78.C3      net (fanout=265)      4.294   count_256
    SLICE_X43Y78.CMUX    Tilo                  0.179   temp_199_C_199
                                                       count_256_douta_0[199]_AND_122_o1
    SLICE_X44Y78.SR      net (fanout=2)        0.493   count_256_douta_0[199]_AND_122_o
    SLICE_X44Y78.CLK     Trck                  0.254   temp_199_LDC
                                                       temp_199_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (0.770ns logic, 4.787ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_199_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[199]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_199_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO17 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y78.C5      net (fanout=2)        1.074   douta_0<199>
    SLICE_X43Y78.CMUX    Tilo                  0.191   temp_199_C_199
                                                       count_256_douta_0[199]_AND_122_o1
    SLICE_X44Y78.SR      net (fanout=2)        0.493   count_256_douta_0[199]_AND_122_o
    SLICE_X44Y78.CLK     Trck                  0.254   temp_199_LDC
                                                       temp_199_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (2.518ns logic, 1.567ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_199_LDC (SLICE_X44Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.925ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_199_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.075ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_199_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y78.C3      net (fanout=265)      4.294   count_256
    SLICE_X43Y78.C       Tilo                  0.068   temp_199_C_199
                                                       count_256_douta_0[199]_AND_121_o1
    SLICE_X44Y78.CLK     net (fanout=2)        0.376   count_256_douta_0[199]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      5.075ns (0.405ns logic, 4.670ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.409ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_199_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_199_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO17 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y78.C5      net (fanout=2)        1.074   douta_0<199>
    SLICE_X43Y78.C       Tilo                  0.068   temp_199_C_199
                                                       count_256_douta_0[199]_AND_121_o1
    SLICE_X44Y78.CLK     net (fanout=2)        0.376   count_256_douta_0[199]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (2.141ns logic, 1.450ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_199_LDC = MAXDELAY TO TIMEGRP "TO_temp_199_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_199_LDC (SLICE_X44Y78.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_199_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.294ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[199]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_199_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO17 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y78.C5      net (fanout=2)        0.517   douta_0<199>
    SLICE_X43Y78.CMUX    Tilo                  0.077   temp_199_C_199
                                                       count_256_douta_0[199]_AND_122_o1
    SLICE_X44Y78.SR      net (fanout=2)        0.192   count_256_douta_0[199]_AND_122_o
    SLICE_X44Y78.CLK     Tremck      (-Th)    -0.054   temp_199_LDC
                                                       temp_199_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.294ns (0.585ns logic, 0.709ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_199_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.552ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[199]_AND_121_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_199_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y78.C3      net (fanout=265)      2.130   count_256
    SLICE_X43Y78.CMUX    Tilo                  0.078   temp_199_C_199
                                                       count_256_douta_0[199]_AND_122_o1
    SLICE_X44Y78.SR      net (fanout=2)        0.192   count_256_douta_0[199]_AND_122_o
    SLICE_X44Y78.CLK     Tremck      (-Th)    -0.054   temp_199_LDC
                                                       temp_199_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (0.230ns logic, 2.322ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_199_LDC (SLICE_X44Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.161ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_199_LDC (LATCH)
  Data Path Delay:      1.161ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_199_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO17 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y78.C5      net (fanout=2)        0.517   douta_0<199>
    SLICE_X43Y78.C       Tilo                  0.034   temp_199_C_199
                                                       count_256_douta_0[199]_AND_121_o1
    SLICE_X44Y78.CLK     net (fanout=2)        0.156   count_256_douta_0[199]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (0.488ns logic, 0.673ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_199_LDC (SLICE_X44Y78.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.418ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_199_LDC (LATCH)
  Data Path Delay:      2.418ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_199_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y78.C3      net (fanout=265)      2.130   count_256
    SLICE_X43Y78.C       Tilo                  0.034   temp_199_C_199
                                                       count_256_douta_0[199]_AND_121_o1
    SLICE_X44Y78.CLK     net (fanout=2)        0.156   count_256_douta_0[199]_AND_121_o
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (0.132ns logic, 2.286ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_198_LDC = MAXDELAY TO TIMEGRP "TO_temp_198_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.879ns.
--------------------------------------------------------------------------------

Paths for end point temp_198_LDC (SLICE_X30Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_198_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[198]_AND_123_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_198_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X36Y70.A4      net (fanout=265)      3.603   count_256
    SLICE_X36Y70.AMUX    Tilo                  0.190   temp_171_LDC
                                                       count_256_douta_0[198]_AND_124_o1
    SLICE_X30Y70.SR      net (fanout=2)        0.495   count_256_douta_0[198]_AND_124_o
    SLICE_X30Y70.CLK     Trck                  0.254   temp_198_LDC
                                                       temp_198_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (0.781ns logic, 4.098ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_198_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[198]_AND_123_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_198_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO16 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y70.A5      net (fanout=2)        0.782   douta_0<198>
    SLICE_X36Y70.AMUX    Tilo                  0.196   temp_171_LDC
                                                       count_256_douta_0[198]_AND_124_o1
    SLICE_X30Y70.SR      net (fanout=2)        0.495   count_256_douta_0[198]_AND_124_o
    SLICE_X30Y70.CLK     Trck                  0.254   temp_198_LDC
                                                       temp_198_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (2.523ns logic, 1.277ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_198_LDC (SLICE_X30Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.505ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_198_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.495ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_198_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X36Y70.A4      net (fanout=265)      3.603   count_256
    SLICE_X36Y70.A       Tilo                  0.068   temp_171_LDC
                                                       count_256_douta_0[198]_AND_123_o1
    SLICE_X30Y70.CLK     net (fanout=2)        0.487   count_256_douta_0[198]_AND_123_o
    -------------------------------------------------  ---------------------------
    Total                                      4.495ns (0.405ns logic, 4.090ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.590ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_198_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.410ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_198_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO16 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y70.A5      net (fanout=2)        0.782   douta_0<198>
    SLICE_X36Y70.A       Tilo                  0.068   temp_171_LDC
                                                       count_256_douta_0[198]_AND_123_o1
    SLICE_X30Y70.CLK     net (fanout=2)        0.487   count_256_douta_0[198]_AND_123_o
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (2.141ns logic, 1.269ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_198_LDC = MAXDELAY TO TIMEGRP "TO_temp_198_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_198_LDC (SLICE_X30Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_198_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.162ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[198]_AND_123_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_198_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO16 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y70.A5      net (fanout=2)        0.383   douta_0<198>
    SLICE_X36Y70.AMUX    Tilo                  0.079   temp_171_LDC
                                                       count_256_douta_0[198]_AND_124_o1
    SLICE_X30Y70.SR      net (fanout=2)        0.192   count_256_douta_0[198]_AND_124_o
    SLICE_X30Y70.CLK     Tremck      (-Th)    -0.054   temp_198_LDC
                                                       temp_198_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.587ns logic, 0.575ns route)
                                                       (50.5% logic, 49.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_198_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.235ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[198]_AND_123_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_198_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X36Y70.A4      net (fanout=265)      1.812   count_256
    SLICE_X36Y70.AMUX    Tilo                  0.079   temp_171_LDC
                                                       count_256_douta_0[198]_AND_124_o1
    SLICE_X30Y70.SR      net (fanout=2)        0.192   count_256_douta_0[198]_AND_124_o
    SLICE_X30Y70.CLK     Tremck      (-Th)    -0.054   temp_198_LDC
                                                       temp_198_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.235ns (0.231ns logic, 2.004ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_198_LDC (SLICE_X30Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.065ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_198_LDC (LATCH)
  Data Path Delay:      1.065ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_198_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO16 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y70.A5      net (fanout=2)        0.383   douta_0<198>
    SLICE_X36Y70.A       Tilo                  0.034   temp_171_LDC
                                                       count_256_douta_0[198]_AND_123_o1
    SLICE_X30Y70.CLK     net (fanout=2)        0.194   count_256_douta_0[198]_AND_123_o
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.488ns logic, 0.577ns route)
                                                       (45.8% logic, 54.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_198_LDC (SLICE_X30Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.138ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_198_LDC (LATCH)
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_198_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X36Y70.A4      net (fanout=265)      1.812   count_256
    SLICE_X36Y70.A       Tilo                  0.034   temp_171_LDC
                                                       count_256_douta_0[198]_AND_123_o1
    SLICE_X30Y70.CLK     net (fanout=2)        0.194   count_256_douta_0[198]_AND_123_o
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.132ns logic, 2.006ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_197_LDC = MAXDELAY TO TIMEGRP "TO_temp_197_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.041ns.
--------------------------------------------------------------------------------

Paths for end point temp_197_LDC (SLICE_X33Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_197_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[197]_AND_125_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_197_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y71.D4      net (fanout=265)      3.730   count_256
    SLICE_X39Y71.DMUX    Tilo                  0.186   temp_213_LDC
                                                       count_256_douta_0[197]_AND_126_o1
    SLICE_X33Y71.SR      net (fanout=2)        0.491   count_256_douta_0[197]_AND_126_o
    SLICE_X33Y71.CLK     Trck                  0.297   temp_197_LDC
                                                       temp_197_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (0.820ns logic, 4.221ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_197_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[197]_AND_125_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_197_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP1Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y71.D5      net (fanout=2)        0.630   douta_0<197>
    SLICE_X39Y71.DMUX    Tilo                  0.191   temp_213_LDC
                                                       count_256_douta_0[197]_AND_126_o1
    SLICE_X33Y71.SR      net (fanout=2)        0.491   count_256_douta_0[197]_AND_126_o
    SLICE_X33Y71.CLK     Trck                  0.297   temp_197_LDC
                                                       temp_197_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (2.561ns logic, 1.121ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_197_LDC (SLICE_X33Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.393ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_197_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.607ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_197_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y71.D4      net (fanout=265)      3.730   count_256
    SLICE_X39Y71.D       Tilo                  0.068   temp_213_LDC
                                                       count_256_douta_0[197]_AND_125_o1
    SLICE_X33Y71.CLK     net (fanout=2)        0.472   count_256_douta_0[197]_AND_125_o
    -------------------------------------------------  ---------------------------
    Total                                      4.607ns (0.405ns logic, 4.202ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.757ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_197_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.243ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_197_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP1Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y71.D5      net (fanout=2)        0.630   douta_0<197>
    SLICE_X39Y71.D       Tilo                  0.068   temp_213_LDC
                                                       count_256_douta_0[197]_AND_125_o1
    SLICE_X33Y71.CLK     net (fanout=2)        0.472   count_256_douta_0[197]_AND_125_o
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (2.141ns logic, 1.102ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_197_LDC = MAXDELAY TO TIMEGRP "TO_temp_197_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_197_LDC (SLICE_X33Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_197_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.114ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[197]_AND_125_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_197_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP1Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y71.D5      net (fanout=2)        0.319   douta_0<197>
    SLICE_X39Y71.DMUX    Tilo                  0.078   temp_213_LDC
                                                       count_256_douta_0[197]_AND_126_o1
    SLICE_X33Y71.SR      net (fanout=2)        0.188   count_256_douta_0[197]_AND_126_o
    SLICE_X33Y71.CLK     Tremck      (-Th)    -0.075   temp_197_LDC
                                                       temp_197_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.114ns (0.607ns logic, 0.507ns route)
                                                       (54.5% logic, 45.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_197_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.308ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[197]_AND_125_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_197_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y71.D4      net (fanout=265)      1.869   count_256
    SLICE_X39Y71.DMUX    Tilo                  0.078   temp_213_LDC
                                                       count_256_douta_0[197]_AND_126_o1
    SLICE_X33Y71.SR      net (fanout=2)        0.188   count_256_douta_0[197]_AND_126_o
    SLICE_X33Y71.CLK     Tremck      (-Th)    -0.075   temp_197_LDC
                                                       temp_197_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (0.251ns logic, 2.057ns route)
                                                       (10.9% logic, 89.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_197_LDC (SLICE_X33Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.997ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_197_LDC (LATCH)
  Data Path Delay:      0.997ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_197_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP1Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y71.D5      net (fanout=2)        0.319   douta_0<197>
    SLICE_X39Y71.D       Tilo                  0.034   temp_213_LDC
                                                       count_256_douta_0[197]_AND_125_o1
    SLICE_X33Y71.CLK     net (fanout=2)        0.190   count_256_douta_0[197]_AND_125_o
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.488ns logic, 0.509ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_197_LDC (SLICE_X33Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.191ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_197_LDC (LATCH)
  Data Path Delay:      2.191ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_197_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y71.D4      net (fanout=265)      1.869   count_256
    SLICE_X39Y71.D       Tilo                  0.034   temp_213_LDC
                                                       count_256_douta_0[197]_AND_125_o1
    SLICE_X33Y71.CLK     net (fanout=2)        0.190   count_256_douta_0[197]_AND_125_o
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (0.132ns logic, 2.059ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_196_LDC = MAXDELAY TO TIMEGRP "TO_temp_196_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.094ns.
--------------------------------------------------------------------------------

Paths for end point temp_196_LDC (SLICE_X38Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_196_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[196]_AND_127_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_196_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y73.B2      net (fanout=265)      4.066   count_256
    SLICE_X39Y73.BMUX    Tilo                  0.197   temp_208_P_208
                                                       count_256_douta_0[196]_AND_128_o1
    SLICE_X38Y73.SR      net (fanout=2)        0.240   count_256_douta_0[196]_AND_128_o
    SLICE_X38Y73.CLK     Trck                  0.254   temp_196_LDC
                                                       temp_196_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.094ns (0.788ns logic, 4.306ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_196_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[196]_AND_127_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_196_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO15 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y73.B5      net (fanout=2)        0.858   douta_0<196>
    SLICE_X39Y73.BMUX    Tilo                  0.196   temp_208_P_208
                                                       count_256_douta_0[196]_AND_128_o1
    SLICE_X38Y73.SR      net (fanout=2)        0.240   count_256_douta_0[196]_AND_128_o
    SLICE_X38Y73.CLK     Trck                  0.254   temp_196_LDC
                                                       temp_196_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (2.523ns logic, 1.098ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_196_LDC (SLICE_X38Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.294ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_196_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_196_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y73.B2      net (fanout=265)      4.066   count_256
    SLICE_X39Y73.B       Tilo                  0.068   temp_208_P_208
                                                       count_256_douta_0[196]_AND_127_o1
    SLICE_X38Y73.CLK     net (fanout=2)        0.235   count_256_douta_0[196]_AND_127_o
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (0.405ns logic, 4.301ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.766ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_196_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.234ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_196_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO15 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y73.B5      net (fanout=2)        0.858   douta_0<196>
    SLICE_X39Y73.B       Tilo                  0.068   temp_208_P_208
                                                       count_256_douta_0[196]_AND_127_o1
    SLICE_X38Y73.CLK     net (fanout=2)        0.235   count_256_douta_0[196]_AND_127_o
    -------------------------------------------------  ---------------------------
    Total                                      3.234ns (2.141ns logic, 1.093ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_196_LDC = MAXDELAY TO TIMEGRP "TO_temp_196_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_196_LDC (SLICE_X38Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_196_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.142ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[196]_AND_127_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_196_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO15 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y73.B5      net (fanout=2)        0.464   douta_0<196>
    SLICE_X39Y73.BMUX    Tilo                  0.079   temp_208_P_208
                                                       count_256_douta_0[196]_AND_128_o1
    SLICE_X38Y73.SR      net (fanout=2)        0.091   count_256_douta_0[196]_AND_128_o
    SLICE_X38Y73.CLK     Tremck      (-Th)    -0.054   temp_196_LDC
                                                       temp_196_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (0.587ns logic, 0.555ns route)
                                                       (51.4% logic, 48.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_196_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.314ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[196]_AND_127_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_196_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y73.B2      net (fanout=265)      1.996   count_256
    SLICE_X39Y73.BMUX    Tilo                  0.075   temp_208_P_208
                                                       count_256_douta_0[196]_AND_128_o1
    SLICE_X38Y73.SR      net (fanout=2)        0.091   count_256_douta_0[196]_AND_128_o
    SLICE_X38Y73.CLK     Tremck      (-Th)    -0.054   temp_196_LDC
                                                       temp_196_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (0.227ns logic, 2.087ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_196_LDC (SLICE_X38Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.049ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_196_LDC (LATCH)
  Data Path Delay:      1.049ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_196_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO15 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y73.B5      net (fanout=2)        0.464   douta_0<196>
    SLICE_X39Y73.B       Tilo                  0.034   temp_208_P_208
                                                       count_256_douta_0[196]_AND_127_o1
    SLICE_X38Y73.CLK     net (fanout=2)        0.097   count_256_douta_0[196]_AND_127_o
    -------------------------------------------------  ---------------------------
    Total                                      1.049ns (0.488ns logic, 0.561ns route)
                                                       (46.5% logic, 53.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_196_LDC (SLICE_X38Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.225ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_196_LDC (LATCH)
  Data Path Delay:      2.225ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_196_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y73.B2      net (fanout=265)      1.996   count_256
    SLICE_X39Y73.B       Tilo                  0.034   temp_208_P_208
                                                       count_256_douta_0[196]_AND_127_o1
    SLICE_X38Y73.CLK     net (fanout=2)        0.097   count_256_douta_0[196]_AND_127_o
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.132ns logic, 2.093ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_194_LDC = MAXDELAY TO TIMEGRP "TO_temp_194_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.969ns.
--------------------------------------------------------------------------------

Paths for end point temp_194_LDC (SLICE_X29Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_194_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.969ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[194]_AND_131_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_194_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X33Y70.B1      net (fanout=265)      3.765   count_256
    SLICE_X33Y70.BMUX    Tilo                  0.197   temp_193_C_193
                                                       count_256_douta_0[194]_AND_132_o1
    SLICE_X29Y70.SR      net (fanout=2)        0.373   count_256_douta_0[194]_AND_132_o
    SLICE_X29Y70.CLK     Trck                  0.297   temp_194_LDC
                                                       temp_194_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.969ns (0.831ns logic, 4.138ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_194_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[194]_AND_131_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_194_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO13 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y70.B3      net (fanout=2)        0.809   douta_0<194>
    SLICE_X33Y70.BMUX    Tilo                  0.186   temp_193_C_193
                                                       count_256_douta_0[194]_AND_132_o1
    SLICE_X29Y70.SR      net (fanout=2)        0.373   count_256_douta_0[194]_AND_132_o
    SLICE_X29Y70.CLK     Trck                  0.297   temp_194_LDC
                                                       temp_194_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (2.556ns logic, 1.182ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_194_LDC (SLICE_X29Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.482ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_194_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.518ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_194_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X33Y70.B1      net (fanout=265)      3.765   count_256
    SLICE_X33Y70.B       Tilo                  0.068   temp_193_C_193
                                                       count_256_douta_0[194]_AND_131_o1
    SLICE_X29Y70.CLK     net (fanout=2)        0.348   count_256_douta_0[194]_AND_131_o
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (0.405ns logic, 4.113ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.702ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_194_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_194_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO13 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y70.B3      net (fanout=2)        0.809   douta_0<194>
    SLICE_X33Y70.B       Tilo                  0.068   temp_193_C_193
                                                       count_256_douta_0[194]_AND_131_o1
    SLICE_X29Y70.CLK     net (fanout=2)        0.348   count_256_douta_0[194]_AND_131_o
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (2.141ns logic, 1.157ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_194_LDC = MAXDELAY TO TIMEGRP "TO_temp_194_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_194_LDC (SLICE_X29Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_194_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.135ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[194]_AND_131_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_194_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO13 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y70.B3      net (fanout=2)        0.385   douta_0<194>
    SLICE_X33Y70.BMUX    Tilo                  0.079   temp_193_C_193
                                                       count_256_douta_0[194]_AND_132_o1
    SLICE_X29Y70.SR      net (fanout=2)        0.142   count_256_douta_0[194]_AND_132_o
    SLICE_X29Y70.CLK     Tremck      (-Th)    -0.075   temp_194_LDC
                                                       temp_194_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.135ns (0.608ns logic, 0.527ns route)
                                                       (53.6% logic, 46.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_194_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.258ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[194]_AND_131_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_194_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X33Y70.B1      net (fanout=265)      1.868   count_256
    SLICE_X33Y70.BMUX    Tilo                  0.075   temp_193_C_193
                                                       count_256_douta_0[194]_AND_132_o1
    SLICE_X29Y70.SR      net (fanout=2)        0.142   count_256_douta_0[194]_AND_132_o
    SLICE_X29Y70.CLK     Tremck      (-Th)    -0.075   temp_194_LDC
                                                       temp_194_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (0.248ns logic, 2.010ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_194_LDC (SLICE_X29Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.016ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_194_LDC (LATCH)
  Data Path Delay:      1.016ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_194_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO13 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y70.B3      net (fanout=2)        0.385   douta_0<194>
    SLICE_X33Y70.B       Tilo                  0.034   temp_193_C_193
                                                       count_256_douta_0[194]_AND_131_o1
    SLICE_X29Y70.CLK     net (fanout=2)        0.143   count_256_douta_0[194]_AND_131_o
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.488ns logic, 0.528ns route)
                                                       (48.0% logic, 52.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_194_LDC (SLICE_X29Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.143ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_194_LDC (LATCH)
  Data Path Delay:      2.143ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_194_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X33Y70.B1      net (fanout=265)      1.868   count_256
    SLICE_X33Y70.B       Tilo                  0.034   temp_193_C_193
                                                       count_256_douta_0[194]_AND_131_o1
    SLICE_X29Y70.CLK     net (fanout=2)        0.143   count_256_douta_0[194]_AND_131_o
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.132ns logic, 2.011ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_195_LDC = MAXDELAY TO TIMEGRP "TO_temp_195_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.532ns.
--------------------------------------------------------------------------------

Paths for end point temp_195_LDC (SLICE_X36Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_195_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[195]_AND_129_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_195_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y76.D4      net (fanout=265)      4.237   count_256
    SLICE_X43Y76.DMUX    Tilo                  0.186   temp_246_C_246
                                                       count_256_douta_0[195]_AND_130_o1
    SLICE_X36Y76.SR      net (fanout=2)        0.518   count_256_douta_0[195]_AND_130_o
    SLICE_X36Y76.CLK     Trck                  0.254   temp_195_LDC
                                                       temp_195_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (0.777ns logic, 4.755ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_195_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.001ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[195]_AND_129_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_195_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO14 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y76.D5      net (fanout=2)        0.965   douta_0<195>
    SLICE_X43Y76.DMUX    Tilo                  0.191   temp_246_C_246
                                                       count_256_douta_0[195]_AND_130_o1
    SLICE_X36Y76.SR      net (fanout=2)        0.518   count_256_douta_0[195]_AND_130_o
    SLICE_X36Y76.CLK     Trck                  0.254   temp_195_LDC
                                                       temp_195_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.001ns (2.518ns logic, 1.483ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_195_LDC (SLICE_X36Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.730ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_195_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.270ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_195_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y76.D4      net (fanout=265)      4.237   count_256
    SLICE_X43Y76.D       Tilo                  0.068   temp_246_C_246
                                                       count_256_douta_0[195]_AND_129_o1
    SLICE_X36Y76.CLK     net (fanout=2)        0.628   count_256_douta_0[195]_AND_129_o
    -------------------------------------------------  ---------------------------
    Total                                      5.270ns (0.405ns logic, 4.865ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.266ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_195_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_195_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO14 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y76.D5      net (fanout=2)        0.965   douta_0<195>
    SLICE_X43Y76.D       Tilo                  0.068   temp_246_C_246
                                                       count_256_douta_0[195]_AND_129_o1
    SLICE_X36Y76.CLK     net (fanout=2)        0.628   count_256_douta_0[195]_AND_129_o
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (2.141ns logic, 1.593ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_195_LDC = MAXDELAY TO TIMEGRP "TO_temp_195_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_195_LDC (SLICE_X36Y76.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_195_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.281ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[195]_AND_129_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_195_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO14 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y76.D5      net (fanout=2)        0.474   douta_0<195>
    SLICE_X43Y76.DMUX    Tilo                  0.078   temp_246_C_246
                                                       count_256_douta_0[195]_AND_130_o1
    SLICE_X36Y76.SR      net (fanout=2)        0.221   count_256_douta_0[195]_AND_130_o
    SLICE_X36Y76.CLK     Tremck      (-Th)    -0.054   temp_195_LDC
                                                       temp_195_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.586ns logic, 0.695ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_195_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.560ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[195]_AND_129_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_195_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y76.D4      net (fanout=265)      2.109   count_256
    SLICE_X43Y76.DMUX    Tilo                  0.078   temp_246_C_246
                                                       count_256_douta_0[195]_AND_130_o1
    SLICE_X36Y76.SR      net (fanout=2)        0.221   count_256_douta_0[195]_AND_130_o
    SLICE_X36Y76.CLK     Tremck      (-Th)    -0.054   temp_195_LDC
                                                       temp_195_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (0.230ns logic, 2.330ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_195_LDC (SLICE_X36Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.234ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_195_LDC (LATCH)
  Data Path Delay:      1.234ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_195_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO14 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y76.D5      net (fanout=2)        0.474   douta_0<195>
    SLICE_X43Y76.D       Tilo                  0.034   temp_246_C_246
                                                       count_256_douta_0[195]_AND_129_o1
    SLICE_X36Y76.CLK     net (fanout=2)        0.272   count_256_douta_0[195]_AND_129_o
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (0.488ns logic, 0.746ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_195_LDC (SLICE_X36Y76.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.513ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_195_LDC (LATCH)
  Data Path Delay:      2.513ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_195_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y76.D4      net (fanout=265)      2.109   count_256
    SLICE_X43Y76.D       Tilo                  0.034   temp_246_C_246
                                                       count_256_douta_0[195]_AND_129_o1
    SLICE_X36Y76.CLK     net (fanout=2)        0.272   count_256_douta_0[195]_AND_129_o
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (0.132ns logic, 2.381ns route)
                                                       (5.3% logic, 94.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_193_LDC = MAXDELAY TO TIMEGRP "TO_temp_193_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.540ns.
--------------------------------------------------------------------------------

Paths for end point temp_193_LDC (SLICE_X43Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_193_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[193]_AND_133_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_193_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y70.D4      net (fanout=265)      4.312   count_256
    SLICE_X51Y70.DMUX    Tilo                  0.186   temp_234_LDC
                                                       count_256_douta_0[193]_AND_134_o1
    SLICE_X43Y70.SR      net (fanout=2)        0.408   count_256_douta_0[193]_AND_134_o
    SLICE_X43Y70.CLK     Trck                  0.297   temp_193_LDC
                                                       temp_193_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.540ns (0.820ns logic, 4.720ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_193_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.365ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[193]_AND_133_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_193_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO12 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y70.D1      net (fanout=2)        1.395   douta_0<193>
    SLICE_X51Y70.DMUX    Tilo                  0.192   temp_234_LDC
                                                       count_256_douta_0[193]_AND_134_o1
    SLICE_X43Y70.SR      net (fanout=2)        0.408   count_256_douta_0[193]_AND_134_o
    SLICE_X43Y70.CLK     Trck                  0.297   temp_193_LDC
                                                       temp_193_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (2.562ns logic, 1.803ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_193_LDC (SLICE_X43Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.749ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_193_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.251ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_193_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y70.D4      net (fanout=265)      4.312   count_256
    SLICE_X51Y70.D       Tilo                  0.068   temp_234_LDC
                                                       count_256_douta_0[193]_AND_133_o1
    SLICE_X43Y70.CLK     net (fanout=2)        0.534   count_256_douta_0[193]_AND_133_o
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (0.405ns logic, 4.846ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.930ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_193_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.070ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_193_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO12 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y70.D1      net (fanout=2)        1.395   douta_0<193>
    SLICE_X51Y70.D       Tilo                  0.068   temp_234_LDC
                                                       count_256_douta_0[193]_AND_133_o1
    SLICE_X43Y70.CLK     net (fanout=2)        0.534   count_256_douta_0[193]_AND_133_o
    -------------------------------------------------  ---------------------------
    Total                                      4.070ns (2.141ns logic, 1.929ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_193_LDC = MAXDELAY TO TIMEGRP "TO_temp_193_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_193_LDC (SLICE_X43Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_193_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.408ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[193]_AND_133_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_193_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO12 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y70.D1      net (fanout=2)        0.639   douta_0<193>
    SLICE_X51Y70.DMUX    Tilo                  0.074   temp_234_LDC
                                                       count_256_douta_0[193]_AND_134_o1
    SLICE_X43Y70.SR      net (fanout=2)        0.166   count_256_douta_0[193]_AND_134_o
    SLICE_X43Y70.CLK     Tremck      (-Th)    -0.075   temp_193_LDC
                                                       temp_193_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (0.603ns logic, 0.805ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_193_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.546ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[193]_AND_133_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_193_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y70.D4      net (fanout=265)      2.129   count_256
    SLICE_X51Y70.DMUX    Tilo                  0.078   temp_234_LDC
                                                       count_256_douta_0[193]_AND_134_o1
    SLICE_X43Y70.SR      net (fanout=2)        0.166   count_256_douta_0[193]_AND_134_o
    SLICE_X43Y70.CLK     Tremck      (-Th)    -0.075   temp_193_LDC
                                                       temp_193_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (0.251ns logic, 2.295ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_193_LDC (SLICE_X43Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.352ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_193_LDC (LATCH)
  Data Path Delay:      1.352ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_193_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO12 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y70.D1      net (fanout=2)        0.639   douta_0<193>
    SLICE_X51Y70.D       Tilo                  0.034   temp_234_LDC
                                                       count_256_douta_0[193]_AND_133_o1
    SLICE_X43Y70.CLK     net (fanout=2)        0.225   count_256_douta_0[193]_AND_133_o
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.488ns logic, 0.864ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_193_LDC (SLICE_X43Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.486ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_193_LDC (LATCH)
  Data Path Delay:      2.486ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_193_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y70.D4      net (fanout=265)      2.129   count_256
    SLICE_X51Y70.D       Tilo                  0.034   temp_234_LDC
                                                       count_256_douta_0[193]_AND_133_o1
    SLICE_X43Y70.CLK     net (fanout=2)        0.225   count_256_douta_0[193]_AND_133_o
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (0.132ns logic, 2.354ns route)
                                                       (5.3% logic, 94.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_192_LDC = MAXDELAY TO TIMEGRP "TO_temp_192_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.030ns.
--------------------------------------------------------------------------------

Paths for end point temp_192_LDC (SLICE_X28Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_192_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.030ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[192]_AND_135_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_192_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y72.A4      net (fanout=265)      3.736   count_256
    SLICE_X37Y72.AMUX    Tilo                  0.186   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<179>
                                                       count_256_douta_0[192]_AND_136_o1
    SLICE_X28Y73.SR      net (fanout=2)        0.517   count_256_douta_0[192]_AND_136_o
    SLICE_X28Y73.CLK     Trck                  0.254   temp_192_LDC
                                                       temp_192_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (0.777ns logic, 4.253ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_192_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[192]_AND_135_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_192_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO11 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y72.A5      net (fanout=2)        0.641   douta_0<192>
    SLICE_X37Y72.AMUX    Tilo                  0.193   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<179>
                                                       count_256_douta_0[192]_AND_136_o1
    SLICE_X28Y73.SR      net (fanout=2)        0.517   count_256_douta_0[192]_AND_136_o
    SLICE_X28Y73.CLK     Trck                  0.254   temp_192_LDC
                                                       temp_192_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (2.520ns logic, 1.158ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_192_LDC (SLICE_X28Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.368ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_192_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.632ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_192_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y72.A4      net (fanout=265)      3.736   count_256
    SLICE_X37Y72.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<179>
                                                       count_256_douta_0[192]_AND_135_o1
    SLICE_X28Y73.CLK     net (fanout=2)        0.491   count_256_douta_0[192]_AND_135_o
    -------------------------------------------------  ---------------------------
    Total                                      4.632ns (0.405ns logic, 4.227ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.727ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_192_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.273ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_192_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO11 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y72.A5      net (fanout=2)        0.641   douta_0<192>
    SLICE_X37Y72.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<179>
                                                       count_256_douta_0[192]_AND_135_o1
    SLICE_X28Y73.CLK     net (fanout=2)        0.491   count_256_douta_0[192]_AND_135_o
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (2.141ns logic, 1.132ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_192_LDC = MAXDELAY TO TIMEGRP "TO_temp_192_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_192_LDC (SLICE_X28Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_192_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.117ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[192]_AND_135_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_192_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO11 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y72.A5      net (fanout=2)        0.328   douta_0<192>
    SLICE_X37Y72.AMUX    Tilo                  0.078   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<179>
                                                       count_256_douta_0[192]_AND_136_o1
    SLICE_X28Y73.SR      net (fanout=2)        0.203   count_256_douta_0[192]_AND_136_o
    SLICE_X28Y73.CLK     Tremck      (-Th)    -0.054   temp_192_LDC
                                                       temp_192_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (0.586ns logic, 0.531ns route)
                                                       (52.5% logic, 47.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_192_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.303ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[192]_AND_135_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_192_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y72.A4      net (fanout=265)      1.870   count_256
    SLICE_X37Y72.AMUX    Tilo                  0.078   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<179>
                                                       count_256_douta_0[192]_AND_136_o1
    SLICE_X28Y73.SR      net (fanout=2)        0.203   count_256_douta_0[192]_AND_136_o
    SLICE_X28Y73.CLK     Tremck      (-Th)    -0.054   temp_192_LDC
                                                       temp_192_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (0.230ns logic, 2.073ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_192_LDC (SLICE_X28Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.012ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_192_LDC (LATCH)
  Data Path Delay:      1.012ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_192_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO11 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y72.A5      net (fanout=2)        0.328   douta_0<192>
    SLICE_X37Y72.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<179>
                                                       count_256_douta_0[192]_AND_135_o1
    SLICE_X28Y73.CLK     net (fanout=2)        0.196   count_256_douta_0[192]_AND_135_o
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.488ns logic, 0.524ns route)
                                                       (48.2% logic, 51.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_192_LDC (SLICE_X28Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.198ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_192_LDC (LATCH)
  Data Path Delay:      2.198ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_192_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y72.A4      net (fanout=265)      1.870   count_256
    SLICE_X37Y72.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<179>
                                                       count_256_douta_0[192]_AND_135_o1
    SLICE_X28Y73.CLK     net (fanout=2)        0.196   count_256_douta_0[192]_AND_135_o
    -------------------------------------------------  ---------------------------
    Total                                      2.198ns (0.132ns logic, 2.066ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_191_LDC = MAXDELAY TO TIMEGRP "TO_temp_191_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.175ns.
--------------------------------------------------------------------------------

Paths for end point temp_191_LDC (SLICE_X33Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_191_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[191]_AND_137_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_191_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y73.D4      net (fanout=265)      3.863   count_256
    SLICE_X39Y73.DMUX    Tilo                  0.186   temp_208_P_208
                                                       count_256_douta_0[191]_AND_138_o1
    SLICE_X33Y73.SR      net (fanout=2)        0.492   count_256_douta_0[191]_AND_138_o
    SLICE_X33Y73.CLK     Trck                  0.297   temp_191_LDC
                                                       temp_191_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.175ns (0.820ns logic, 4.355ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_191_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[191]_AND_137_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_191_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO10 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y73.D1      net (fanout=2)        1.059   douta_0<191>
    SLICE_X39Y73.DMUX    Tilo                  0.192   temp_208_P_208
                                                       count_256_douta_0[191]_AND_138_o1
    SLICE_X33Y73.SR      net (fanout=2)        0.492   count_256_douta_0[191]_AND_138_o
    SLICE_X33Y73.CLK     Trck                  0.297   temp_191_LDC
                                                       temp_191_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (2.562ns logic, 1.551ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_191_LDC (SLICE_X33Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.202ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_191_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.798ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_191_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y73.D4      net (fanout=265)      3.863   count_256
    SLICE_X39Y73.D       Tilo                  0.068   temp_208_P_208
                                                       count_256_douta_0[191]_AND_137_o1
    SLICE_X33Y73.CLK     net (fanout=2)        0.530   count_256_douta_0[191]_AND_137_o
    -------------------------------------------------  ---------------------------
    Total                                      4.798ns (0.405ns logic, 4.393ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.270ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_191_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.730ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_191_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO10 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y73.D1      net (fanout=2)        1.059   douta_0<191>
    SLICE_X39Y73.D       Tilo                  0.068   temp_208_P_208
                                                       count_256_douta_0[191]_AND_137_o1
    SLICE_X33Y73.CLK     net (fanout=2)        0.530   count_256_douta_0[191]_AND_137_o
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (2.141ns logic, 1.589ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_191_LDC = MAXDELAY TO TIMEGRP "TO_temp_191_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_191_LDC (SLICE_X33Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_191_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.265ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[191]_AND_137_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_191_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO10 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y73.D1      net (fanout=2)        0.475   douta_0<191>
    SLICE_X39Y73.DMUX    Tilo                  0.074   temp_208_P_208
                                                       count_256_douta_0[191]_AND_138_o1
    SLICE_X33Y73.SR      net (fanout=2)        0.187   count_256_douta_0[191]_AND_138_o
    SLICE_X33Y73.CLK     Tremck      (-Th)    -0.075   temp_191_LDC
                                                       temp_191_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.603ns logic, 0.662ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_191_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.362ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[191]_AND_137_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_191_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y73.D4      net (fanout=265)      1.924   count_256
    SLICE_X39Y73.DMUX    Tilo                  0.078   temp_208_P_208
                                                       count_256_douta_0[191]_AND_138_o1
    SLICE_X33Y73.SR      net (fanout=2)        0.187   count_256_douta_0[191]_AND_138_o
    SLICE_X33Y73.CLK     Tremck      (-Th)    -0.075   temp_191_LDC
                                                       temp_191_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (0.251ns logic, 2.111ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_191_LDC (SLICE_X33Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.184ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_191_LDC (LATCH)
  Data Path Delay:      1.184ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_191_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO10 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y73.D1      net (fanout=2)        0.475   douta_0<191>
    SLICE_X39Y73.D       Tilo                  0.034   temp_208_P_208
                                                       count_256_douta_0[191]_AND_137_o1
    SLICE_X33Y73.CLK     net (fanout=2)        0.221   count_256_douta_0[191]_AND_137_o
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.488ns logic, 0.696ns route)
                                                       (41.2% logic, 58.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_191_LDC (SLICE_X33Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.277ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_191_LDC (LATCH)
  Data Path Delay:      2.277ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_191_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y73.D4      net (fanout=265)      1.924   count_256
    SLICE_X39Y73.D       Tilo                  0.034   temp_208_P_208
                                                       count_256_douta_0[191]_AND_137_o1
    SLICE_X33Y73.CLK     net (fanout=2)        0.221   count_256_douta_0[191]_AND_137_o
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (0.132ns logic, 2.145ns route)
                                                       (5.8% logic, 94.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_190_LDC = MAXDELAY TO TIMEGRP "TO_temp_190_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.488ns.
--------------------------------------------------------------------------------

Paths for end point temp_190_LDC (SLICE_X43Y77.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_190_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[190]_AND_139_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_190_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y74.D4      net (fanout=265)      4.176   count_256
    SLICE_X43Y74.DMUX    Tilo                  0.186   temp_205_LDC
                                                       count_256_douta_0[190]_AND_140_o1
    SLICE_X43Y77.SR      net (fanout=2)        0.492   count_256_douta_0[190]_AND_140_o
    SLICE_X43Y77.CLK     Trck                  0.297   temp_190_LDC
                                                       temp_190_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.488ns (0.820ns logic, 4.668ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_190_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[190]_AND_139_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_190_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO9  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y74.D5      net (fanout=2)        0.821   douta_0<190>
    SLICE_X43Y74.DMUX    Tilo                  0.191   temp_205_LDC
                                                       count_256_douta_0[190]_AND_140_o1
    SLICE_X43Y77.SR      net (fanout=2)        0.492   count_256_douta_0[190]_AND_140_o
    SLICE_X43Y77.CLK     Trck                  0.297   temp_190_LDC
                                                       temp_190_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (2.561ns logic, 1.313ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_190_LDC (SLICE_X43Y77.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.964ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_190_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_190_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y74.D4      net (fanout=265)      4.176   count_256
    SLICE_X43Y74.D       Tilo                  0.068   temp_205_LDC
                                                       count_256_douta_0[190]_AND_139_o1
    SLICE_X43Y77.CLK     net (fanout=2)        0.455   count_256_douta_0[190]_AND_139_o
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.405ns logic, 4.631ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.583ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_190_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_190_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO9  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y74.D5      net (fanout=2)        0.821   douta_0<190>
    SLICE_X43Y74.D       Tilo                  0.068   temp_205_LDC
                                                       count_256_douta_0[190]_AND_139_o1
    SLICE_X43Y77.CLK     net (fanout=2)        0.455   count_256_douta_0[190]_AND_139_o
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (2.141ns logic, 1.276ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_190_LDC = MAXDELAY TO TIMEGRP "TO_temp_190_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_190_LDC (SLICE_X43Y77.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_190_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.216ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[190]_AND_139_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_190_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO9  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y74.D5      net (fanout=2)        0.419   douta_0<190>
    SLICE_X43Y74.DMUX    Tilo                  0.078   temp_205_LDC
                                                       count_256_douta_0[190]_AND_140_o1
    SLICE_X43Y77.SR      net (fanout=2)        0.190   count_256_douta_0[190]_AND_140_o
    SLICE_X43Y77.CLK     Tremck      (-Th)    -0.075   temp_190_LDC
                                                       temp_190_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (0.607ns logic, 0.609ns route)
                                                       (49.9% logic, 50.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_190_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.517ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[190]_AND_139_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_190_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y74.D4      net (fanout=265)      2.076   count_256
    SLICE_X43Y74.DMUX    Tilo                  0.078   temp_205_LDC
                                                       count_256_douta_0[190]_AND_140_o1
    SLICE_X43Y77.SR      net (fanout=2)        0.190   count_256_douta_0[190]_AND_140_o
    SLICE_X43Y77.CLK     Tremck      (-Th)    -0.075   temp_190_LDC
                                                       temp_190_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (0.251ns logic, 2.266ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_190_LDC (SLICE_X43Y77.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.089ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_190_LDC (LATCH)
  Data Path Delay:      1.089ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_190_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO9  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y74.D5      net (fanout=2)        0.419   douta_0<190>
    SLICE_X43Y74.D       Tilo                  0.034   temp_205_LDC
                                                       count_256_douta_0[190]_AND_139_o1
    SLICE_X43Y77.CLK     net (fanout=2)        0.182   count_256_douta_0[190]_AND_139_o
    -------------------------------------------------  ---------------------------
    Total                                      1.089ns (0.488ns logic, 0.601ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_190_LDC (SLICE_X43Y77.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.390ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_190_LDC (LATCH)
  Data Path Delay:      2.390ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_190_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y74.D4      net (fanout=265)      2.076   count_256
    SLICE_X43Y74.D       Tilo                  0.034   temp_205_LDC
                                                       count_256_douta_0[190]_AND_139_o1
    SLICE_X43Y77.CLK     net (fanout=2)        0.182   count_256_douta_0[190]_AND_139_o
    -------------------------------------------------  ---------------------------
    Total                                      2.390ns (0.132ns logic, 2.258ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_189_LDC = MAXDELAY TO TIMEGRP "TO_temp_189_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.234ns.
--------------------------------------------------------------------------------

Paths for end point temp_189_LDC (SLICE_X44Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_189_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.234ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[189]_AND_141_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_189_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y70.A2      net (fanout=265)      4.087   count_256
    SLICE_X43Y70.AMUX    Tilo                  0.194   temp_193_LDC
                                                       count_256_douta_0[189]_AND_142_o1
    SLICE_X44Y70.SR      net (fanout=2)        0.362   count_256_douta_0[189]_AND_142_o
    SLICE_X44Y70.CLK     Trck                  0.254   temp_189_LDC
                                                       temp_189_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.234ns (0.785ns logic, 4.449ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_189_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.966ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[189]_AND_141_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_189_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO8  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y70.A1      net (fanout=2)        1.083   douta_0<189>
    SLICE_X43Y70.AMUX    Tilo                  0.194   temp_193_LDC
                                                       count_256_douta_0[189]_AND_142_o1
    SLICE_X44Y70.SR      net (fanout=2)        0.362   count_256_douta_0[189]_AND_142_o
    SLICE_X44Y70.CLK     Trck                  0.254   temp_189_LDC
                                                       temp_189_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (2.521ns logic, 1.445ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_189_LDC (SLICE_X44Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.015ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_189_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.985ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_189_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y70.A2      net (fanout=265)      4.087   count_256
    SLICE_X43Y70.A       Tilo                  0.068   temp_193_LDC
                                                       count_256_douta_0[189]_AND_141_o1
    SLICE_X44Y70.CLK     net (fanout=2)        0.493   count_256_douta_0[189]_AND_141_o
    -------------------------------------------------  ---------------------------
    Total                                      4.985ns (0.405ns logic, 4.580ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.283ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_189_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.717ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_189_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO8  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y70.A1      net (fanout=2)        1.083   douta_0<189>
    SLICE_X43Y70.A       Tilo                  0.068   temp_193_LDC
                                                       count_256_douta_0[189]_AND_141_o1
    SLICE_X44Y70.CLK     net (fanout=2)        0.493   count_256_douta_0[189]_AND_141_o
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (2.141ns logic, 1.576ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_189_LDC = MAXDELAY TO TIMEGRP "TO_temp_189_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_189_LDC (SLICE_X44Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_189_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[189]_AND_141_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_189_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO8  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y70.A1      net (fanout=2)        0.508   douta_0<189>
    SLICE_X43Y70.AMUX    Tilo                  0.074   temp_193_LDC
                                                       count_256_douta_0[189]_AND_142_o1
    SLICE_X44Y70.SR      net (fanout=2)        0.145   count_256_douta_0[189]_AND_142_o
    SLICE_X44Y70.CLK     Tremck      (-Th)    -0.054   temp_189_LDC
                                                       temp_189_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.582ns logic, 0.653ns route)
                                                       (47.1% logic, 52.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_189_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.395ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[189]_AND_141_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_189_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y70.A2      net (fanout=265)      2.023   count_256
    SLICE_X43Y70.AMUX    Tilo                  0.075   temp_193_LDC
                                                       count_256_douta_0[189]_AND_142_o1
    SLICE_X44Y70.SR      net (fanout=2)        0.145   count_256_douta_0[189]_AND_142_o
    SLICE_X44Y70.CLK     Tremck      (-Th)    -0.054   temp_189_LDC
                                                       temp_189_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (0.227ns logic, 2.168ns route)
                                                       (9.5% logic, 90.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_189_LDC (SLICE_X44Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.200ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_189_LDC (LATCH)
  Data Path Delay:      1.200ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_189_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO8  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y70.A1      net (fanout=2)        0.508   douta_0<189>
    SLICE_X43Y70.A       Tilo                  0.034   temp_193_LDC
                                                       count_256_douta_0[189]_AND_141_o1
    SLICE_X44Y70.CLK     net (fanout=2)        0.204   count_256_douta_0[189]_AND_141_o
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.488ns logic, 0.712ns route)
                                                       (40.7% logic, 59.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_189_LDC (SLICE_X44Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.359ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_189_LDC (LATCH)
  Data Path Delay:      2.359ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_189_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y70.A2      net (fanout=265)      2.023   count_256
    SLICE_X43Y70.A       Tilo                  0.034   temp_193_LDC
                                                       count_256_douta_0[189]_AND_141_o1
    SLICE_X44Y70.CLK     net (fanout=2)        0.204   count_256_douta_0[189]_AND_141_o
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (0.132ns logic, 2.227ns route)
                                                       (5.6% logic, 94.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_188_LDC = MAXDELAY TO TIMEGRP "TO_temp_188_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.416ns.
--------------------------------------------------------------------------------

Paths for end point temp_188_LDC (SLICE_X41Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_188_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[188]_AND_143_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_188_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y73.C2      net (fanout=265)      4.238   count_256
    SLICE_X41Y73.CMUX    Tilo                  0.191   temp_188_LDC
                                                       count_256_douta_0[188]_AND_144_o1
    SLICE_X41Y73.SR      net (fanout=2)        0.353   count_256_douta_0[188]_AND_144_o
    SLICE_X41Y73.CLK     Trck                  0.297   temp_188_LDC
                                                       temp_188_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.416ns (0.825ns logic, 4.591ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_188_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.870ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[188]_AND_143_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_188_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP0Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y73.C3      net (fanout=2)        0.968   douta_0<188>
    SLICE_X41Y73.CMUX    Tilo                  0.179   temp_188_LDC
                                                       count_256_douta_0[188]_AND_144_o1
    SLICE_X41Y73.SR      net (fanout=2)        0.353   count_256_douta_0[188]_AND_144_o
    SLICE_X41Y73.CLK     Trck                  0.297   temp_188_LDC
                                                       temp_188_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.870ns (2.549ns logic, 1.321ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_188_LDC (SLICE_X41Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.121ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_188_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_188_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y73.C2      net (fanout=265)      4.238   count_256
    SLICE_X41Y73.C       Tilo                  0.068   temp_188_LDC
                                                       count_256_douta_0[188]_AND_143_o1
    SLICE_X41Y73.CLK     net (fanout=2)        0.236   count_256_douta_0[188]_AND_143_o
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (0.405ns logic, 4.474ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.655ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_188_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.345ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_188_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP0Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y73.C3      net (fanout=2)        0.968   douta_0<188>
    SLICE_X41Y73.C       Tilo                  0.068   temp_188_LDC
                                                       count_256_douta_0[188]_AND_143_o1
    SLICE_X41Y73.CLK     net (fanout=2)        0.236   count_256_douta_0[188]_AND_143_o
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (2.141ns logic, 1.204ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_188_LDC = MAXDELAY TO TIMEGRP "TO_temp_188_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_188_LDC (SLICE_X41Y73.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_188_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.205ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[188]_AND_143_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_188_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP0Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y73.C3      net (fanout=2)        0.464   douta_0<188>
    SLICE_X41Y73.CMUX    Tilo                  0.078   temp_188_LDC
                                                       count_256_douta_0[188]_AND_144_o1
    SLICE_X41Y73.SR      net (fanout=2)        0.134   count_256_douta_0[188]_AND_144_o
    SLICE_X41Y73.CLK     Tremck      (-Th)    -0.075   temp_188_LDC
                                                       temp_188_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.607ns logic, 0.598ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_188_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.474ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[188]_AND_143_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_188_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y73.C2      net (fanout=265)      2.094   count_256
    SLICE_X41Y73.CMUX    Tilo                  0.073   temp_188_LDC
                                                       count_256_douta_0[188]_AND_144_o1
    SLICE_X41Y73.SR      net (fanout=2)        0.134   count_256_douta_0[188]_AND_144_o
    SLICE_X41Y73.CLK     Tremck      (-Th)    -0.075   temp_188_LDC
                                                       temp_188_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (0.246ns logic, 2.228ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_188_LDC (SLICE_X41Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.050ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_188_LDC (LATCH)
  Data Path Delay:      1.050ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_188_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPBDOP0Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y73.C3      net (fanout=2)        0.464   douta_0<188>
    SLICE_X41Y73.C       Tilo                  0.034   temp_188_LDC
                                                       count_256_douta_0[188]_AND_143_o1
    SLICE_X41Y73.CLK     net (fanout=2)        0.098   count_256_douta_0[188]_AND_143_o
    -------------------------------------------------  ---------------------------
    Total                                      1.050ns (0.488ns logic, 0.562ns route)
                                                       (46.5% logic, 53.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_188_LDC (SLICE_X41Y73.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.324ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_188_LDC (LATCH)
  Data Path Delay:      2.324ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_188_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y73.C2      net (fanout=265)      2.094   count_256
    SLICE_X41Y73.C       Tilo                  0.034   temp_188_LDC
                                                       count_256_douta_0[188]_AND_143_o1
    SLICE_X41Y73.CLK     net (fanout=2)        0.098   count_256_douta_0[188]_AND_143_o
    -------------------------------------------------  ---------------------------
    Total                                      2.324ns (0.132ns logic, 2.192ns route)
                                                       (5.7% logic, 94.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_185_LDC = MAXDELAY TO TIMEGRP "TO_temp_185_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.569ns.
--------------------------------------------------------------------------------

Paths for end point temp_185_LDC (SLICE_X59Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_185_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[185]_AND_149_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_185_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y69.C5      net (fanout=265)      4.108   count_256
    SLICE_X52Y69.CMUX    Tilo                  0.198   count_256_douta_0[185]_AND_149_o
                                                       count_256_douta_0[185]_AND_150_o1
    SLICE_X59Y68.SR      net (fanout=2)        0.629   count_256_douta_0[185]_AND_150_o
    SLICE_X59Y68.CLK     Trck                  0.297   temp_185_LDC
                                                       temp_185_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.569ns (0.832ns logic, 4.737ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_185_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[185]_AND_149_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_185_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO5  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y69.C4      net (fanout=2)        1.015   douta_0<185>
    SLICE_X52Y69.CMUX    Tilo                  0.194   count_256_douta_0[185]_AND_149_o
                                                       count_256_douta_0[185]_AND_150_o1
    SLICE_X59Y68.SR      net (fanout=2)        0.629   count_256_douta_0[185]_AND_150_o
    SLICE_X59Y68.CLK     Trck                  0.297   temp_185_LDC
                                                       temp_185_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.208ns (2.564ns logic, 1.644ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_185_LDC (SLICE_X59Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.935ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_185_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.065ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_185_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y69.C5      net (fanout=265)      4.108   count_256
    SLICE_X52Y69.C       Tilo                  0.068   count_256_douta_0[185]_AND_149_o
                                                       count_256_douta_0[185]_AND_149_o1
    SLICE_X59Y68.CLK     net (fanout=2)        0.552   count_256_douta_0[185]_AND_149_o
    -------------------------------------------------  ---------------------------
    Total                                      5.065ns (0.405ns logic, 4.660ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.292ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_185_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.708ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_185_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO5  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y69.C4      net (fanout=2)        1.015   douta_0<185>
    SLICE_X52Y69.C       Tilo                  0.068   count_256_douta_0[185]_AND_149_o
                                                       count_256_douta_0[185]_AND_149_o1
    SLICE_X59Y68.CLK     net (fanout=2)        0.552   count_256_douta_0[185]_AND_149_o
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (2.141ns logic, 1.567ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_185_LDC = MAXDELAY TO TIMEGRP "TO_temp_185_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_185_LDC (SLICE_X59Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_185_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.396ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[185]_AND_149_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_185_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO5  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y69.C4      net (fanout=2)        0.522   douta_0<185>
    SLICE_X52Y69.CMUX    Tilo                  0.080   count_256_douta_0[185]_AND_149_o
                                                       count_256_douta_0[185]_AND_150_o1
    SLICE_X59Y68.SR      net (fanout=2)        0.265   count_256_douta_0[185]_AND_150_o
    SLICE_X59Y68.CLK     Tremck      (-Th)    -0.075   temp_185_LDC
                                                       temp_185_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.396ns (0.609ns logic, 0.787ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_185_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.588ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[185]_AND_149_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_185_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y69.C5      net (fanout=265)      2.070   count_256
    SLICE_X52Y69.CMUX    Tilo                  0.080   count_256_douta_0[185]_AND_149_o
                                                       count_256_douta_0[185]_AND_150_o1
    SLICE_X59Y68.SR      net (fanout=2)        0.265   count_256_douta_0[185]_AND_150_o
    SLICE_X59Y68.CLK     Tremck      (-Th)    -0.075   temp_185_LDC
                                                       temp_185_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (0.253ns logic, 2.335ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_185_LDC (SLICE_X59Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.255ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_185_LDC (LATCH)
  Data Path Delay:      1.255ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_185_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO5  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y69.C4      net (fanout=2)        0.522   douta_0<185>
    SLICE_X52Y69.C       Tilo                  0.034   count_256_douta_0[185]_AND_149_o
                                                       count_256_douta_0[185]_AND_149_o1
    SLICE_X59Y68.CLK     net (fanout=2)        0.245   count_256_douta_0[185]_AND_149_o
    -------------------------------------------------  ---------------------------
    Total                                      1.255ns (0.488ns logic, 0.767ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_185_LDC (SLICE_X59Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.447ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_185_LDC (LATCH)
  Data Path Delay:      2.447ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_185_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y69.C5      net (fanout=265)      2.070   count_256
    SLICE_X52Y69.C       Tilo                  0.034   count_256_douta_0[185]_AND_149_o
                                                       count_256_douta_0[185]_AND_149_o1
    SLICE_X59Y68.CLK     net (fanout=2)        0.245   count_256_douta_0[185]_AND_149_o
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (0.132ns logic, 2.315ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_187_LDC = MAXDELAY TO TIMEGRP "TO_temp_187_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.191ns.
--------------------------------------------------------------------------------

Paths for end point temp_187_LDC (SLICE_X36Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_187_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[187]_AND_145_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_187_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y70.C2      net (fanout=265)      3.909   count_256
    SLICE_X39Y70.CMUX    Tilo                  0.191   temp_171_C_171
                                                       count_256_douta_0[187]_AND_146_o1
    SLICE_X36Y68.SR      net (fanout=2)        0.500   count_256_douta_0[187]_AND_146_o
    SLICE_X36Y68.CLK     Trck                  0.254   temp_187_LDC
                                                       temp_187_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (0.782ns logic, 4.409ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_187_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[187]_AND_145_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_187_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO7  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y70.C3      net (fanout=2)        0.771   douta_0<187>
    SLICE_X39Y70.CMUX    Tilo                  0.179   temp_171_C_171
                                                       count_256_douta_0[187]_AND_146_o1
    SLICE_X36Y68.SR      net (fanout=2)        0.500   count_256_douta_0[187]_AND_146_o
    SLICE_X36Y68.CLK     Trck                  0.254   temp_187_LDC
                                                       temp_187_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (2.506ns logic, 1.271ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_187_LDC (SLICE_X36Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.172ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_187_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.828ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_187_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y70.C2      net (fanout=265)      3.909   count_256
    SLICE_X39Y70.C       Tilo                  0.068   temp_171_C_171
                                                       count_256_douta_0[187]_AND_145_o1
    SLICE_X36Y68.CLK     net (fanout=2)        0.514   count_256_douta_0[187]_AND_145_o
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (0.405ns logic, 4.423ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.574ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_187_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.426ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_187_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO7  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y70.C3      net (fanout=2)        0.771   douta_0<187>
    SLICE_X39Y70.C       Tilo                  0.068   temp_171_C_171
                                                       count_256_douta_0[187]_AND_145_o1
    SLICE_X36Y68.CLK     net (fanout=2)        0.514   count_256_douta_0[187]_AND_145_o
    -------------------------------------------------  ---------------------------
    Total                                      3.426ns (2.141ns logic, 1.285ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_187_LDC = MAXDELAY TO TIMEGRP "TO_temp_187_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_187_LDC (SLICE_X36Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_187_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.145ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[187]_AND_145_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_187_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO7  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y70.C3      net (fanout=2)        0.364   douta_0<187>
    SLICE_X39Y70.CMUX    Tilo                  0.078   temp_171_C_171
                                                       count_256_douta_0[187]_AND_146_o1
    SLICE_X36Y68.SR      net (fanout=2)        0.195   count_256_douta_0[187]_AND_146_o
    SLICE_X36Y68.CLK     Tremck      (-Th)    -0.054   temp_187_LDC
                                                       temp_187_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.586ns logic, 0.559ns route)
                                                       (51.2% logic, 48.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_187_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.351ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[187]_AND_145_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_187_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y70.C2      net (fanout=265)      1.931   count_256
    SLICE_X39Y70.CMUX    Tilo                  0.073   temp_171_C_171
                                                       count_256_douta_0[187]_AND_146_o1
    SLICE_X36Y68.SR      net (fanout=2)        0.195   count_256_douta_0[187]_AND_146_o
    SLICE_X36Y68.CLK     Tremck      (-Th)    -0.054   temp_187_LDC
                                                       temp_187_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (0.225ns logic, 2.126ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_187_LDC (SLICE_X36Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.062ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_187_LDC (LATCH)
  Data Path Delay:      1.062ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_187_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO7  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y70.C3      net (fanout=2)        0.364   douta_0<187>
    SLICE_X39Y70.C       Tilo                  0.034   temp_171_C_171
                                                       count_256_douta_0[187]_AND_145_o1
    SLICE_X36Y68.CLK     net (fanout=2)        0.210   count_256_douta_0[187]_AND_145_o
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.488ns logic, 0.574ns route)
                                                       (46.0% logic, 54.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_187_LDC (SLICE_X36Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.273ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_187_LDC (LATCH)
  Data Path Delay:      2.273ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_187_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y70.C2      net (fanout=265)      1.931   count_256
    SLICE_X39Y70.C       Tilo                  0.034   temp_171_C_171
                                                       count_256_douta_0[187]_AND_145_o1
    SLICE_X36Y68.CLK     net (fanout=2)        0.210   count_256_douta_0[187]_AND_145_o
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (0.132ns logic, 2.141ns route)
                                                       (5.8% logic, 94.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_186_LDC = MAXDELAY TO TIMEGRP "TO_temp_186_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.580ns.
--------------------------------------------------------------------------------

Paths for end point temp_186_LDC (SLICE_X40Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_186_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[186]_AND_147_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_186_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y77.B2      net (fanout=265)      4.304   count_256
    SLICE_X41Y77.BMUX    Tilo                  0.197   temp_182_P_182
                                                       count_256_douta_0[186]_AND_148_o1
    SLICE_X40Y80.SR      net (fanout=2)        0.488   count_256_douta_0[186]_AND_148_o
    SLICE_X40Y80.CLK     Trck                  0.254   temp_186_LDC
                                                       temp_186_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (0.788ns logic, 4.792ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_186_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[186]_AND_147_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_186_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO6  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y77.B5      net (fanout=2)        1.210   douta_0<186>
    SLICE_X41Y77.BMUX    Tilo                  0.196   temp_182_P_182
                                                       count_256_douta_0[186]_AND_148_o1
    SLICE_X40Y80.SR      net (fanout=2)        0.488   count_256_douta_0[186]_AND_148_o
    SLICE_X40Y80.CLK     Trck                  0.254   temp_186_LDC
                                                       temp_186_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (2.523ns logic, 1.698ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_186_LDC (SLICE_X40Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.806ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_186_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.194ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_186_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y77.B2      net (fanout=265)      4.304   count_256
    SLICE_X41Y77.B       Tilo                  0.068   temp_182_P_182
                                                       count_256_douta_0[186]_AND_147_o1
    SLICE_X40Y80.CLK     net (fanout=2)        0.485   count_256_douta_0[186]_AND_147_o
    -------------------------------------------------  ---------------------------
    Total                                      5.194ns (0.405ns logic, 4.789ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.164ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_186_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.836ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_186_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO6  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y77.B5      net (fanout=2)        1.210   douta_0<186>
    SLICE_X41Y77.B       Tilo                  0.068   temp_182_P_182
                                                       count_256_douta_0[186]_AND_147_o1
    SLICE_X40Y80.CLK     net (fanout=2)        0.485   count_256_douta_0[186]_AND_147_o
    -------------------------------------------------  ---------------------------
    Total                                      3.836ns (2.141ns logic, 1.695ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_186_LDC = MAXDELAY TO TIMEGRP "TO_temp_186_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_186_LDC (SLICE_X40Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_186_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.343ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[186]_AND_147_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_186_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO6  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y77.B5      net (fanout=2)        0.568   douta_0<186>
    SLICE_X41Y77.BMUX    Tilo                  0.079   temp_182_P_182
                                                       count_256_douta_0[186]_AND_148_o1
    SLICE_X40Y80.SR      net (fanout=2)        0.188   count_256_douta_0[186]_AND_148_o
    SLICE_X40Y80.CLK     Tremck      (-Th)    -0.054   temp_186_LDC
                                                       temp_186_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (0.587ns logic, 0.756ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_186_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.541ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[186]_AND_147_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_186_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y77.B2      net (fanout=265)      2.126   count_256
    SLICE_X41Y77.BMUX    Tilo                  0.075   temp_182_P_182
                                                       count_256_douta_0[186]_AND_148_o1
    SLICE_X40Y80.SR      net (fanout=2)        0.188   count_256_douta_0[186]_AND_148_o
    SLICE_X40Y80.CLK     Tremck      (-Th)    -0.054   temp_186_LDC
                                                       temp_186_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.541ns (0.227ns logic, 2.314ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_186_LDC (SLICE_X40Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.250ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_186_LDC (LATCH)
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_186_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO6  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y77.B5      net (fanout=2)        0.568   douta_0<186>
    SLICE_X41Y77.B       Tilo                  0.034   temp_182_P_182
                                                       count_256_douta_0[186]_AND_147_o1
    SLICE_X40Y80.CLK     net (fanout=2)        0.194   count_256_douta_0[186]_AND_147_o
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.488ns logic, 0.762ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_186_LDC (SLICE_X40Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.452ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_186_LDC (LATCH)
  Data Path Delay:      2.452ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_186_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y77.B2      net (fanout=265)      2.126   count_256
    SLICE_X41Y77.B       Tilo                  0.034   temp_182_P_182
                                                       count_256_douta_0[186]_AND_147_o1
    SLICE_X40Y80.CLK     net (fanout=2)        0.194   count_256_douta_0[186]_AND_147_o
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (0.132ns logic, 2.320ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_184_LDC = MAXDELAY TO TIMEGRP "TO_temp_184_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.004ns.
--------------------------------------------------------------------------------

Paths for end point temp_184_LDC (SLICE_X27Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_184_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.004ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[184]_AND_151_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_184_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X31Y72.C4      net (fanout=265)      3.821   count_256
    SLICE_X31Y72.CMUX    Tilo                  0.186   temp_187_C_187
                                                       count_256_douta_0[184]_AND_152_o1
    SLICE_X27Y71.SR      net (fanout=2)        0.363   count_256_douta_0[184]_AND_152_o
    SLICE_X27Y71.CLK     Trck                  0.297   temp_184_LDC
                                                       temp_184_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (0.820ns logic, 4.184ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_184_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[184]_AND_151_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_184_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO4  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X31Y72.C2      net (fanout=2)        1.333   douta_0<184>
    SLICE_X31Y72.CMUX    Tilo                  0.191   temp_187_C_187
                                                       count_256_douta_0[184]_AND_152_o1
    SLICE_X27Y71.SR      net (fanout=2)        0.363   count_256_douta_0[184]_AND_152_o
    SLICE_X27Y71.CLK     Trck                  0.297   temp_184_LDC
                                                       temp_184_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (2.561ns logic, 1.696ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_184_LDC (SLICE_X27Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.311ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_184_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.689ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_184_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X31Y72.C4      net (fanout=265)      3.821   count_256
    SLICE_X31Y72.C       Tilo                  0.068   temp_187_C_187
                                                       count_256_douta_0[184]_AND_151_o1
    SLICE_X27Y71.CLK     net (fanout=2)        0.463   count_256_douta_0[184]_AND_151_o
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (0.405ns logic, 4.284ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.063ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_184_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.937ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_184_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO4  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X31Y72.C2      net (fanout=2)        1.333   douta_0<184>
    SLICE_X31Y72.C       Tilo                  0.068   temp_187_C_187
                                                       count_256_douta_0[184]_AND_151_o1
    SLICE_X27Y71.CLK     net (fanout=2)        0.463   count_256_douta_0[184]_AND_151_o
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (2.141ns logic, 1.796ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_184_LDC = MAXDELAY TO TIMEGRP "TO_temp_184_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_184_LDC (SLICE_X27Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_184_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[184]_AND_151_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_184_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO4  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X31Y72.C2      net (fanout=2)        0.586   douta_0<184>
    SLICE_X31Y72.CMUX    Tilo                  0.073   temp_187_C_187
                                                       count_256_douta_0[184]_AND_152_o1
    SLICE_X27Y71.SR      net (fanout=2)        0.139   count_256_douta_0[184]_AND_152_o
    SLICE_X27Y71.CLK     Tremck      (-Th)    -0.075   temp_184_LDC
                                                       temp_184_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.602ns logic, 0.725ns route)
                                                       (45.4% logic, 54.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_184_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.289ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[184]_AND_151_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_184_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X31Y72.C4      net (fanout=265)      1.900   count_256
    SLICE_X31Y72.CMUX    Tilo                  0.077   temp_187_C_187
                                                       count_256_douta_0[184]_AND_152_o1
    SLICE_X27Y71.SR      net (fanout=2)        0.139   count_256_douta_0[184]_AND_152_o
    SLICE_X27Y71.CLK     Tremck      (-Th)    -0.075   temp_184_LDC
                                                       temp_184_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (0.250ns logic, 2.039ns route)
                                                       (10.9% logic, 89.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_184_LDC (SLICE_X27Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.261ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_184_LDC (LATCH)
  Data Path Delay:      1.261ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_184_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO4  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X31Y72.C2      net (fanout=2)        0.586   douta_0<184>
    SLICE_X31Y72.C       Tilo                  0.034   temp_187_C_187
                                                       count_256_douta_0[184]_AND_151_o1
    SLICE_X27Y71.CLK     net (fanout=2)        0.187   count_256_douta_0[184]_AND_151_o
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.488ns logic, 0.773ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_184_LDC (SLICE_X27Y71.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.219ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_184_LDC (LATCH)
  Data Path Delay:      2.219ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_184_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X31Y72.C4      net (fanout=265)      1.900   count_256
    SLICE_X31Y72.C       Tilo                  0.034   temp_187_C_187
                                                       count_256_douta_0[184]_AND_151_o1
    SLICE_X27Y71.CLK     net (fanout=2)        0.187   count_256_douta_0[184]_AND_151_o
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (0.132ns logic, 2.087ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_183_LDC = MAXDELAY TO TIMEGRP "TO_temp_183_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.733ns.
--------------------------------------------------------------------------------

Paths for end point temp_183_LDC (SLICE_X51Y75.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_183_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.733ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[183]_AND_153_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_183_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y73.B1      net (fanout=265)      4.559   count_256
    SLICE_X51Y73.BMUX    Tilo                  0.197   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<183>
                                                       count_256_douta_0[183]_AND_154_o1
    SLICE_X51Y75.SR      net (fanout=2)        0.343   count_256_douta_0[183]_AND_154_o
    SLICE_X51Y75.CLK     Trck                  0.297   temp_183_LDC
                                                       temp_183_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.733ns (0.831ns logic, 4.902ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_183_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[183]_AND_153_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_183_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO3  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y73.B3      net (fanout=2)        1.182   douta_0<183>
    SLICE_X51Y73.BMUX    Tilo                  0.186   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<183>
                                                       count_256_douta_0[183]_AND_154_o1
    SLICE_X51Y75.SR      net (fanout=2)        0.343   count_256_douta_0[183]_AND_154_o
    SLICE_X51Y75.CLK     Trck                  0.297   temp_183_LDC
                                                       temp_183_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.081ns (2.556ns logic, 1.525ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_183_LDC (SLICE_X51Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.558ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_183_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.442ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_183_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y73.B1      net (fanout=265)      4.559   count_256
    SLICE_X51Y73.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<183>
                                                       count_256_douta_0[183]_AND_153_o1
    SLICE_X51Y75.CLK     net (fanout=2)        0.478   count_256_douta_0[183]_AND_153_o
    -------------------------------------------------  ---------------------------
    Total                                      5.442ns (0.405ns logic, 5.037ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.199ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_183_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.801ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_183_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO3  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y73.B3      net (fanout=2)        1.182   douta_0<183>
    SLICE_X51Y73.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<183>
                                                       count_256_douta_0[183]_AND_153_o1
    SLICE_X51Y75.CLK     net (fanout=2)        0.478   count_256_douta_0[183]_AND_153_o
    -------------------------------------------------  ---------------------------
    Total                                      3.801ns (2.141ns logic, 1.660ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_183_LDC = MAXDELAY TO TIMEGRP "TO_temp_183_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_183_LDC (SLICE_X51Y75.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_183_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.311ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[183]_AND_153_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_183_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO3  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y73.B3      net (fanout=2)        0.572   douta_0<183>
    SLICE_X51Y73.BMUX    Tilo                  0.079   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<183>
                                                       count_256_douta_0[183]_AND_154_o1
    SLICE_X51Y75.SR      net (fanout=2)        0.131   count_256_douta_0[183]_AND_154_o
    SLICE_X51Y75.CLK     Tremck      (-Th)    -0.075   temp_183_LDC
                                                       temp_183_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.608ns logic, 0.703ns route)
                                                       (46.4% logic, 53.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_183_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.621ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[183]_AND_153_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_183_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y73.B1      net (fanout=265)      2.242   count_256
    SLICE_X51Y73.BMUX    Tilo                  0.075   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<183>
                                                       count_256_douta_0[183]_AND_154_o1
    SLICE_X51Y75.SR      net (fanout=2)        0.131   count_256_douta_0[183]_AND_154_o
    SLICE_X51Y75.CLK     Tremck      (-Th)    -0.075   temp_183_LDC
                                                       temp_183_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (0.248ns logic, 2.373ns route)
                                                       (9.5% logic, 90.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_183_LDC (SLICE_X51Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.253ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_183_LDC (LATCH)
  Data Path Delay:      1.253ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_183_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO3  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y73.B3      net (fanout=2)        0.572   douta_0<183>
    SLICE_X51Y73.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<183>
                                                       count_256_douta_0[183]_AND_153_o1
    SLICE_X51Y75.CLK     net (fanout=2)        0.193   count_256_douta_0[183]_AND_153_o
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (0.488ns logic, 0.765ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_183_LDC (SLICE_X51Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.567ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_183_LDC (LATCH)
  Data Path Delay:      2.567ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_183_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y73.B1      net (fanout=265)      2.242   count_256
    SLICE_X51Y73.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<183>
                                                       count_256_douta_0[183]_AND_153_o1
    SLICE_X51Y75.CLK     net (fanout=2)        0.193   count_256_douta_0[183]_AND_153_o
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (0.132ns logic, 2.435ns route)
                                                       (5.1% logic, 94.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_182_LDC = MAXDELAY TO TIMEGRP "TO_temp_182_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.610ns.
--------------------------------------------------------------------------------

Paths for end point temp_182_LDC (SLICE_X40Y75.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_182_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[182]_AND_155_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_182_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y74.C2      net (fanout=265)      4.354   count_256
    SLICE_X41Y74.CMUX    Tilo                  0.191   temp_178_C_178
                                                       count_256_douta_0[182]_AND_156_o1
    SLICE_X40Y75.SR      net (fanout=2)        0.474   count_256_douta_0[182]_AND_156_o
    SLICE_X40Y75.CLK     Trck                  0.254   temp_182_LDC
                                                       temp_182_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.610ns (0.782ns logic, 4.828ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_182_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.910ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[182]_AND_155_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_182_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO2  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y74.C4      net (fanout=2)        0.923   douta_0<182>
    SLICE_X41Y74.CMUX    Tilo                  0.186   temp_178_C_178
                                                       count_256_douta_0[182]_AND_156_o1
    SLICE_X40Y75.SR      net (fanout=2)        0.474   count_256_douta_0[182]_AND_156_o
    SLICE_X40Y75.CLK     Trck                  0.254   temp_182_LDC
                                                       temp_182_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.910ns (2.513ns logic, 1.397ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_182_LDC (SLICE_X40Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.891ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_182_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.109ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_182_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y74.C2      net (fanout=265)      4.354   count_256
    SLICE_X41Y74.C       Tilo                  0.068   temp_178_C_178
                                                       count_256_douta_0[182]_AND_155_o1
    SLICE_X40Y75.CLK     net (fanout=2)        0.350   count_256_douta_0[182]_AND_155_o
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (0.405ns logic, 4.704ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.586ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_182_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.414ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_182_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO2  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y74.C4      net (fanout=2)        0.923   douta_0<182>
    SLICE_X41Y74.C       Tilo                  0.068   temp_178_C_178
                                                       count_256_douta_0[182]_AND_155_o1
    SLICE_X40Y75.CLK     net (fanout=2)        0.350   count_256_douta_0[182]_AND_155_o
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (2.141ns logic, 1.273ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_182_LDC = MAXDELAY TO TIMEGRP "TO_temp_182_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_182_LDC (SLICE_X40Y75.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_182_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.221ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[182]_AND_155_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_182_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO2  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y74.C4      net (fanout=2)        0.453   douta_0<182>
    SLICE_X41Y74.CMUX    Tilo                  0.077   temp_178_C_178
                                                       count_256_douta_0[182]_AND_156_o1
    SLICE_X40Y75.SR      net (fanout=2)        0.183   count_256_douta_0[182]_AND_156_o
    SLICE_X40Y75.CLK     Tremck      (-Th)    -0.054   temp_182_LDC
                                                       temp_182_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.221ns (0.585ns logic, 0.636ns route)
                                                       (47.9% logic, 52.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_182_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.546ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[182]_AND_155_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_182_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y74.C2      net (fanout=265)      2.138   count_256
    SLICE_X41Y74.CMUX    Tilo                  0.073   temp_178_C_178
                                                       count_256_douta_0[182]_AND_156_o1
    SLICE_X40Y75.SR      net (fanout=2)        0.183   count_256_douta_0[182]_AND_156_o
    SLICE_X40Y75.CLK     Tremck      (-Th)    -0.054   temp_182_LDC
                                                       temp_182_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (0.225ns logic, 2.321ns route)
                                                       (8.8% logic, 91.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_182_LDC (SLICE_X40Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.082ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_182_LDC (LATCH)
  Data Path Delay:      1.082ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_182_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO2  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y74.C4      net (fanout=2)        0.453   douta_0<182>
    SLICE_X41Y74.C       Tilo                  0.034   temp_178_C_178
                                                       count_256_douta_0[182]_AND_155_o1
    SLICE_X40Y75.CLK     net (fanout=2)        0.141   count_256_douta_0[182]_AND_155_o
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (0.488ns logic, 0.594ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_182_LDC (SLICE_X40Y75.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.411ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_182_LDC (LATCH)
  Data Path Delay:      2.411ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_182_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y74.C2      net (fanout=265)      2.138   count_256
    SLICE_X41Y74.C       Tilo                  0.034   temp_178_C_178
                                                       count_256_douta_0[182]_AND_155_o1
    SLICE_X40Y75.CLK     net (fanout=2)        0.141   count_256_douta_0[182]_AND_155_o
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (0.132ns logic, 2.279ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_181_LDC = MAXDELAY TO TIMEGRP "TO_temp_181_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.898ns.
--------------------------------------------------------------------------------

Paths for end point temp_181_LDC (SLICE_X36Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_181_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[181]_AND_157_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_181_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y67.C2      net (fanout=265)      3.748   count_256
    SLICE_X39Y67.CMUX    Tilo                  0.191   temp_243_P_243
                                                       count_256_douta_0[181]_AND_158_o1
    SLICE_X36Y67.SR      net (fanout=2)        0.368   count_256_douta_0[181]_AND_158_o
    SLICE_X36Y67.CLK     Trck                  0.254   temp_181_LDC
                                                       temp_181_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (0.782ns logic, 4.116ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_181_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[181]_AND_157_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_181_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO1  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y67.C1      net (fanout=2)        0.786   douta_0<181>
    SLICE_X39Y67.CMUX    Tilo                  0.191   temp_243_P_243
                                                       count_256_douta_0[181]_AND_158_o1
    SLICE_X36Y67.SR      net (fanout=2)        0.368   count_256_douta_0[181]_AND_158_o
    SLICE_X36Y67.CLK     Trck                  0.254   temp_181_LDC
                                                       temp_181_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (2.518ns logic, 1.154ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_181_LDC (SLICE_X36Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.491ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_181_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.509ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_181_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y67.C2      net (fanout=265)      3.748   count_256
    SLICE_X39Y67.C       Tilo                  0.068   temp_243_P_243
                                                       count_256_douta_0[181]_AND_157_o1
    SLICE_X36Y67.CLK     net (fanout=2)        0.356   count_256_douta_0[181]_AND_157_o
    -------------------------------------------------  ---------------------------
    Total                                      4.509ns (0.405ns logic, 4.104ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.717ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_181_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_181_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO1  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y67.C1      net (fanout=2)        0.786   douta_0<181>
    SLICE_X39Y67.C       Tilo                  0.068   temp_243_P_243
                                                       count_256_douta_0[181]_AND_157_o1
    SLICE_X36Y67.CLK     net (fanout=2)        0.356   count_256_douta_0[181]_AND_157_o
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (2.141ns logic, 1.142ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_181_LDC = MAXDELAY TO TIMEGRP "TO_temp_181_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_181_LDC (SLICE_X36Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_181_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.092ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[181]_AND_157_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_181_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO1  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y67.C1      net (fanout=2)        0.371   douta_0<181>
    SLICE_X39Y67.CMUX    Tilo                  0.073   temp_243_P_243
                                                       count_256_douta_0[181]_AND_158_o1
    SLICE_X36Y67.SR      net (fanout=2)        0.140   count_256_douta_0[181]_AND_158_o
    SLICE_X36Y67.CLK     Tremck      (-Th)    -0.054   temp_181_LDC
                                                       temp_181_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.581ns logic, 0.511ns route)
                                                       (53.2% logic, 46.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_181_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.218ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[181]_AND_157_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_181_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y67.C2      net (fanout=265)      1.853   count_256
    SLICE_X39Y67.CMUX    Tilo                  0.073   temp_243_P_243
                                                       count_256_douta_0[181]_AND_158_o1
    SLICE_X36Y67.SR      net (fanout=2)        0.140   count_256_douta_0[181]_AND_158_o
    SLICE_X36Y67.CLK     Tremck      (-Th)    -0.054   temp_181_LDC
                                                       temp_181_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.218ns (0.225ns logic, 1.993ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_181_LDC (SLICE_X36Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.004ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_181_LDC (LATCH)
  Data Path Delay:      1.004ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_181_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO1  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y67.C1      net (fanout=2)        0.371   douta_0<181>
    SLICE_X39Y67.C       Tilo                  0.034   temp_243_P_243
                                                       count_256_douta_0[181]_AND_157_o1
    SLICE_X36Y67.CLK     net (fanout=2)        0.145   count_256_douta_0[181]_AND_157_o
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.488ns logic, 0.516ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_181_LDC (SLICE_X36Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.130ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_181_LDC (LATCH)
  Data Path Delay:      2.130ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_181_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y67.C2      net (fanout=265)      1.853   count_256
    SLICE_X39Y67.C       Tilo                  0.034   temp_243_P_243
                                                       count_256_douta_0[181]_AND_157_o1
    SLICE_X36Y67.CLK     net (fanout=2)        0.145   count_256_douta_0[181]_AND_157_o
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (0.132ns logic, 1.998ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_180_LDC = MAXDELAY TO TIMEGRP "TO_temp_180_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.026ns.
--------------------------------------------------------------------------------

Paths for end point temp_180_LDC (SLICE_X26Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_180_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.026ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[180]_AND_159_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_180_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y70.A4      net (fanout=265)      3.731   count_256
    SLICE_X39Y70.AMUX    Tilo                  0.186   temp_171_C_171
                                                       count_256_douta_0[180]_AND_160_o1
    SLICE_X26Y70.SR      net (fanout=2)        0.518   count_256_douta_0[180]_AND_160_o
    SLICE_X26Y70.CLK     Trck                  0.254   temp_180_LDC
                                                       temp_180_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (0.777ns logic, 4.249ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_180_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[180]_AND_159_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_180_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO0  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y70.A5      net (fanout=2)        0.646   douta_0<180>
    SLICE_X39Y70.AMUX    Tilo                  0.193   temp_171_C_171
                                                       count_256_douta_0[180]_AND_160_o1
    SLICE_X26Y70.SR      net (fanout=2)        0.518   count_256_douta_0[180]_AND_160_o
    SLICE_X26Y70.CLK     Trck                  0.254   temp_180_LDC
                                                       temp_180_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (2.520ns logic, 1.164ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_180_LDC (SLICE_X26Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.216ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_180_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.784ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_180_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y70.A4      net (fanout=265)      3.731   count_256
    SLICE_X39Y70.A       Tilo                  0.068   temp_171_C_171
                                                       count_256_douta_0[180]_AND_159_o1
    SLICE_X26Y70.CLK     net (fanout=2)        0.648   count_256_douta_0[180]_AND_159_o
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (0.405ns logic, 4.379ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.565ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_180_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_180_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO0  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y70.A5      net (fanout=2)        0.646   douta_0<180>
    SLICE_X39Y70.A       Tilo                  0.068   temp_171_C_171
                                                       count_256_douta_0[180]_AND_159_o1
    SLICE_X26Y70.CLK     net (fanout=2)        0.648   count_256_douta_0[180]_AND_159_o
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (2.141ns logic, 1.294ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_180_LDC = MAXDELAY TO TIMEGRP "TO_temp_180_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_180_LDC (SLICE_X26Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_180_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.119ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[180]_AND_159_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_180_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO0  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y70.A5      net (fanout=2)        0.328   douta_0<180>
    SLICE_X39Y70.AMUX    Tilo                  0.078   temp_171_C_171
                                                       count_256_douta_0[180]_AND_160_o1
    SLICE_X26Y70.SR      net (fanout=2)        0.205   count_256_douta_0[180]_AND_160_o
    SLICE_X26Y70.CLK     Tremck      (-Th)    -0.054   temp_180_LDC
                                                       temp_180_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.586ns logic, 0.533ns route)
                                                       (52.4% logic, 47.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_180_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.303ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[180]_AND_159_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_180_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y70.A4      net (fanout=265)      1.868   count_256
    SLICE_X39Y70.AMUX    Tilo                  0.078   temp_171_C_171
                                                       count_256_douta_0[180]_AND_160_o1
    SLICE_X26Y70.SR      net (fanout=2)        0.205   count_256_douta_0[180]_AND_160_o
    SLICE_X26Y70.CLK     Tremck      (-Th)    -0.054   temp_180_LDC
                                                       temp_180_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (0.230ns logic, 2.073ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_180_LDC (SLICE_X26Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.081ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_180_LDC (LATCH)
  Data Path Delay:      1.081ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_180_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO0  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y70.A5      net (fanout=2)        0.328   douta_0<180>
    SLICE_X39Y70.A       Tilo                  0.034   temp_171_C_171
                                                       count_256_douta_0[180]_AND_159_o1
    SLICE_X26Y70.CLK     net (fanout=2)        0.265   count_256_douta_0[180]_AND_159_o
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (0.488ns logic, 0.593ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_180_LDC (SLICE_X26Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.265ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_180_LDC (LATCH)
  Data Path Delay:      2.265ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_180_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y70.A4      net (fanout=265)      1.868   count_256
    SLICE_X39Y70.A       Tilo                  0.034   temp_171_C_171
                                                       count_256_douta_0[180]_AND_159_o1
    SLICE_X26Y70.CLK     net (fanout=2)        0.265   count_256_douta_0[180]_AND_159_o
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (0.132ns logic, 2.133ns route)
                                                       (5.8% logic, 94.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_179_LDC = MAXDELAY TO TIMEGRP "TO_temp_179_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.467ns.
--------------------------------------------------------------------------------

Paths for end point temp_179_LDC (SLICE_X46Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_179_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[179]_AND_161_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_179_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y68.B2      net (fanout=265)      4.314   count_256
    SLICE_X46Y68.BMUX    Tilo                  0.205   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[179]_AND_162_o1
    SLICE_X46Y67.SR      net (fanout=2)        0.357   count_256_douta_0[179]_AND_162_o
    SLICE_X46Y67.CLK     Trck                  0.254   temp_179_LDC
                                                       temp_179_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.467ns (0.796ns logic, 4.671ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_179_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[179]_AND_161_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_179_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP3Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y68.B1      net (fanout=2)        1.147   douta_0<179>
    SLICE_X46Y68.BMUX    Tilo                  0.205   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[179]_AND_162_o1
    SLICE_X46Y67.SR      net (fanout=2)        0.357   count_256_douta_0[179]_AND_162_o
    SLICE_X46Y67.CLK     Trck                  0.254   temp_179_LDC
                                                       temp_179_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (2.532ns logic, 1.504ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_179_LDC (SLICE_X46Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.928ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_179_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.072ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_179_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y68.B2      net (fanout=265)      4.314   count_256
    SLICE_X46Y68.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[179]_AND_161_o1
    SLICE_X46Y67.CLK     net (fanout=2)        0.353   count_256_douta_0[179]_AND_161_o
    -------------------------------------------------  ---------------------------
    Total                                      5.072ns (0.405ns logic, 4.667ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.359ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_179_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.641ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_179_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP3Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y68.B1      net (fanout=2)        1.147   douta_0<179>
    SLICE_X46Y68.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[179]_AND_161_o1
    SLICE_X46Y67.CLK     net (fanout=2)        0.353   count_256_douta_0[179]_AND_161_o
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (2.141ns logic, 1.500ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_179_LDC = MAXDELAY TO TIMEGRP "TO_temp_179_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_179_LDC (SLICE_X46Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_179_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.281ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[179]_AND_161_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_179_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP3Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y68.B1      net (fanout=2)        0.557   douta_0<179>
    SLICE_X46Y68.BMUX    Tilo                  0.079   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[179]_AND_162_o1
    SLICE_X46Y67.SR      net (fanout=2)        0.137   count_256_douta_0[179]_AND_162_o
    SLICE_X46Y67.CLK     Tremck      (-Th)    -0.054   temp_179_LDC
                                                       temp_179_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.587ns logic, 0.694ns route)
                                                       (45.8% logic, 54.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_179_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.492ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[179]_AND_161_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_179_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y68.B2      net (fanout=265)      2.124   count_256
    SLICE_X46Y68.BMUX    Tilo                  0.079   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[179]_AND_162_o1
    SLICE_X46Y67.SR      net (fanout=2)        0.137   count_256_douta_0[179]_AND_162_o
    SLICE_X46Y67.CLK     Tremck      (-Th)    -0.054   temp_179_LDC
                                                       temp_179_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.492ns (0.231ns logic, 2.261ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_179_LDC (SLICE_X46Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.189ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_179_LDC (LATCH)
  Data Path Delay:      1.189ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_179_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP3Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y68.B1      net (fanout=2)        0.557   douta_0<179>
    SLICE_X46Y68.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[179]_AND_161_o1
    SLICE_X46Y67.CLK     net (fanout=2)        0.144   count_256_douta_0[179]_AND_161_o
    -------------------------------------------------  ---------------------------
    Total                                      1.189ns (0.488ns logic, 0.701ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_179_LDC (SLICE_X46Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.400ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_179_LDC (LATCH)
  Data Path Delay:      2.400ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_179_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y68.B2      net (fanout=265)      2.124   count_256
    SLICE_X46Y68.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[179]_AND_161_o1
    SLICE_X46Y67.CLK     net (fanout=2)        0.144   count_256_douta_0[179]_AND_161_o
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (0.132ns logic, 2.268ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_176_LDC = MAXDELAY TO TIMEGRP "TO_temp_176_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.511ns.
--------------------------------------------------------------------------------

Paths for end point temp_176_LDC (SLICE_X40Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_176_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[176]_AND_167_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_176_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y69.D1      net (fanout=265)      4.230   count_256
    SLICE_X45Y69.DMUX    Tilo                  0.192   temp_175_C_175
                                                       count_256_douta_0[176]_AND_168_o1
    SLICE_X40Y69.SR      net (fanout=2)        0.498   count_256_douta_0[176]_AND_168_o
    SLICE_X40Y69.CLK     Trck                  0.254   temp_176_LDC
                                                       temp_176_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.511ns (0.783ns logic, 4.728ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_176_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.947ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[176]_AND_167_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_176_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO29 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y69.D3      net (fanout=2)        0.941   douta_0<176>
    SLICE_X45Y69.DMUX    Tilo                  0.181   temp_175_C_175
                                                       count_256_douta_0[176]_AND_168_o1
    SLICE_X40Y69.SR      net (fanout=2)        0.498   count_256_douta_0[176]_AND_168_o
    SLICE_X40Y69.CLK     Trck                  0.254   temp_176_LDC
                                                       temp_176_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (2.508ns logic, 1.439ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_176_LDC (SLICE_X40Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.886ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_176_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.114ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_176_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y69.D1      net (fanout=265)      4.230   count_256
    SLICE_X45Y69.D       Tilo                  0.068   temp_175_C_175
                                                       count_256_douta_0[176]_AND_167_o1
    SLICE_X40Y69.CLK     net (fanout=2)        0.479   count_256_douta_0[176]_AND_167_o
    -------------------------------------------------  ---------------------------
    Total                                      5.114ns (0.405ns logic, 4.709ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.439ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_176_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.561ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_176_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO29 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y69.D3      net (fanout=2)        0.941   douta_0<176>
    SLICE_X45Y69.D       Tilo                  0.068   temp_175_C_175
                                                       count_256_douta_0[176]_AND_167_o1
    SLICE_X40Y69.CLK     net (fanout=2)        0.479   count_256_douta_0[176]_AND_167_o
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (2.141ns logic, 1.420ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_176_LDC = MAXDELAY TO TIMEGRP "TO_temp_176_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_176_LDC (SLICE_X40Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_176_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.239ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[176]_AND_167_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_176_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO29 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y69.D3      net (fanout=2)        0.458   douta_0<176>
    SLICE_X45Y69.DMUX    Tilo                  0.078   temp_175_C_175
                                                       count_256_douta_0[176]_AND_168_o1
    SLICE_X40Y69.SR      net (fanout=2)        0.195   count_256_douta_0[176]_AND_168_o
    SLICE_X40Y69.CLK     Tremck      (-Th)    -0.054   temp_176_LDC
                                                       temp_176_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.239ns (0.586ns logic, 0.653ns route)
                                                       (47.3% logic, 52.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_176_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.509ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[176]_AND_167_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_176_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y69.D1      net (fanout=265)      2.088   count_256
    SLICE_X45Y69.DMUX    Tilo                  0.074   temp_175_C_175
                                                       count_256_douta_0[176]_AND_168_o1
    SLICE_X40Y69.SR      net (fanout=2)        0.195   count_256_douta_0[176]_AND_168_o
    SLICE_X40Y69.CLK     Tremck      (-Th)    -0.054   temp_176_LDC
                                                       temp_176_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.509ns (0.226ns logic, 2.283ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_176_LDC (SLICE_X40Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.143ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_176_LDC (LATCH)
  Data Path Delay:      1.143ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_176_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO29 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y69.D3      net (fanout=2)        0.458   douta_0<176>
    SLICE_X45Y69.D       Tilo                  0.034   temp_175_C_175
                                                       count_256_douta_0[176]_AND_167_o1
    SLICE_X40Y69.CLK     net (fanout=2)        0.197   count_256_douta_0[176]_AND_167_o
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (0.488ns logic, 0.655ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_176_LDC (SLICE_X40Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.417ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_176_LDC (LATCH)
  Data Path Delay:      2.417ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_176_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y69.D1      net (fanout=265)      2.088   count_256
    SLICE_X45Y69.D       Tilo                  0.034   temp_175_C_175
                                                       count_256_douta_0[176]_AND_167_o1
    SLICE_X40Y69.CLK     net (fanout=2)        0.197   count_256_douta_0[176]_AND_167_o
    -------------------------------------------------  ---------------------------
    Total                                      2.417ns (0.132ns logic, 2.285ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_178_LDC = MAXDELAY TO TIMEGRP "TO_temp_178_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.906ns.
--------------------------------------------------------------------------------

Paths for end point temp_178_LDC (SLICE_X41Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_178_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[178]_AND_163_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_178_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y68.D4      net (fanout=265)      3.846   count_256
    SLICE_X41Y68.DMUX    Tilo                  0.186   temp_178_LDC
                                                       count_256_douta_0[178]_AND_164_o1
    SLICE_X41Y68.SR      net (fanout=2)        0.240   count_256_douta_0[178]_AND_164_o
    SLICE_X41Y68.CLK     Trck                  0.297   temp_178_LDC
                                                       temp_178_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.906ns (0.820ns logic, 4.086ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_178_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[178]_AND_163_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_178_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO31 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y68.D2      net (fanout=2)        0.955   douta_0<178>
    SLICE_X41Y68.DMUX    Tilo                  0.191   temp_178_LDC
                                                       count_256_douta_0[178]_AND_164_o1
    SLICE_X41Y68.SR      net (fanout=2)        0.240   count_256_douta_0[178]_AND_164_o
    SLICE_X41Y68.CLK     Trck                  0.297   temp_178_LDC
                                                       temp_178_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.756ns (2.561ns logic, 1.195ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_178_LDC (SLICE_X41Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.385ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_178_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.615ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_178_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y68.D4      net (fanout=265)      3.846   count_256
    SLICE_X41Y68.D       Tilo                  0.068   temp_178_LDC
                                                       count_256_douta_0[178]_AND_163_o1
    SLICE_X41Y68.CLK     net (fanout=2)        0.364   count_256_douta_0[178]_AND_163_o
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (0.405ns logic, 4.210ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.540ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_178_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.460ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_178_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO31 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y68.D2      net (fanout=2)        0.955   douta_0<178>
    SLICE_X41Y68.D       Tilo                  0.068   temp_178_LDC
                                                       count_256_douta_0[178]_AND_163_o1
    SLICE_X41Y68.CLK     net (fanout=2)        0.364   count_256_douta_0[178]_AND_163_o
    -------------------------------------------------  ---------------------------
    Total                                      3.460ns (2.141ns logic, 1.319ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_178_LDC = MAXDELAY TO TIMEGRP "TO_temp_178_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_178_LDC (SLICE_X41Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_178_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.149ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[178]_AND_163_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_178_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO31 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y68.D2      net (fanout=2)        0.455   douta_0<178>
    SLICE_X41Y68.DMUX    Tilo                  0.074   temp_178_LDC
                                                       count_256_douta_0[178]_AND_164_o1
    SLICE_X41Y68.SR      net (fanout=2)        0.091   count_256_douta_0[178]_AND_164_o
    SLICE_X41Y68.CLK     Tremck      (-Th)    -0.075   temp_178_LDC
                                                       temp_178_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.603ns logic, 0.546ns route)
                                                       (52.5% logic, 47.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_178_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.262ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[178]_AND_163_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_178_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y68.D4      net (fanout=265)      1.920   count_256
    SLICE_X41Y68.DMUX    Tilo                  0.078   temp_178_LDC
                                                       count_256_douta_0[178]_AND_164_o1
    SLICE_X41Y68.SR      net (fanout=2)        0.091   count_256_douta_0[178]_AND_164_o
    SLICE_X41Y68.CLK     Tremck      (-Th)    -0.075   temp_178_LDC
                                                       temp_178_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.262ns (0.251ns logic, 2.011ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_178_LDC (SLICE_X41Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.090ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_178_LDC (LATCH)
  Data Path Delay:      1.090ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_178_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO31 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y68.D2      net (fanout=2)        0.455   douta_0<178>
    SLICE_X41Y68.D       Tilo                  0.034   temp_178_LDC
                                                       count_256_douta_0[178]_AND_163_o1
    SLICE_X41Y68.CLK     net (fanout=2)        0.147   count_256_douta_0[178]_AND_163_o
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.488ns logic, 0.602ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_178_LDC (SLICE_X41Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.199ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_178_LDC (LATCH)
  Data Path Delay:      2.199ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_178_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y68.D4      net (fanout=265)      1.920   count_256
    SLICE_X41Y68.D       Tilo                  0.034   temp_178_LDC
                                                       count_256_douta_0[178]_AND_163_o1
    SLICE_X41Y68.CLK     net (fanout=2)        0.147   count_256_douta_0[178]_AND_163_o
    -------------------------------------------------  ---------------------------
    Total                                      2.199ns (0.132ns logic, 2.067ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_177_LDC = MAXDELAY TO TIMEGRP "TO_temp_177_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.078ns.
--------------------------------------------------------------------------------

Paths for end point temp_177_LDC (SLICE_X31Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    33.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_177_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      6.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[177]_AND_165_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_177_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y68.A4      net (fanout=265)      4.191   count_256
    SLICE_X53Y68.AMUX    Tilo                  0.186   temp_172_C_172
                                                       count_256_douta_0[177]_AND_166_o1
    SLICE_X31Y69.SR      net (fanout=2)        1.067   count_256_douta_0[177]_AND_166_o
    SLICE_X31Y69.CLK     Trck                  0.297   temp_177_LDC
                                                       temp_177_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.078ns (0.820ns logic, 5.258ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_177_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[177]_AND_165_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_177_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO30 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y68.A5      net (fanout=2)        0.913   douta_0<177>
    SLICE_X53Y68.AMUX    Tilo                  0.193   temp_172_C_172
                                                       count_256_douta_0[177]_AND_166_o1
    SLICE_X31Y69.SR      net (fanout=2)        1.067   count_256_douta_0[177]_AND_166_o
    SLICE_X31Y69.CLK     Trck                  0.297   temp_177_LDC
                                                       temp_177_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (2.563ns logic, 1.980ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_177_LDC (SLICE_X31Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.350ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_177_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.650ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_177_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y68.A4      net (fanout=265)      4.191   count_256
    SLICE_X53Y68.A       Tilo                  0.068   temp_172_C_172
                                                       count_256_douta_0[177]_AND_165_o1
    SLICE_X31Y69.CLK     net (fanout=2)        1.054   count_256_douta_0[177]_AND_165_o
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (0.405ns logic, 5.245ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.892ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_177_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.108ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_177_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO30 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y68.A5      net (fanout=2)        0.913   douta_0<177>
    SLICE_X53Y68.A       Tilo                  0.068   temp_172_C_172
                                                       count_256_douta_0[177]_AND_165_o1
    SLICE_X31Y69.CLK     net (fanout=2)        1.054   count_256_douta_0[177]_AND_165_o
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (2.141ns logic, 1.967ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_177_LDC = MAXDELAY TO TIMEGRP "TO_temp_177_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_177_LDC (SLICE_X31Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_177_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.566ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[177]_AND_165_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_177_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO30 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y68.A5      net (fanout=2)        0.485   douta_0<177>
    SLICE_X53Y68.AMUX    Tilo                  0.078   temp_172_C_172
                                                       count_256_douta_0[177]_AND_166_o1
    SLICE_X31Y69.SR      net (fanout=2)        0.474   count_256_douta_0[177]_AND_166_o
    SLICE_X31Y69.CLK     Tremck      (-Th)    -0.075   temp_177_LDC
                                                       temp_177_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.566ns (0.607ns logic, 0.959ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_177_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.818ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[177]_AND_165_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_177_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y68.A4      net (fanout=265)      2.093   count_256
    SLICE_X53Y68.AMUX    Tilo                  0.078   temp_172_C_172
                                                       count_256_douta_0[177]_AND_166_o1
    SLICE_X31Y69.SR      net (fanout=2)        0.474   count_256_douta_0[177]_AND_166_o
    SLICE_X31Y69.CLK     Tremck      (-Th)    -0.075   temp_177_LDC
                                                       temp_177_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.818ns (0.251ns logic, 2.567ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_177_LDC (SLICE_X31Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.446ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_177_LDC (LATCH)
  Data Path Delay:      1.446ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_177_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO30 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y68.A5      net (fanout=2)        0.485   douta_0<177>
    SLICE_X53Y68.A       Tilo                  0.034   temp_172_C_172
                                                       count_256_douta_0[177]_AND_165_o1
    SLICE_X31Y69.CLK     net (fanout=2)        0.473   count_256_douta_0[177]_AND_165_o
    -------------------------------------------------  ---------------------------
    Total                                      1.446ns (0.488ns logic, 0.958ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_177_LDC (SLICE_X31Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.698ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_177_LDC (LATCH)
  Data Path Delay:      2.698ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_177_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y68.A4      net (fanout=265)      2.093   count_256
    SLICE_X53Y68.A       Tilo                  0.034   temp_172_C_172
                                                       count_256_douta_0[177]_AND_165_o1
    SLICE_X31Y69.CLK     net (fanout=2)        0.473   count_256_douta_0[177]_AND_165_o
    -------------------------------------------------  ---------------------------
    Total                                      2.698ns (0.132ns logic, 2.566ns route)
                                                       (4.9% logic, 95.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_175_LDC = MAXDELAY TO TIMEGRP "TO_temp_175_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.586ns.
--------------------------------------------------------------------------------

Paths for end point temp_175_LDC (SLICE_X43Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_175_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[175]_AND_169_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_175_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y69.B2      net (fanout=265)      4.256   count_256
    SLICE_X47Y69.BMUX    Tilo                  0.197   temp_232_LDC
                                                       count_256_douta_0[175]_AND_170_o1
    SLICE_X43Y69.SR      net (fanout=2)        0.499   count_256_douta_0[175]_AND_170_o
    SLICE_X43Y69.CLK     Trck                  0.297   temp_175_LDC
                                                       temp_175_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (0.831ns logic, 4.755ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_175_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.053ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[175]_AND_169_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_175_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO28 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y69.B5      net (fanout=2)        0.988   douta_0<175>
    SLICE_X47Y69.BMUX    Tilo                  0.196   temp_232_LDC
                                                       count_256_douta_0[175]_AND_170_o1
    SLICE_X43Y69.SR      net (fanout=2)        0.499   count_256_douta_0[175]_AND_170_o
    SLICE_X43Y69.CLK     Trck                  0.297   temp_175_LDC
                                                       temp_175_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (2.566ns logic, 1.487ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_175_LDC (SLICE_X43Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.843ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_175_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.157ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_175_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y69.B2      net (fanout=265)      4.256   count_256
    SLICE_X47Y69.B       Tilo                  0.068   temp_232_LDC
                                                       count_256_douta_0[175]_AND_169_o1
    SLICE_X43Y69.CLK     net (fanout=2)        0.496   count_256_douta_0[175]_AND_169_o
    -------------------------------------------------  ---------------------------
    Total                                      5.157ns (0.405ns logic, 4.752ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.375ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_175_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_175_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO28 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y69.B5      net (fanout=2)        0.988   douta_0<175>
    SLICE_X47Y69.B       Tilo                  0.068   temp_232_LDC
                                                       count_256_douta_0[175]_AND_169_o1
    SLICE_X43Y69.CLK     net (fanout=2)        0.496   count_256_douta_0[175]_AND_169_o
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (2.141ns logic, 1.484ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_175_LDC = MAXDELAY TO TIMEGRP "TO_temp_175_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_175_LDC (SLICE_X43Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_175_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.301ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[175]_AND_169_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_175_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO28 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y69.B5      net (fanout=2)        0.498   douta_0<175>
    SLICE_X47Y69.BMUX    Tilo                  0.079   temp_232_LDC
                                                       count_256_douta_0[175]_AND_170_o1
    SLICE_X43Y69.SR      net (fanout=2)        0.195   count_256_douta_0[175]_AND_170_o
    SLICE_X43Y69.CLK     Tremck      (-Th)    -0.075   temp_175_LDC
                                                       temp_175_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.301ns (0.608ns logic, 0.693ns route)
                                                       (46.7% logic, 53.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_175_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[175]_AND_169_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_175_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y69.B2      net (fanout=265)      2.096   count_256
    SLICE_X47Y69.BMUX    Tilo                  0.075   temp_232_LDC
                                                       count_256_douta_0[175]_AND_170_o1
    SLICE_X43Y69.SR      net (fanout=2)        0.195   count_256_douta_0[175]_AND_170_o
    SLICE_X43Y69.CLK     Tremck      (-Th)    -0.075   temp_175_LDC
                                                       temp_175_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (0.248ns logic, 2.291ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_175_LDC (SLICE_X43Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.188ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_175_LDC (LATCH)
  Data Path Delay:      1.188ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_175_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO28 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y69.B5      net (fanout=2)        0.498   douta_0<175>
    SLICE_X47Y69.B       Tilo                  0.034   temp_232_LDC
                                                       count_256_douta_0[175]_AND_169_o1
    SLICE_X43Y69.CLK     net (fanout=2)        0.202   count_256_douta_0[175]_AND_169_o
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.488ns logic, 0.700ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_175_LDC (SLICE_X43Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.430ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_175_LDC (LATCH)
  Data Path Delay:      2.430ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_175_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y69.B2      net (fanout=265)      2.096   count_256
    SLICE_X47Y69.B       Tilo                  0.034   temp_232_LDC
                                                       count_256_douta_0[175]_AND_169_o1
    SLICE_X43Y69.CLK     net (fanout=2)        0.202   count_256_douta_0[175]_AND_169_o
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (0.132ns logic, 2.298ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_174_LDC = MAXDELAY TO TIMEGRP "TO_temp_174_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.335ns.
--------------------------------------------------------------------------------

Paths for end point temp_174_LDC (SLICE_X46Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_174_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.335ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[174]_AND_171_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_174_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y67.B2      net (fanout=265)      4.192   count_256
    SLICE_X47Y67.BMUX    Tilo                  0.197   temp_170_C_170
                                                       count_256_douta_0[174]_AND_172_o1
    SLICE_X46Y66.SR      net (fanout=2)        0.355   count_256_douta_0[174]_AND_172_o
    SLICE_X46Y66.CLK     Trck                  0.254   temp_174_LDC
                                                       temp_174_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.335ns (0.788ns logic, 4.547ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_174_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[174]_AND_171_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_174_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO27 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y67.B4      net (fanout=2)        0.948   douta_0<174>
    SLICE_X47Y67.BMUX    Tilo                  0.191   temp_170_C_170
                                                       count_256_douta_0[174]_AND_172_o1
    SLICE_X46Y66.SR      net (fanout=2)        0.355   count_256_douta_0[174]_AND_172_o
    SLICE_X46Y66.CLK     Trck                  0.254   temp_174_LDC
                                                       temp_174_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (2.518ns logic, 1.303ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_174_LDC (SLICE_X46Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.054ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_174_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.946ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_174_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y67.B2      net (fanout=265)      4.192   count_256
    SLICE_X47Y67.B       Tilo                  0.068   temp_170_C_170
                                                       count_256_douta_0[174]_AND_171_o1
    SLICE_X46Y66.CLK     net (fanout=2)        0.349   count_256_douta_0[174]_AND_171_o
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (0.405ns logic, 4.541ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.562ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_174_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.438ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_174_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO27 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y67.B4      net (fanout=2)        0.948   douta_0<174>
    SLICE_X47Y67.B       Tilo                  0.068   temp_170_C_170
                                                       count_256_douta_0[174]_AND_171_o1
    SLICE_X46Y66.CLK     net (fanout=2)        0.349   count_256_douta_0[174]_AND_171_o
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (2.141ns logic, 1.297ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_174_LDC = MAXDELAY TO TIMEGRP "TO_temp_174_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_174_LDC (SLICE_X46Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_174_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.205ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[174]_AND_171_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_174_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO27 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y67.B4      net (fanout=2)        0.483   douta_0<174>
    SLICE_X47Y67.BMUX    Tilo                  0.079   temp_170_C_170
                                                       count_256_douta_0[174]_AND_172_o1
    SLICE_X46Y66.SR      net (fanout=2)        0.135   count_256_douta_0[174]_AND_172_o
    SLICE_X46Y66.CLK     Tremck      (-Th)    -0.054   temp_174_LDC
                                                       temp_174_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.587ns logic, 0.618ns route)
                                                       (48.7% logic, 51.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_174_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.436ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[174]_AND_171_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_174_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y67.B2      net (fanout=265)      2.074   count_256
    SLICE_X47Y67.BMUX    Tilo                  0.075   temp_170_C_170
                                                       count_256_douta_0[174]_AND_172_o1
    SLICE_X46Y66.SR      net (fanout=2)        0.135   count_256_douta_0[174]_AND_172_o
    SLICE_X46Y66.CLK     Tremck      (-Th)    -0.054   temp_174_LDC
                                                       temp_174_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (0.227ns logic, 2.209ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_174_LDC (SLICE_X46Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.111ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_174_LDC (LATCH)
  Data Path Delay:      1.111ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_174_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO27 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y67.B4      net (fanout=2)        0.483   douta_0<174>
    SLICE_X47Y67.B       Tilo                  0.034   temp_170_C_170
                                                       count_256_douta_0[174]_AND_171_o1
    SLICE_X46Y66.CLK     net (fanout=2)        0.140   count_256_douta_0[174]_AND_171_o
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.488ns logic, 0.623ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_174_LDC (SLICE_X46Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.346ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_174_LDC (LATCH)
  Data Path Delay:      2.346ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_174_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y67.B2      net (fanout=265)      2.074   count_256
    SLICE_X47Y67.B       Tilo                  0.034   temp_170_C_170
                                                       count_256_douta_0[174]_AND_171_o1
    SLICE_X46Y66.CLK     net (fanout=2)        0.140   count_256_douta_0[174]_AND_171_o
    -------------------------------------------------  ---------------------------
    Total                                      2.346ns (0.132ns logic, 2.214ns route)
                                                       (5.6% logic, 94.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_173_LDC = MAXDELAY TO TIMEGRP "TO_temp_173_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.090ns.
--------------------------------------------------------------------------------

Paths for end point temp_173_LDC (SLICE_X37Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_173_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.090ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[173]_AND_173_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_173_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y67.A4      net (fanout=265)      3.743   count_256
    SLICE_X41Y67.AMUX    Tilo                  0.186   temp_244_C_244
                                                       count_256_douta_0[173]_AND_174_o1
    SLICE_X37Y67.SR      net (fanout=2)        0.527   count_256_douta_0[173]_AND_174_o
    SLICE_X37Y67.CLK     Trck                  0.297   temp_173_LDC
                                                       temp_173_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (0.820ns logic, 4.270ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_173_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[173]_AND_173_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_173_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO26 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y67.A5      net (fanout=2)        0.526   douta_0<173>
    SLICE_X41Y67.AMUX    Tilo                  0.193   temp_244_C_244
                                                       count_256_douta_0[173]_AND_174_o1
    SLICE_X37Y67.SR      net (fanout=2)        0.527   count_256_douta_0[173]_AND_174_o
    SLICE_X37Y67.CLK     Trck                  0.297   temp_173_LDC
                                                       temp_173_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (2.563ns logic, 1.053ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_173_LDC (SLICE_X37Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.457ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_173_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.543ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_173_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y67.A4      net (fanout=265)      3.743   count_256
    SLICE_X41Y67.A       Tilo                  0.068   temp_244_C_244
                                                       count_256_douta_0[173]_AND_173_o1
    SLICE_X37Y67.CLK     net (fanout=2)        0.395   count_256_douta_0[173]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (0.405ns logic, 4.138ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.938ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_173_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_173_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO26 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y67.A5      net (fanout=2)        0.526   douta_0<173>
    SLICE_X41Y67.A       Tilo                  0.068   temp_244_C_244
                                                       count_256_douta_0[173]_AND_173_o1
    SLICE_X37Y67.CLK     net (fanout=2)        0.395   count_256_douta_0[173]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (2.141ns logic, 0.921ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_173_LDC = MAXDELAY TO TIMEGRP "TO_temp_173_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_173_LDC (SLICE_X37Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_173_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.133ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[173]_AND_173_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_173_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO26 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y67.A5      net (fanout=2)        0.302   douta_0<173>
    SLICE_X41Y67.AMUX    Tilo                  0.078   temp_244_C_244
                                                       count_256_douta_0[173]_AND_174_o1
    SLICE_X37Y67.SR      net (fanout=2)        0.224   count_256_douta_0[173]_AND_174_o
    SLICE_X37Y67.CLK     Tremck      (-Th)    -0.075   temp_173_LDC
                                                       temp_173_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (0.607ns logic, 0.526ns route)
                                                       (53.6% logic, 46.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_173_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.356ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[173]_AND_173_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_173_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y67.A4      net (fanout=265)      1.881   count_256
    SLICE_X41Y67.AMUX    Tilo                  0.078   temp_244_C_244
                                                       count_256_douta_0[173]_AND_174_o1
    SLICE_X37Y67.SR      net (fanout=2)        0.224   count_256_douta_0[173]_AND_174_o
    SLICE_X37Y67.CLK     Tremck      (-Th)    -0.075   temp_173_LDC
                                                       temp_173_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.356ns (0.251ns logic, 2.105ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_173_LDC (SLICE_X37Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.971ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_173_LDC (LATCH)
  Data Path Delay:      0.971ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_173_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO26 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y67.A5      net (fanout=2)        0.302   douta_0<173>
    SLICE_X41Y67.A       Tilo                  0.034   temp_244_C_244
                                                       count_256_douta_0[173]_AND_173_o1
    SLICE_X37Y67.CLK     net (fanout=2)        0.181   count_256_douta_0[173]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.488ns logic, 0.483ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_173_LDC (SLICE_X37Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.194ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_173_LDC (LATCH)
  Data Path Delay:      2.194ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_173_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y67.A4      net (fanout=265)      1.881   count_256
    SLICE_X41Y67.A       Tilo                  0.034   temp_244_C_244
                                                       count_256_douta_0[173]_AND_173_o1
    SLICE_X37Y67.CLK     net (fanout=2)        0.181   count_256_douta_0[173]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      2.194ns (0.132ns logic, 2.062ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_172_LDC = MAXDELAY TO TIMEGRP "TO_temp_172_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.106ns.
--------------------------------------------------------------------------------

Paths for end point temp_172_LDC (SLICE_X42Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_172_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[172]_AND_175_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_172_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y67.D4      net (fanout=265)      3.970   count_256
    SLICE_X45Y67.DMUX    Tilo                  0.186   temp_160_P_160
                                                       count_256_douta_0[172]_AND_176_o1
    SLICE_X42Y67.SR      net (fanout=2)        0.359   count_256_douta_0[172]_AND_176_o
    SLICE_X42Y67.CLK     Trck                  0.254   temp_172_LDC
                                                       temp_172_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.106ns (0.777ns logic, 4.329ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_172_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[172]_AND_175_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_172_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO25 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y67.D5      net (fanout=2)        0.739   douta_0<172>
    SLICE_X45Y67.DMUX    Tilo                  0.191   temp_160_P_160
                                                       count_256_douta_0[172]_AND_176_o1
    SLICE_X42Y67.SR      net (fanout=2)        0.359   count_256_douta_0[172]_AND_176_o
    SLICE_X42Y67.CLK     Trck                  0.254   temp_172_LDC
                                                       temp_172_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (2.518ns logic, 1.098ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_172_LDC (SLICE_X42Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.157ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_172_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.843ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_172_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y67.D4      net (fanout=265)      3.970   count_256
    SLICE_X45Y67.D       Tilo                  0.068   temp_160_P_160
                                                       count_256_douta_0[172]_AND_175_o1
    SLICE_X42Y67.CLK     net (fanout=2)        0.468   count_256_douta_0[172]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (0.405ns logic, 4.438ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.652ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_172_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.348ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_172_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO25 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y67.D5      net (fanout=2)        0.739   douta_0<172>
    SLICE_X45Y67.D       Tilo                  0.068   temp_160_P_160
                                                       count_256_douta_0[172]_AND_175_o1
    SLICE_X42Y67.CLK     net (fanout=2)        0.468   count_256_douta_0[172]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      3.348ns (2.141ns logic, 1.207ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_172_LDC = MAXDELAY TO TIMEGRP "TO_temp_172_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_172_LDC (SLICE_X42Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_172_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.131ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[172]_AND_175_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_172_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO25 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y67.D5      net (fanout=2)        0.402   douta_0<172>
    SLICE_X45Y67.DMUX    Tilo                  0.078   temp_160_P_160
                                                       count_256_douta_0[172]_AND_176_o1
    SLICE_X42Y67.SR      net (fanout=2)        0.143   count_256_douta_0[172]_AND_176_o
    SLICE_X42Y67.CLK     Tremck      (-Th)    -0.054   temp_172_LDC
                                                       temp_172_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.131ns (0.586ns logic, 0.545ns route)
                                                       (51.8% logic, 48.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_172_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.363ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[172]_AND_175_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_172_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y67.D4      net (fanout=265)      1.990   count_256
    SLICE_X45Y67.DMUX    Tilo                  0.078   temp_160_P_160
                                                       count_256_douta_0[172]_AND_176_o1
    SLICE_X42Y67.SR      net (fanout=2)        0.143   count_256_douta_0[172]_AND_176_o
    SLICE_X42Y67.CLK     Tremck      (-Th)    -0.054   temp_172_LDC
                                                       temp_172_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (0.230ns logic, 2.133ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_172_LDC (SLICE_X42Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.083ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_172_LDC (LATCH)
  Data Path Delay:      1.083ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_172_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO25 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y67.D5      net (fanout=2)        0.402   douta_0<172>
    SLICE_X45Y67.D       Tilo                  0.034   temp_160_P_160
                                                       count_256_douta_0[172]_AND_175_o1
    SLICE_X42Y67.CLK     net (fanout=2)        0.193   count_256_douta_0[172]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.488ns logic, 0.595ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_172_LDC (SLICE_X42Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.315ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_172_LDC (LATCH)
  Data Path Delay:      2.315ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_172_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y67.D4      net (fanout=265)      1.990   count_256
    SLICE_X45Y67.D       Tilo                  0.034   temp_160_P_160
                                                       count_256_douta_0[172]_AND_175_o1
    SLICE_X42Y67.CLK     net (fanout=2)        0.193   count_256_douta_0[172]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (0.132ns logic, 2.183ns route)
                                                       (5.7% logic, 94.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_171_LDC = MAXDELAY TO TIMEGRP "TO_temp_171_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.833ns.
--------------------------------------------------------------------------------

Paths for end point temp_171_LDC (SLICE_X36Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_171_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.833ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[171]_AND_177_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_171_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y66.A4      net (fanout=265)      3.569   count_256
    SLICE_X39Y66.AMUX    Tilo                  0.186   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[171]_AND_178_o1
    SLICE_X36Y70.SR      net (fanout=2)        0.487   count_256_douta_0[171]_AND_178_o
    SLICE_X36Y70.CLK     Trck                  0.254   temp_171_LDC
                                                       temp_171_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (0.777ns logic, 4.056ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_171_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[171]_AND_177_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_171_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO24 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y66.A3      net (fanout=2)        0.658   douta_0<171>
    SLICE_X39Y66.AMUX    Tilo                  0.182   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[171]_AND_178_o1
    SLICE_X36Y70.SR      net (fanout=2)        0.487   count_256_douta_0[171]_AND_178_o
    SLICE_X36Y70.CLK     Trck                  0.254   temp_171_LDC
                                                       temp_171_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (2.509ns logic, 1.145ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_171_LDC (SLICE_X36Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.328ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_171_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.672ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_171_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y66.A4      net (fanout=265)      3.569   count_256
    SLICE_X39Y66.A       Tilo                  0.068   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[171]_AND_177_o1
    SLICE_X36Y70.CLK     net (fanout=2)        0.698   count_256_douta_0[171]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      4.672ns (0.405ns logic, 4.267ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.503ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_171_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_171_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO24 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y66.A3      net (fanout=2)        0.658   douta_0<171>
    SLICE_X39Y66.A       Tilo                  0.068   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[171]_AND_177_o1
    SLICE_X36Y70.CLK     net (fanout=2)        0.698   count_256_douta_0[171]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (2.141ns logic, 1.356ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_171_LDC = MAXDELAY TO TIMEGRP "TO_temp_171_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_171_LDC (SLICE_X36Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_171_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.097ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[171]_AND_177_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_171_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO24 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y66.A3      net (fanout=2)        0.324   douta_0<171>
    SLICE_X39Y66.AMUX    Tilo                  0.079   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[171]_AND_178_o1
    SLICE_X36Y70.SR      net (fanout=2)        0.186   count_256_douta_0[171]_AND_178_o
    SLICE_X36Y70.CLK     Tremck      (-Th)    -0.054   temp_171_LDC
                                                       temp_171_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.587ns logic, 0.510ns route)
                                                       (53.5% logic, 46.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_171_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.211ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[171]_AND_177_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_171_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y66.A4      net (fanout=265)      1.795   count_256
    SLICE_X39Y66.AMUX    Tilo                  0.078   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[171]_AND_178_o1
    SLICE_X36Y70.SR      net (fanout=2)        0.186   count_256_douta_0[171]_AND_178_o
    SLICE_X36Y70.CLK     Tremck      (-Th)    -0.054   temp_171_LDC
                                                       temp_171_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.211ns (0.230ns logic, 1.981ns route)
                                                       (10.4% logic, 89.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_171_LDC (SLICE_X36Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.086ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_171_LDC (LATCH)
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_171_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO24 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y66.A3      net (fanout=2)        0.324   douta_0<171>
    SLICE_X39Y66.A       Tilo                  0.034   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[171]_AND_177_o1
    SLICE_X36Y70.CLK     net (fanout=2)        0.274   count_256_douta_0[171]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.488ns logic, 0.598ns route)
                                                       (44.9% logic, 55.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_171_LDC (SLICE_X36Y70.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.201ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_171_LDC (LATCH)
  Data Path Delay:      2.201ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_171_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y66.A4      net (fanout=265)      1.795   count_256
    SLICE_X39Y66.A       Tilo                  0.034   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[171]_AND_177_o1
    SLICE_X36Y70.CLK     net (fanout=2)        0.274   count_256_douta_0[171]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (0.132ns logic, 2.069ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_170_LDC = MAXDELAY TO TIMEGRP "TO_temp_170_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.207ns.
--------------------------------------------------------------------------------

Paths for end point temp_170_LDC (SLICE_X47Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_170_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[170]_AND_179_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_170_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y66.A4      net (fanout=265)      4.004   count_256
    SLICE_X46Y66.AMUX    Tilo                  0.190   temp_174_LDC
                                                       count_256_douta_0[170]_AND_180_o1
    SLICE_X47Y66.SR      net (fanout=2)        0.379   count_256_douta_0[170]_AND_180_o
    SLICE_X47Y66.CLK     Trck                  0.297   temp_170_LDC
                                                       temp_170_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (0.824ns logic, 4.383ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_170_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.042ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[170]_AND_179_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_170_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP2Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y66.A2      net (fanout=2)        1.097   douta_0<170>
    SLICE_X46Y66.AMUX    Tilo                  0.196   temp_174_LDC
                                                       count_256_douta_0[170]_AND_180_o1
    SLICE_X47Y66.SR      net (fanout=2)        0.379   count_256_douta_0[170]_AND_180_o
    SLICE_X47Y66.CLK     Trck                  0.297   temp_170_LDC
                                                       temp_170_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (2.566ns logic, 1.476ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_170_LDC (SLICE_X47Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.121ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_170_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_170_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y66.A4      net (fanout=265)      4.004   count_256
    SLICE_X46Y66.A       Tilo                  0.068   temp_174_LDC
                                                       count_256_douta_0[170]_AND_179_o1
    SLICE_X47Y66.CLK     net (fanout=2)        0.470   count_256_douta_0[170]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (0.405ns logic, 4.474ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.292ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_170_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.708ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_170_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP2Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y66.A2      net (fanout=2)        1.097   douta_0<170>
    SLICE_X46Y66.A       Tilo                  0.068   temp_174_LDC
                                                       count_256_douta_0[170]_AND_179_o1
    SLICE_X47Y66.CLK     net (fanout=2)        0.470   count_256_douta_0[170]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (2.141ns logic, 1.567ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_170_LDC = MAXDELAY TO TIMEGRP "TO_temp_170_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_170_LDC (SLICE_X47Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_170_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.265ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[170]_AND_179_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_170_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP2Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y66.A2      net (fanout=2)        0.514   douta_0<170>
    SLICE_X46Y66.AMUX    Tilo                  0.075   temp_174_LDC
                                                       count_256_douta_0[170]_AND_180_o1
    SLICE_X47Y66.SR      net (fanout=2)        0.147   count_256_douta_0[170]_AND_180_o
    SLICE_X47Y66.CLK     Tremck      (-Th)    -0.075   temp_170_LDC
                                                       temp_170_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.604ns logic, 0.661ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_170_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.411ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[170]_AND_179_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_170_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y66.A4      net (fanout=265)      2.012   count_256
    SLICE_X46Y66.AMUX    Tilo                  0.079   temp_174_LDC
                                                       count_256_douta_0[170]_AND_180_o1
    SLICE_X47Y66.SR      net (fanout=2)        0.147   count_256_douta_0[170]_AND_180_o
    SLICE_X47Y66.CLK     Tremck      (-Th)    -0.075   temp_170_LDC
                                                       temp_170_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (0.252ns logic, 2.159ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_170_LDC (SLICE_X47Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.191ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_170_LDC (LATCH)
  Data Path Delay:      1.191ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_170_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP2Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y66.A2      net (fanout=2)        0.514   douta_0<170>
    SLICE_X46Y66.A       Tilo                  0.034   temp_174_LDC
                                                       count_256_douta_0[170]_AND_179_o1
    SLICE_X47Y66.CLK     net (fanout=2)        0.189   count_256_douta_0[170]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.488ns logic, 0.703ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_170_LDC (SLICE_X47Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.333ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_170_LDC (LATCH)
  Data Path Delay:      2.333ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_170_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y66.A4      net (fanout=265)      2.012   count_256
    SLICE_X46Y66.A       Tilo                  0.034   temp_174_LDC
                                                       count_256_douta_0[170]_AND_179_o1
    SLICE_X47Y66.CLK     net (fanout=2)        0.189   count_256_douta_0[170]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      2.333ns (0.132ns logic, 2.201ns route)
                                                       (5.7% logic, 94.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_169_LDC = MAXDELAY TO TIMEGRP "TO_temp_169_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.927ns.
--------------------------------------------------------------------------------

Paths for end point temp_169_LDC (SLICE_X29Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_169_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.927ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[169]_AND_181_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_169_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y67.B2      net (fanout=265)      3.618   count_256
    SLICE_X35Y67.BMUX    Tilo                  0.197   temp_173_C_173
                                                       count_256_douta_0[169]_AND_182_o1
    SLICE_X29Y67.SR      net (fanout=2)        0.478   count_256_douta_0[169]_AND_182_o
    SLICE_X29Y67.CLK     Trck                  0.297   temp_169_LDC
                                                       temp_169_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (0.831ns logic, 4.096ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_169_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[169]_AND_181_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_169_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO23 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y67.B4      net (fanout=2)        0.764   douta_0<169>
    SLICE_X35Y67.BMUX    Tilo                  0.191   temp_173_C_173
                                                       count_256_douta_0[169]_AND_182_o1
    SLICE_X29Y67.SR      net (fanout=2)        0.478   count_256_douta_0[169]_AND_182_o
    SLICE_X29Y67.CLK     Trck                  0.297   temp_169_LDC
                                                       temp_169_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (2.561ns logic, 1.242ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_169_LDC (SLICE_X29Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.488ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_169_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.512ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_169_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y67.B2      net (fanout=265)      3.618   count_256
    SLICE_X35Y67.B       Tilo                  0.068   temp_173_C_173
                                                       count_256_douta_0[169]_AND_181_o1
    SLICE_X29Y67.CLK     net (fanout=2)        0.489   count_256_douta_0[169]_AND_181_o
    -------------------------------------------------  ---------------------------
    Total                                      4.512ns (0.405ns logic, 4.107ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.606ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_169_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.394ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_169_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO23 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y67.B4      net (fanout=2)        0.764   douta_0<169>
    SLICE_X35Y67.B       Tilo                  0.068   temp_173_C_173
                                                       count_256_douta_0[169]_AND_181_o1
    SLICE_X29Y67.CLK     net (fanout=2)        0.489   count_256_douta_0[169]_AND_181_o
    -------------------------------------------------  ---------------------------
    Total                                      3.394ns (2.141ns logic, 1.253ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_169_LDC = MAXDELAY TO TIMEGRP "TO_temp_169_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_169_LDC (SLICE_X29Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_169_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.164ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[169]_AND_181_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_169_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO23 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y67.B4      net (fanout=2)        0.371   douta_0<169>
    SLICE_X35Y67.BMUX    Tilo                  0.079   temp_173_C_173
                                                       count_256_douta_0[169]_AND_182_o1
    SLICE_X29Y67.SR      net (fanout=2)        0.185   count_256_douta_0[169]_AND_182_o
    SLICE_X29Y67.CLK     Tremck      (-Th)    -0.075   temp_169_LDC
                                                       temp_169_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (0.608ns logic, 0.556ns route)
                                                       (52.2% logic, 47.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_169_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.230ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[169]_AND_181_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_169_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y67.B2      net (fanout=265)      1.797   count_256
    SLICE_X35Y67.BMUX    Tilo                  0.075   temp_173_C_173
                                                       count_256_douta_0[169]_AND_182_o1
    SLICE_X29Y67.SR      net (fanout=2)        0.185   count_256_douta_0[169]_AND_182_o
    SLICE_X29Y67.CLK     Tremck      (-Th)    -0.075   temp_169_LDC
                                                       temp_169_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (0.248ns logic, 1.982ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_169_LDC (SLICE_X29Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.055ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_169_LDC (LATCH)
  Data Path Delay:      1.055ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_169_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO23 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y67.B4      net (fanout=2)        0.371   douta_0<169>
    SLICE_X35Y67.B       Tilo                  0.034   temp_173_C_173
                                                       count_256_douta_0[169]_AND_181_o1
    SLICE_X29Y67.CLK     net (fanout=2)        0.196   count_256_douta_0[169]_AND_181_o
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (0.488ns logic, 0.567ns route)
                                                       (46.3% logic, 53.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_169_LDC (SLICE_X29Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.125ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_169_LDC (LATCH)
  Data Path Delay:      2.125ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_169_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y67.B2      net (fanout=265)      1.797   count_256
    SLICE_X35Y67.B       Tilo                  0.034   temp_173_C_173
                                                       count_256_douta_0[169]_AND_181_o1
    SLICE_X29Y67.CLK     net (fanout=2)        0.196   count_256_douta_0[169]_AND_181_o
    -------------------------------------------------  ---------------------------
    Total                                      2.125ns (0.132ns logic, 1.993ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_168_LDC = MAXDELAY TO TIMEGRP "TO_temp_168_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.905ns.
--------------------------------------------------------------------------------

Paths for end point temp_168_LDC (SLICE_X36Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_168_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[168]_AND_183_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_168_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y66.B2      net (fanout=265)      3.758   count_256
    SLICE_X39Y66.BMUX    Tilo                  0.197   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[168]_AND_184_o1
    SLICE_X36Y66.SR      net (fanout=2)        0.359   count_256_douta_0[168]_AND_184_o
    SLICE_X36Y66.CLK     Trck                  0.254   temp_168_LDC
                                                       temp_168_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (0.788ns logic, 4.117ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_168_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[168]_AND_183_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_168_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO22 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y66.B1      net (fanout=2)        0.776   douta_0<168>
    SLICE_X39Y66.BMUX    Tilo                  0.197   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[168]_AND_184_o1
    SLICE_X36Y66.SR      net (fanout=2)        0.359   count_256_douta_0[168]_AND_184_o
    SLICE_X36Y66.CLK     Trck                  0.254   temp_168_LDC
                                                       temp_168_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (2.524ns logic, 1.135ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_168_LDC (SLICE_X36Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.483ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_168_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_168_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y66.B2      net (fanout=265)      3.758   count_256
    SLICE_X39Y66.B       Tilo                  0.068   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[168]_AND_183_o1
    SLICE_X36Y66.CLK     net (fanout=2)        0.354   count_256_douta_0[168]_AND_183_o
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (0.405ns logic, 4.112ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.729ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_168_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_168_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO22 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y66.B1      net (fanout=2)        0.776   douta_0<168>
    SLICE_X39Y66.B       Tilo                  0.068   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[168]_AND_183_o1
    SLICE_X36Y66.CLK     net (fanout=2)        0.354   count_256_douta_0[168]_AND_183_o
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (2.141ns logic, 1.130ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_168_LDC = MAXDELAY TO TIMEGRP "TO_temp_168_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_168_LDC (SLICE_X36Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_168_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[168]_AND_183_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_168_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO22 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y66.B1      net (fanout=2)        0.366   douta_0<168>
    SLICE_X39Y66.BMUX    Tilo                  0.075   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[168]_AND_184_o1
    SLICE_X36Y66.SR      net (fanout=2)        0.137   count_256_douta_0[168]_AND_184_o
    SLICE_X36Y66.CLK     Tremck      (-Th)    -0.054   temp_168_LDC
                                                       temp_168_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.583ns logic, 0.503ns route)
                                                       (53.7% logic, 46.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_168_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.225ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[168]_AND_183_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_168_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y66.B2      net (fanout=265)      1.861   count_256
    SLICE_X39Y66.BMUX    Tilo                  0.075   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[168]_AND_184_o1
    SLICE_X36Y66.SR      net (fanout=2)        0.137   count_256_douta_0[168]_AND_184_o
    SLICE_X36Y66.CLK     Tremck      (-Th)    -0.054   temp_168_LDC
                                                       temp_168_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.227ns logic, 1.998ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_168_LDC (SLICE_X36Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.996ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_168_LDC (LATCH)
  Data Path Delay:      0.996ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_168_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO22 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y66.B1      net (fanout=2)        0.366   douta_0<168>
    SLICE_X39Y66.B       Tilo                  0.034   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[168]_AND_183_o1
    SLICE_X36Y66.CLK     net (fanout=2)        0.142   count_256_douta_0[168]_AND_183_o
    -------------------------------------------------  ---------------------------
    Total                                      0.996ns (0.488ns logic, 0.508ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_168_LDC (SLICE_X36Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.135ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_168_LDC (LATCH)
  Data Path Delay:      2.135ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_168_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y66.B2      net (fanout=265)      1.861   count_256
    SLICE_X39Y66.B       Tilo                  0.034   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[168]_AND_183_o1
    SLICE_X36Y66.CLK     net (fanout=2)        0.142   count_256_douta_0[168]_AND_183_o
    -------------------------------------------------  ---------------------------
    Total                                      2.135ns (0.132ns logic, 2.003ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_167_LDC = MAXDELAY TO TIMEGRP "TO_temp_167_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.606ns.
--------------------------------------------------------------------------------

Paths for end point temp_167_LDC (SLICE_X37Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_167_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[167]_AND_185_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_167_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y66.D4      net (fanout=265)      3.555   count_256
    SLICE_X39Y66.DMUX    Tilo                  0.186   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[167]_AND_186_o1
    SLICE_X37Y66.SR      net (fanout=2)        0.231   count_256_douta_0[167]_AND_186_o
    SLICE_X37Y66.CLK     Trck                  0.297   temp_167_LDC
                                                       temp_167_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (0.820ns logic, 3.786ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_167_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[167]_AND_185_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_167_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO21 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y66.D2      net (fanout=2)        0.916   douta_0<167>
    SLICE_X39Y66.DMUX    Tilo                  0.191   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[167]_AND_186_o1
    SLICE_X37Y66.SR      net (fanout=2)        0.231   count_256_douta_0[167]_AND_186_o
    SLICE_X37Y66.CLK     Trck                  0.297   temp_167_LDC
                                                       temp_167_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (2.561ns logic, 1.147ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_167_LDC (SLICE_X37Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.558ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_167_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.442ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_167_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y66.D4      net (fanout=265)      3.555   count_256
    SLICE_X39Y66.D       Tilo                  0.068   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[167]_AND_185_o1
    SLICE_X37Y66.CLK     net (fanout=2)        0.482   count_256_douta_0[167]_AND_185_o
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (0.405ns logic, 4.037ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.461ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_167_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.539ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_167_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO21 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y66.D2      net (fanout=2)        0.916   douta_0<167>
    SLICE_X39Y66.D       Tilo                  0.068   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[167]_AND_185_o1
    SLICE_X37Y66.CLK     net (fanout=2)        0.482   count_256_douta_0[167]_AND_185_o
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (2.141ns logic, 1.398ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_167_LDC = MAXDELAY TO TIMEGRP "TO_temp_167_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_167_LDC (SLICE_X37Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_167_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[167]_AND_185_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_167_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO21 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y66.D2      net (fanout=2)        0.419   douta_0<167>
    SLICE_X39Y66.DMUX    Tilo                  0.074   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[167]_AND_186_o1
    SLICE_X37Y66.SR      net (fanout=2)        0.087   count_256_douta_0[167]_AND_186_o
    SLICE_X37Y66.CLK     Tremck      (-Th)    -0.075   temp_167_LDC
                                                       temp_167_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.603ns logic, 0.506ns route)
                                                       (54.4% logic, 45.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_167_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.127ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[167]_AND_185_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_167_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y66.D4      net (fanout=265)      1.789   count_256
    SLICE_X39Y66.DMUX    Tilo                  0.078   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[167]_AND_186_o1
    SLICE_X37Y66.SR      net (fanout=2)        0.087   count_256_douta_0[167]_AND_186_o
    SLICE_X37Y66.CLK     Tremck      (-Th)    -0.075   temp_167_LDC
                                                       temp_167_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (0.251ns logic, 1.876ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_167_LDC (SLICE_X37Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.102ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_167_LDC (LATCH)
  Data Path Delay:      1.102ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_167_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO21 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y66.D2      net (fanout=2)        0.419   douta_0<167>
    SLICE_X39Y66.D       Tilo                  0.034   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[167]_AND_185_o1
    SLICE_X37Y66.CLK     net (fanout=2)        0.195   count_256_douta_0[167]_AND_185_o
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.488ns logic, 0.614ns route)
                                                       (44.3% logic, 55.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_167_LDC (SLICE_X37Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.116ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_167_LDC (LATCH)
  Data Path Delay:      2.116ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_167_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y66.D4      net (fanout=265)      1.789   count_256
    SLICE_X39Y66.D       Tilo                  0.034   count_256_douta_0[167]_AND_185_o
                                                       count_256_douta_0[167]_AND_185_o1
    SLICE_X37Y66.CLK     net (fanout=2)        0.195   count_256_douta_0[167]_AND_185_o
    -------------------------------------------------  ---------------------------
    Total                                      2.116ns (0.132ns logic, 1.984ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_166_LDC = MAXDELAY TO TIMEGRP "TO_temp_166_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.464ns.
--------------------------------------------------------------------------------

Paths for end point temp_166_LDC (SLICE_X63Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_166_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[166]_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_166_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X60Y66.D4      net (fanout=265)      4.292   count_256
    SLICE_X60Y66.DMUX    Tilo                  0.191   temp_170_P_170
                                                       count_256_douta_0[166]_AND_188_o1
    SLICE_X63Y65.SR      net (fanout=2)        0.347   count_256_douta_0[166]_AND_188_o
    SLICE_X63Y65.CLK     Trck                  0.297   temp_166_LDC
                                                       temp_166_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (0.825ns logic, 4.639ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_166_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[166]_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_166_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO20 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y66.D3      net (fanout=2)        1.395   douta_0<166>
    SLICE_X60Y66.DMUX    Tilo                  0.190   temp_170_P_170
                                                       count_256_douta_0[166]_AND_188_o1
    SLICE_X63Y65.SR      net (fanout=2)        0.347   count_256_douta_0[166]_AND_188_o
    SLICE_X63Y65.CLK     Trck                  0.297   temp_166_LDC
                                                       temp_166_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.302ns (2.560ns logic, 1.742ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_166_LDC (SLICE_X63Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.840ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_166_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.160ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_166_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X60Y66.D4      net (fanout=265)      4.292   count_256
    SLICE_X60Y66.D       Tilo                  0.068   temp_170_P_170
                                                       count_256_douta_0[166]_AND_187_o1
    SLICE_X63Y65.CLK     net (fanout=2)        0.463   count_256_douta_0[166]_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      5.160ns (0.405ns logic, 4.755ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.001ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_166_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_166_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO20 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y66.D3      net (fanout=2)        1.395   douta_0<166>
    SLICE_X60Y66.D       Tilo                  0.068   temp_170_P_170
                                                       count_256_douta_0[166]_AND_187_o1
    SLICE_X63Y65.CLK     net (fanout=2)        0.463   count_256_douta_0[166]_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (2.141ns logic, 1.858ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_166_LDC = MAXDELAY TO TIMEGRP "TO_temp_166_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_166_LDC (SLICE_X63Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_166_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.432ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[166]_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_166_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO20 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y66.D3      net (fanout=2)        0.690   douta_0<166>
    SLICE_X60Y66.DMUX    Tilo                  0.081   temp_170_P_170
                                                       count_256_douta_0[166]_AND_188_o1
    SLICE_X63Y65.SR      net (fanout=2)        0.132   count_256_douta_0[166]_AND_188_o
    SLICE_X63Y65.CLK     Tremck      (-Th)    -0.075   temp_166_LDC
                                                       temp_166_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.610ns logic, 0.822ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_166_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[166]_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_166_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X60Y66.D4      net (fanout=265)      2.165   count_256
    SLICE_X60Y66.DMUX    Tilo                  0.080   temp_170_P_170
                                                       count_256_douta_0[166]_AND_188_o1
    SLICE_X63Y65.SR      net (fanout=2)        0.132   count_256_douta_0[166]_AND_188_o
    SLICE_X63Y65.CLK     Tremck      (-Th)    -0.075   temp_166_LDC
                                                       temp_166_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (0.253ns logic, 2.297ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_166_LDC (SLICE_X63Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.365ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_166_LDC (LATCH)
  Data Path Delay:      1.365ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_166_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO20 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y66.D3      net (fanout=2)        0.690   douta_0<166>
    SLICE_X60Y66.D       Tilo                  0.034   temp_170_P_170
                                                       count_256_douta_0[166]_AND_187_o1
    SLICE_X63Y65.CLK     net (fanout=2)        0.187   count_256_douta_0[166]_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.488ns logic, 0.877ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_166_LDC (SLICE_X63Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.484ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_166_LDC (LATCH)
  Data Path Delay:      2.484ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_166_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X60Y66.D4      net (fanout=265)      2.165   count_256
    SLICE_X60Y66.D       Tilo                  0.034   temp_170_P_170
                                                       count_256_douta_0[166]_AND_187_o1
    SLICE_X63Y65.CLK     net (fanout=2)        0.187   count_256_douta_0[166]_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (0.132ns logic, 2.352ns route)
                                                       (5.3% logic, 94.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_165_LDC = MAXDELAY TO TIMEGRP "TO_temp_165_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.862ns.
--------------------------------------------------------------------------------

Paths for end point temp_165_LDC (SLICE_X27Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_165_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[165]_AND_189_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_165_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X33Y68.C5      net (fanout=265)      3.555   count_256
    SLICE_X33Y68.CMUX    Tilo                  0.191   temp_165_C_165
                                                       count_256_douta_0[165]_AND_190_o1
    SLICE_X27Y67.SR      net (fanout=2)        0.482   count_256_douta_0[165]_AND_190_o
    SLICE_X27Y67.CLK     Trck                  0.297   temp_165_LDC
                                                       temp_165_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.862ns (0.825ns logic, 4.037ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_165_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[165]_AND_189_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_165_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO19 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y68.C3      net (fanout=2)        0.798   douta_0<165>
    SLICE_X33Y68.CMUX    Tilo                  0.179   temp_165_C_165
                                                       count_256_douta_0[165]_AND_190_o1
    SLICE_X27Y67.SR      net (fanout=2)        0.482   count_256_douta_0[165]_AND_190_o
    SLICE_X27Y67.CLK     Trck                  0.297   temp_165_LDC
                                                       temp_165_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (2.549ns logic, 1.280ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_165_LDC (SLICE_X27Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.541ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_165_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_165_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X33Y68.C5      net (fanout=265)      3.555   count_256
    SLICE_X33Y68.C       Tilo                  0.068   temp_165_C_165
                                                       count_256_douta_0[165]_AND_189_o1
    SLICE_X27Y67.CLK     net (fanout=2)        0.499   count_256_douta_0[165]_AND_189_o
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (0.405ns logic, 4.054ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.562ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_165_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.438ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_165_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO19 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y68.C3      net (fanout=2)        0.798   douta_0<165>
    SLICE_X33Y68.C       Tilo                  0.068   temp_165_C_165
                                                       count_256_douta_0[165]_AND_189_o1
    SLICE_X27Y67.CLK     net (fanout=2)        0.499   count_256_douta_0[165]_AND_189_o
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (2.141ns logic, 1.297ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_165_LDC = MAXDELAY TO TIMEGRP "TO_temp_165_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_165_LDC (SLICE_X27Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_165_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[165]_AND_189_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_165_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO19 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y68.C3      net (fanout=2)        0.379   douta_0<165>
    SLICE_X33Y68.CMUX    Tilo                  0.078   temp_165_C_165
                                                       count_256_douta_0[165]_AND_190_o1
    SLICE_X27Y67.SR      net (fanout=2)        0.187   count_256_douta_0[165]_AND_190_o
    SLICE_X27Y67.CLK     Tremck      (-Th)    -0.075   temp_165_LDC
                                                       temp_165_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.607ns logic, 0.566ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_165_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.222ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[165]_AND_189_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_165_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X33Y68.C5      net (fanout=265)      1.785   count_256
    SLICE_X33Y68.CMUX    Tilo                  0.077   temp_165_C_165
                                                       count_256_douta_0[165]_AND_190_o1
    SLICE_X27Y67.SR      net (fanout=2)        0.187   count_256_douta_0[165]_AND_190_o
    SLICE_X27Y67.CLK     Tremck      (-Th)    -0.075   temp_165_LDC
                                                       temp_165_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.222ns (0.250ns logic, 1.972ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_165_LDC (SLICE_X27Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.067ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_165_LDC (LATCH)
  Data Path Delay:      1.067ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_165_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO19 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y68.C3      net (fanout=2)        0.379   douta_0<165>
    SLICE_X33Y68.C       Tilo                  0.034   temp_165_C_165
                                                       count_256_douta_0[165]_AND_189_o1
    SLICE_X27Y67.CLK     net (fanout=2)        0.200   count_256_douta_0[165]_AND_189_o
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.488ns logic, 0.579ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_165_LDC (SLICE_X27Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.117ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_165_LDC (LATCH)
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_165_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X33Y68.C5      net (fanout=265)      1.785   count_256
    SLICE_X33Y68.C       Tilo                  0.034   temp_165_C_165
                                                       count_256_douta_0[165]_AND_189_o1
    SLICE_X27Y67.CLK     net (fanout=2)        0.200   count_256_douta_0[165]_AND_189_o
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (0.132ns logic, 1.985ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_164_LDC = MAXDELAY TO TIMEGRP "TO_temp_164_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.396ns.
--------------------------------------------------------------------------------

Paths for end point temp_164_LDC (SLICE_X44Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_164_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[164]_AND_191_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_164_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y67.A4      net (fanout=265)      4.138   count_256
    SLICE_X51Y67.AMUX    Tilo                  0.186   temp_228_LDC
                                                       count_256_douta_0[164]_AND_192_o1
    SLICE_X44Y68.SR      net (fanout=2)        0.481   count_256_douta_0[164]_AND_192_o
    SLICE_X44Y68.CLK     Trck                  0.254   temp_164_LDC
                                                       temp_164_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (0.777ns logic, 4.619ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_164_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.253ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[164]_AND_191_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_164_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO18 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y67.A2      net (fanout=2)        1.251   douta_0<164>
    SLICE_X51Y67.AMUX    Tilo                  0.194   temp_228_LDC
                                                       count_256_douta_0[164]_AND_192_o1
    SLICE_X44Y68.SR      net (fanout=2)        0.481   count_256_douta_0[164]_AND_192_o
    SLICE_X44Y68.CLK     Trck                  0.254   temp_164_LDC
                                                       temp_164_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.253ns (2.521ns logic, 1.732ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_164_LDC (SLICE_X44Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.961ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_164_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_164_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y67.A4      net (fanout=265)      4.138   count_256
    SLICE_X51Y67.A       Tilo                  0.068   temp_228_LDC
                                                       count_256_douta_0[164]_AND_191_o1
    SLICE_X44Y68.CLK     net (fanout=2)        0.496   count_256_douta_0[164]_AND_191_o
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (0.405ns logic, 4.634ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.112ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_164_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.888ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_164_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO18 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y67.A2      net (fanout=2)        1.251   douta_0<164>
    SLICE_X51Y67.A       Tilo                  0.068   temp_228_LDC
                                                       count_256_douta_0[164]_AND_191_o1
    SLICE_X44Y68.CLK     net (fanout=2)        0.496   count_256_douta_0[164]_AND_191_o
    -------------------------------------------------  ---------------------------
    Total                                      3.888ns (2.141ns logic, 1.747ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_164_LDC = MAXDELAY TO TIMEGRP "TO_temp_164_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_164_LDC (SLICE_X44Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_164_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.348ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[164]_AND_191_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_164_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO18 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y67.A2      net (fanout=2)        0.581   douta_0<164>
    SLICE_X51Y67.AMUX    Tilo                  0.075   temp_228_LDC
                                                       count_256_douta_0[164]_AND_192_o1
    SLICE_X44Y68.SR      net (fanout=2)        0.184   count_256_douta_0[164]_AND_192_o
    SLICE_X44Y68.CLK     Tremck      (-Th)    -0.054   temp_164_LDC
                                                       temp_164_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (0.583ns logic, 0.765ns route)
                                                       (43.2% logic, 56.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_164_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.475ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[164]_AND_191_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_164_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y67.A4      net (fanout=265)      2.061   count_256
    SLICE_X51Y67.AMUX    Tilo                  0.078   temp_228_LDC
                                                       count_256_douta_0[164]_AND_192_o1
    SLICE_X44Y68.SR      net (fanout=2)        0.184   count_256_douta_0[164]_AND_192_o
    SLICE_X44Y68.CLK     Tremck      (-Th)    -0.054   temp_164_LDC
                                                       temp_164_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (0.230ns logic, 2.245ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_164_LDC (SLICE_X44Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.265ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_164_LDC (LATCH)
  Data Path Delay:      1.265ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_164_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO18 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y67.A2      net (fanout=2)        0.581   douta_0<164>
    SLICE_X51Y67.A       Tilo                  0.034   temp_228_LDC
                                                       count_256_douta_0[164]_AND_191_o1
    SLICE_X44Y68.CLK     net (fanout=2)        0.196   count_256_douta_0[164]_AND_191_o
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.488ns logic, 0.777ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_164_LDC (SLICE_X44Y68.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.389ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_164_LDC (LATCH)
  Data Path Delay:      2.389ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_164_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y67.A4      net (fanout=265)      2.061   count_256
    SLICE_X51Y67.A       Tilo                  0.034   temp_228_LDC
                                                       count_256_douta_0[164]_AND_191_o1
    SLICE_X44Y68.CLK     net (fanout=2)        0.196   count_256_douta_0[164]_AND_191_o
    -------------------------------------------------  ---------------------------
    Total                                      2.389ns (0.132ns logic, 2.257ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_163_LDC = MAXDELAY TO TIMEGRP "TO_temp_163_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.710ns.
--------------------------------------------------------------------------------

Paths for end point temp_163_LDC (SLICE_X35Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_163_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[163]_AND_193_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_163_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y66.A4      net (fanout=265)      3.416   count_256
    SLICE_X35Y66.AMUX    Tilo                  0.186   temp_163_LDC
                                                       count_256_douta_0[163]_AND_194_o1
    SLICE_X35Y66.SR      net (fanout=2)        0.474   count_256_douta_0[163]_AND_194_o
    SLICE_X35Y66.CLK     Trck                  0.297   temp_163_LDC
                                                       temp_163_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (0.820ns logic, 3.890ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_163_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[163]_AND_193_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_163_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO17 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y66.A1      net (fanout=2)        1.027   douta_0<163>
    SLICE_X35Y66.AMUX    Tilo                  0.194   temp_163_LDC
                                                       count_256_douta_0[163]_AND_194_o1
    SLICE_X35Y66.SR      net (fanout=2)        0.474   count_256_douta_0[163]_AND_194_o
    SLICE_X35Y66.CLK     Trck                  0.297   temp_163_LDC
                                                       temp_163_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (2.564ns logic, 1.501ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_163_LDC (SLICE_X35Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.815ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_163_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.185ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_163_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y66.A4      net (fanout=265)      3.416   count_256
    SLICE_X35Y66.A       Tilo                  0.068   temp_163_LDC
                                                       count_256_douta_0[163]_AND_193_o1
    SLICE_X35Y66.CLK     net (fanout=2)        0.364   count_256_douta_0[163]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      4.185ns (0.405ns logic, 3.780ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.468ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_163_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_163_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO17 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y66.A1      net (fanout=2)        1.027   douta_0<163>
    SLICE_X35Y66.A       Tilo                  0.068   temp_163_LDC
                                                       count_256_douta_0[163]_AND_193_o1
    SLICE_X35Y66.CLK     net (fanout=2)        0.364   count_256_douta_0[163]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (2.141ns logic, 1.391ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_163_LDC = MAXDELAY TO TIMEGRP "TO_temp_163_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_163_LDC (SLICE_X35Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_163_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.249ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[163]_AND_193_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_163_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO17 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y66.A1      net (fanout=2)        0.464   douta_0<163>
    SLICE_X35Y66.AMUX    Tilo                  0.074   temp_163_LDC
                                                       count_256_douta_0[163]_AND_194_o1
    SLICE_X35Y66.SR      net (fanout=2)        0.182   count_256_douta_0[163]_AND_194_o
    SLICE_X35Y66.CLK     Tremck      (-Th)    -0.075   temp_163_LDC
                                                       temp_163_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.249ns (0.603ns logic, 0.646ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_163_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.157ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[163]_AND_193_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_163_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y66.A4      net (fanout=265)      1.724   count_256
    SLICE_X35Y66.AMUX    Tilo                  0.078   temp_163_LDC
                                                       count_256_douta_0[163]_AND_194_o1
    SLICE_X35Y66.SR      net (fanout=2)        0.182   count_256_douta_0[163]_AND_194_o
    SLICE_X35Y66.CLK     Tremck      (-Th)    -0.075   temp_163_LDC
                                                       temp_163_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.157ns (0.251ns logic, 1.906ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_163_LDC (SLICE_X35Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.099ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_163_LDC (LATCH)
  Data Path Delay:      1.099ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_163_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO17 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y66.A1      net (fanout=2)        0.464   douta_0<163>
    SLICE_X35Y66.A       Tilo                  0.034   temp_163_LDC
                                                       count_256_douta_0[163]_AND_193_o1
    SLICE_X35Y66.CLK     net (fanout=2)        0.147   count_256_douta_0[163]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.488ns logic, 0.611ns route)
                                                       (44.4% logic, 55.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_163_LDC (SLICE_X35Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.003ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_163_LDC (LATCH)
  Data Path Delay:      2.003ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_163_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y66.A4      net (fanout=265)      1.724   count_256
    SLICE_X35Y66.A       Tilo                  0.034   temp_163_LDC
                                                       count_256_douta_0[163]_AND_193_o1
    SLICE_X35Y66.CLK     net (fanout=2)        0.147   count_256_douta_0[163]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.132ns logic, 1.871ns route)
                                                       (6.6% logic, 93.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_162_LDC = MAXDELAY TO TIMEGRP "TO_temp_162_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.966ns.
--------------------------------------------------------------------------------

Paths for end point temp_162_LDC (SLICE_X47Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_162_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.966ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[162]_AND_195_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_162_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y65.C5      net (fanout=265)      3.780   count_256
    SLICE_X46Y65.CMUX    Tilo                  0.198   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[162]_AND_196_o1
    SLICE_X47Y65.SR      net (fanout=2)        0.354   count_256_douta_0[162]_AND_196_o
    SLICE_X47Y65.CLK     Trck                  0.297   temp_162_LDC
                                                       temp_162_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.966ns (0.832ns logic, 4.134ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_162_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[162]_AND_195_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_162_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO16 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y65.C4      net (fanout=2)        0.831   douta_0<162>
    SLICE_X46Y65.CMUX    Tilo                  0.194   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[162]_AND_196_o1
    SLICE_X47Y65.SR      net (fanout=2)        0.354   count_256_douta_0[162]_AND_196_o
    SLICE_X47Y65.CLK     Trck                  0.297   temp_162_LDC
                                                       temp_162_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (2.564ns logic, 1.185ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_162_LDC (SLICE_X47Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.344ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_162_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_162_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y65.C5      net (fanout=265)      3.780   count_256
    SLICE_X46Y65.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[162]_AND_195_o1
    SLICE_X47Y65.CLK     net (fanout=2)        0.471   count_256_douta_0[162]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (0.405ns logic, 4.251ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.557ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_162_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.443ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_162_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO16 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y65.C4      net (fanout=2)        0.831   douta_0<162>
    SLICE_X46Y65.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[162]_AND_195_o1
    SLICE_X47Y65.CLK     net (fanout=2)        0.471   count_256_douta_0[162]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      3.443ns (2.141ns logic, 1.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_162_LDC = MAXDELAY TO TIMEGRP "TO_temp_162_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_162_LDC (SLICE_X47Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_162_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.184ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[162]_AND_195_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_162_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO16 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y65.C4      net (fanout=2)        0.440   douta_0<162>
    SLICE_X46Y65.CMUX    Tilo                  0.080   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[162]_AND_196_o1
    SLICE_X47Y65.SR      net (fanout=2)        0.135   count_256_douta_0[162]_AND_196_o
    SLICE_X47Y65.CLK     Tremck      (-Th)    -0.075   temp_162_LDC
                                                       temp_162_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.609ns logic, 0.575ns route)
                                                       (51.4% logic, 48.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_162_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.317ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[162]_AND_195_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_162_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y65.C5      net (fanout=265)      1.929   count_256
    SLICE_X46Y65.CMUX    Tilo                  0.080   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[162]_AND_196_o1
    SLICE_X47Y65.SR      net (fanout=2)        0.135   count_256_douta_0[162]_AND_196_o
    SLICE_X47Y65.CLK     Tremck      (-Th)    -0.075   temp_162_LDC
                                                       temp_162_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (0.253ns logic, 2.064ns route)
                                                       (10.9% logic, 89.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_162_LDC (SLICE_X47Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.118ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_162_LDC (LATCH)
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_162_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO16 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y65.C4      net (fanout=2)        0.440   douta_0<162>
    SLICE_X46Y65.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[162]_AND_195_o1
    SLICE_X47Y65.CLK     net (fanout=2)        0.190   count_256_douta_0[162]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.488ns logic, 0.630ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_162_LDC (SLICE_X47Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.251ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_162_LDC (LATCH)
  Data Path Delay:      2.251ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_162_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y65.C5      net (fanout=265)      1.929   count_256
    SLICE_X46Y65.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<143>
                                                       count_256_douta_0[162]_AND_195_o1
    SLICE_X47Y65.CLK     net (fanout=2)        0.190   count_256_douta_0[162]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (0.132ns logic, 2.119ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_161_LDC = MAXDELAY TO TIMEGRP "TO_temp_161_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.195ns.
--------------------------------------------------------------------------------

Paths for end point temp_161_LDC (SLICE_X33Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_161_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[161]_AND_197_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_161_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y66.D2      net (fanout=265)      3.920   count_256
    SLICE_X41Y66.DMUX    Tilo                  0.191   vio/U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[161]_AND_198_o1
    SLICE_X33Y66.SR      net (fanout=2)        0.450   count_256_douta_0[161]_AND_198_o
    SLICE_X33Y66.CLK     Trck                  0.297   temp_161_LDC
                                                       temp_161_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (0.825ns logic, 4.370ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_161_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[161]_AND_197_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_161_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP1Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y66.D4      net (fanout=2)        0.743   douta_0<161>
    SLICE_X41Y66.DMUX    Tilo                  0.186   vio/U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[161]_AND_198_o1
    SLICE_X33Y66.SR      net (fanout=2)        0.450   count_256_douta_0[161]_AND_198_o
    SLICE_X33Y66.CLK     Trck                  0.297   temp_161_LDC
                                                       temp_161_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (2.556ns logic, 1.193ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_161_LDC (SLICE_X33Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.101ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_161_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.899ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_161_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y66.D2      net (fanout=265)      3.920   count_256
    SLICE_X41Y66.D       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[161]_AND_197_o1
    SLICE_X33Y66.CLK     net (fanout=2)        0.574   count_256_douta_0[161]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (0.405ns logic, 4.494ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.542ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_161_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_161_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP1Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y66.D4      net (fanout=2)        0.743   douta_0<161>
    SLICE_X41Y66.D       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[161]_AND_197_o1
    SLICE_X33Y66.CLK     net (fanout=2)        0.574   count_256_douta_0[161]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (2.141ns logic, 1.317ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_161_LDC = MAXDELAY TO TIMEGRP "TO_temp_161_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_161_LDC (SLICE_X33Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_161_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[161]_AND_197_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_161_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP1Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y66.D4      net (fanout=2)        0.377   douta_0<161>
    SLICE_X41Y66.DMUX    Tilo                  0.078   vio/U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[161]_AND_198_o1
    SLICE_X33Y66.SR      net (fanout=2)        0.208   count_256_douta_0[161]_AND_198_o
    SLICE_X33Y66.CLK     Tremck      (-Th)    -0.075   temp_161_LDC
                                                       temp_161_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.607ns logic, 0.585ns route)
                                                       (50.9% logic, 49.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_161_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.399ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[161]_AND_197_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_161_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y66.D2      net (fanout=265)      1.944   count_256
    SLICE_X41Y66.DMUX    Tilo                  0.074   vio/U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[161]_AND_198_o1
    SLICE_X33Y66.SR      net (fanout=2)        0.208   count_256_douta_0[161]_AND_198_o
    SLICE_X33Y66.CLK     Tremck      (-Th)    -0.075   temp_161_LDC
                                                       temp_161_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (0.247ns logic, 2.152ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_161_LDC (SLICE_X33Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.130ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_161_LDC (LATCH)
  Data Path Delay:      1.130ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_161_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP1Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y66.D4      net (fanout=2)        0.377   douta_0<161>
    SLICE_X41Y66.D       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[161]_AND_197_o1
    SLICE_X33Y66.CLK     net (fanout=2)        0.265   count_256_douta_0[161]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      1.130ns (0.488ns logic, 0.642ns route)
                                                       (43.2% logic, 56.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_161_LDC (SLICE_X33Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.341ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_161_LDC (LATCH)
  Data Path Delay:      2.341ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_161_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y66.D2      net (fanout=265)      1.944   count_256
    SLICE_X41Y66.D       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[263].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[161]_AND_197_o1
    SLICE_X33Y66.CLK     net (fanout=2)        0.265   count_256_douta_0[161]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      2.341ns (0.132ns logic, 2.209ns route)
                                                       (5.6% logic, 94.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_160_LDC = MAXDELAY TO TIMEGRP "TO_temp_160_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.655ns.
--------------------------------------------------------------------------------

Paths for end point temp_160_LDC (SLICE_X63Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_160_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.655ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[160]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_160_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y67.C2      net (fanout=265)      4.252   count_256
    SLICE_X53Y67.CMUX    Tilo                  0.191   temp_248_LDC
                                                       count_256_douta_0[160]_AND_200_o1
    SLICE_X63Y67.SR      net (fanout=2)        0.578   count_256_douta_0[160]_AND_200_o
    SLICE_X63Y67.CLK     Trck                  0.297   temp_160_LDC
                                                       temp_160_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.655ns (0.825ns logic, 4.830ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_160_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[160]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_160_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO15 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y67.C5      net (fanout=2)        1.028   douta_0<160>
    SLICE_X53Y67.CMUX    Tilo                  0.191   temp_248_LDC
                                                       count_256_douta_0[160]_AND_200_o1
    SLICE_X63Y67.SR      net (fanout=2)        0.578   count_256_douta_0[160]_AND_200_o
    SLICE_X63Y67.CLK     Trck                  0.297   temp_160_LDC
                                                       temp_160_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.167ns (2.561ns logic, 1.606ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_160_LDC (SLICE_X63Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.753ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_160_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.247ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_160_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y67.C2      net (fanout=265)      4.252   count_256
    SLICE_X53Y67.C       Tilo                  0.068   temp_248_LDC
                                                       count_256_douta_0[160]_AND_199_o1
    SLICE_X63Y67.CLK     net (fanout=2)        0.590   count_256_douta_0[160]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      5.247ns (0.405ns logic, 4.842ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.241ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_160_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.759ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_160_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO15 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y67.C5      net (fanout=2)        1.028   douta_0<160>
    SLICE_X53Y67.C       Tilo                  0.068   temp_248_LDC
                                                       count_256_douta_0[160]_AND_199_o1
    SLICE_X63Y67.CLK     net (fanout=2)        0.590   count_256_douta_0[160]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      3.759ns (2.141ns logic, 1.618ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_160_LDC = MAXDELAY TO TIMEGRP "TO_temp_160_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_160_LDC (SLICE_X63Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_160_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.395ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[160]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_160_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO15 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y67.C5      net (fanout=2)        0.529   douta_0<160>
    SLICE_X53Y67.CMUX    Tilo                  0.077   temp_248_LDC
                                                       count_256_douta_0[160]_AND_200_o1
    SLICE_X63Y67.SR      net (fanout=2)        0.260   count_256_douta_0[160]_AND_200_o
    SLICE_X63Y67.CLK     Tremck      (-Th)    -0.075   temp_160_LDC
                                                       temp_160_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.395ns (0.606ns logic, 0.789ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_160_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[160]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_160_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y67.C2      net (fanout=265)      2.111   count_256
    SLICE_X53Y67.CMUX    Tilo                  0.073   temp_248_LDC
                                                       count_256_douta_0[160]_AND_200_o1
    SLICE_X63Y67.SR      net (fanout=2)        0.260   count_256_douta_0[160]_AND_200_o
    SLICE_X63Y67.CLK     Tremck      (-Th)    -0.075   temp_160_LDC
                                                       temp_160_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.246ns logic, 2.371ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_160_LDC (SLICE_X63Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.289ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_160_LDC (LATCH)
  Data Path Delay:      1.289ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_160_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO15 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y67.C5      net (fanout=2)        0.529   douta_0<160>
    SLICE_X53Y67.C       Tilo                  0.034   temp_248_LDC
                                                       count_256_douta_0[160]_AND_199_o1
    SLICE_X63Y67.CLK     net (fanout=2)        0.272   count_256_douta_0[160]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (0.488ns logic, 0.801ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_160_LDC (SLICE_X63Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.515ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_160_LDC (LATCH)
  Data Path Delay:      2.515ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_160_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y67.C2      net (fanout=265)      2.111   count_256
    SLICE_X53Y67.C       Tilo                  0.034   temp_248_LDC
                                                       count_256_douta_0[160]_AND_199_o1
    SLICE_X63Y67.CLK     net (fanout=2)        0.272   count_256_douta_0[160]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (0.132ns logic, 2.383ns route)
                                                       (5.2% logic, 94.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_159_LDC = MAXDELAY TO TIMEGRP "TO_temp_159_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.933ns.
--------------------------------------------------------------------------------

Paths for end point temp_159_LDC (SLICE_X31Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_159_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.933ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[159]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_159_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y65.C2      net (fanout=265)      3.623   count_256
    SLICE_X39Y65.CMUX    Tilo                  0.191   temp_154_P_154
                                                       count_256_douta_0[159]_AND_202_o1
    SLICE_X31Y65.SR      net (fanout=2)        0.485   count_256_douta_0[159]_AND_202_o
    SLICE_X31Y65.CLK     Trck                  0.297   temp_159_LDC
                                                       temp_159_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (0.825ns logic, 4.108ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_159_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.948ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[159]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_159_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO14 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y65.C1      net (fanout=2)        0.902   douta_0<159>
    SLICE_X39Y65.CMUX    Tilo                  0.191   temp_154_P_154
                                                       count_256_douta_0[159]_AND_202_o1
    SLICE_X31Y65.SR      net (fanout=2)        0.485   count_256_douta_0[159]_AND_202_o
    SLICE_X31Y65.CLK     Trck                  0.297   temp_159_LDC
                                                       temp_159_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (2.561ns logic, 1.387ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_159_LDC (SLICE_X31Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.471ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_159_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_159_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y65.C2      net (fanout=265)      3.623   count_256
    SLICE_X39Y65.C       Tilo                  0.068   temp_154_P_154
                                                       count_256_douta_0[159]_AND_201_o1
    SLICE_X31Y65.CLK     net (fanout=2)        0.501   count_256_douta_0[159]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (0.405ns logic, 4.124ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.456ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_159_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_159_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO14 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y65.C1      net (fanout=2)        0.902   douta_0<159>
    SLICE_X39Y65.C       Tilo                  0.068   temp_154_P_154
                                                       count_256_douta_0[159]_AND_201_o1
    SLICE_X31Y65.CLK     net (fanout=2)        0.501   count_256_douta_0[159]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (2.141ns logic, 1.403ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_159_LDC = MAXDELAY TO TIMEGRP "TO_temp_159_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_159_LDC (SLICE_X31Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_159_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.207ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[159]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_159_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO14 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y65.C1      net (fanout=2)        0.416   douta_0<159>
    SLICE_X39Y65.CMUX    Tilo                  0.073   temp_154_P_154
                                                       count_256_douta_0[159]_AND_202_o1
    SLICE_X31Y65.SR      net (fanout=2)        0.189   count_256_douta_0[159]_AND_202_o
    SLICE_X31Y65.CLK     Tremck      (-Th)    -0.075   temp_159_LDC
                                                       temp_159_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (0.602ns logic, 0.605ns route)
                                                       (49.9% logic, 50.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_159_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[159]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_159_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y65.C2      net (fanout=265)      1.806   count_256
    SLICE_X39Y65.CMUX    Tilo                  0.073   temp_154_P_154
                                                       count_256_douta_0[159]_AND_202_o1
    SLICE_X31Y65.SR      net (fanout=2)        0.189   count_256_douta_0[159]_AND_202_o
    SLICE_X31Y65.CLK     Tremck      (-Th)    -0.075   temp_159_LDC
                                                       temp_159_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (0.246ns logic, 1.995ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_159_LDC (SLICE_X31Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.105ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_159_LDC (LATCH)
  Data Path Delay:      1.105ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_159_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO14 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y65.C1      net (fanout=2)        0.416   douta_0<159>
    SLICE_X39Y65.C       Tilo                  0.034   temp_154_P_154
                                                       count_256_douta_0[159]_AND_201_o1
    SLICE_X31Y65.CLK     net (fanout=2)        0.201   count_256_douta_0[159]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.488ns logic, 0.617ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_159_LDC (SLICE_X31Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.139ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_159_LDC (LATCH)
  Data Path Delay:      2.139ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_159_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y65.C2      net (fanout=265)      1.806   count_256
    SLICE_X39Y65.C       Tilo                  0.034   temp_154_P_154
                                                       count_256_douta_0[159]_AND_201_o1
    SLICE_X31Y65.CLK     net (fanout=2)        0.201   count_256_douta_0[159]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      2.139ns (0.132ns logic, 2.007ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_158_LDC = MAXDELAY TO TIMEGRP "TO_temp_158_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.332ns.
--------------------------------------------------------------------------------

Paths for end point temp_158_LDC (SLICE_X38Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_158_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.332ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[158]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_158_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y65.A4      net (fanout=265)      3.876   count_256
    SLICE_X47Y65.AMUX    Tilo                  0.186   temp_162_LDC
                                                       count_256_douta_0[158]_AND_204_o1
    SLICE_X38Y65.SR      net (fanout=2)        0.679   count_256_douta_0[158]_AND_204_o
    SLICE_X38Y65.CLK     Trck                  0.254   temp_158_LDC
                                                       temp_158_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.332ns (0.777ns logic, 4.555ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_158_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.357ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[158]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_158_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO13 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y65.A2      net (fanout=2)        1.157   douta_0<158>
    SLICE_X47Y65.AMUX    Tilo                  0.194   temp_162_LDC
                                                       count_256_douta_0[158]_AND_204_o1
    SLICE_X38Y65.SR      net (fanout=2)        0.679   count_256_douta_0[158]_AND_204_o
    SLICE_X38Y65.CLK     Trck                  0.254   temp_158_LDC
                                                       temp_158_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (2.521ns logic, 1.836ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_158_LDC (SLICE_X38Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.016ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_158_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.984ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_158_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y65.A4      net (fanout=265)      3.876   count_256
    SLICE_X47Y65.A       Tilo                  0.068   temp_162_LDC
                                                       count_256_douta_0[158]_AND_203_o1
    SLICE_X38Y65.CLK     net (fanout=2)        0.703   count_256_douta_0[158]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      4.984ns (0.405ns logic, 4.579ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.999ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_158_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.001ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_158_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO13 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y65.A2      net (fanout=2)        1.157   douta_0<158>
    SLICE_X47Y65.A       Tilo                  0.068   temp_162_LDC
                                                       count_256_douta_0[158]_AND_203_o1
    SLICE_X38Y65.CLK     net (fanout=2)        0.703   count_256_douta_0[158]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      4.001ns (2.141ns logic, 1.860ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_158_LDC = MAXDELAY TO TIMEGRP "TO_temp_158_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_158_LDC (SLICE_X38Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_158_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.426ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[158]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_158_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO13 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y65.A2      net (fanout=2)        0.557   douta_0<158>
    SLICE_X47Y65.AMUX    Tilo                  0.075   temp_162_LDC
                                                       count_256_douta_0[158]_AND_204_o1
    SLICE_X38Y65.SR      net (fanout=2)        0.286   count_256_douta_0[158]_AND_204_o
    SLICE_X38Y65.CLK     Tremck      (-Th)    -0.054   temp_158_LDC
                                                       temp_158_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.426ns (0.583ns logic, 0.843ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_158_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.475ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[158]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_158_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y65.A4      net (fanout=265)      1.959   count_256
    SLICE_X47Y65.AMUX    Tilo                  0.078   temp_162_LDC
                                                       count_256_douta_0[158]_AND_204_o1
    SLICE_X38Y65.SR      net (fanout=2)        0.286   count_256_douta_0[158]_AND_204_o
    SLICE_X38Y65.CLK     Tremck      (-Th)    -0.054   temp_158_LDC
                                                       temp_158_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (0.230ns logic, 2.245ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_158_LDC (SLICE_X38Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.370ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_158_LDC (LATCH)
  Data Path Delay:      1.370ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_158_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO13 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y65.A2      net (fanout=2)        0.557   douta_0<158>
    SLICE_X47Y65.A       Tilo                  0.034   temp_162_LDC
                                                       count_256_douta_0[158]_AND_203_o1
    SLICE_X38Y65.CLK     net (fanout=2)        0.325   count_256_douta_0[158]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.488ns logic, 0.882ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_158_LDC (SLICE_X38Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.416ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_158_LDC (LATCH)
  Data Path Delay:      2.416ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_158_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y65.A4      net (fanout=265)      1.959   count_256
    SLICE_X47Y65.A       Tilo                  0.034   temp_162_LDC
                                                       count_256_douta_0[158]_AND_203_o1
    SLICE_X38Y65.CLK     net (fanout=2)        0.325   count_256_douta_0[158]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (0.132ns logic, 2.284ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_157_LDC = MAXDELAY TO TIMEGRP "TO_temp_157_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.580ns.
--------------------------------------------------------------------------------

Paths for end point temp_157_LDC (SLICE_X36Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_157_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[157]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_157_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y65.A4      net (fanout=265)      3.445   count_256
    SLICE_X39Y65.AMUX    Tilo                  0.186   temp_154_P_154
                                                       count_256_douta_0[157]_AND_206_o1
    SLICE_X36Y65.SR      net (fanout=2)        0.358   count_256_douta_0[157]_AND_206_o
    SLICE_X36Y65.CLK     Trck                  0.254   temp_157_LDC
                                                       temp_157_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (0.777ns logic, 3.803ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_157_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[157]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_157_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO12 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y65.A3      net (fanout=2)        0.773   douta_0<157>
    SLICE_X39Y65.AMUX    Tilo                  0.182   temp_154_P_154
                                                       count_256_douta_0[157]_AND_206_o1
    SLICE_X36Y65.SR      net (fanout=2)        0.358   count_256_douta_0[157]_AND_206_o
    SLICE_X36Y65.CLK     Trck                  0.254   temp_157_LDC
                                                       temp_157_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (2.509ns logic, 1.131ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_157_LDC (SLICE_X36Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.692ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_157_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.308ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_157_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y65.A4      net (fanout=265)      3.445   count_256
    SLICE_X39Y65.A       Tilo                  0.068   temp_154_P_154
                                                       count_256_douta_0[157]_AND_205_o1
    SLICE_X36Y65.CLK     net (fanout=2)        0.458   count_256_douta_0[157]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      4.308ns (0.405ns logic, 3.903ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.628ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_157_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.372ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_157_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO12 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y65.A3      net (fanout=2)        0.773   douta_0<157>
    SLICE_X39Y65.A       Tilo                  0.068   temp_154_P_154
                                                       count_256_douta_0[157]_AND_205_o1
    SLICE_X36Y65.CLK     net (fanout=2)        0.458   count_256_douta_0[157]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (2.141ns logic, 1.231ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_157_LDC = MAXDELAY TO TIMEGRP "TO_temp_157_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_157_LDC (SLICE_X36Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_157_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.092ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[157]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_157_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO12 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y65.A3      net (fanout=2)        0.369   douta_0<157>
    SLICE_X39Y65.AMUX    Tilo                  0.079   temp_154_P_154
                                                       count_256_douta_0[157]_AND_206_o1
    SLICE_X36Y65.SR      net (fanout=2)        0.136   count_256_douta_0[157]_AND_206_o
    SLICE_X36Y65.CLK     Tremck      (-Th)    -0.054   temp_157_LDC
                                                       temp_157_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.587ns logic, 0.505ns route)
                                                       (53.8% logic, 46.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_157_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[157]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_157_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y65.A4      net (fanout=265)      1.743   count_256
    SLICE_X39Y65.AMUX    Tilo                  0.078   temp_154_P_154
                                                       count_256_douta_0[157]_AND_206_o1
    SLICE_X36Y65.SR      net (fanout=2)        0.136   count_256_douta_0[157]_AND_206_o
    SLICE_X36Y65.CLK     Tremck      (-Th)    -0.054   temp_157_LDC
                                                       temp_157_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (0.230ns logic, 1.879ns route)
                                                       (10.9% logic, 89.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_157_LDC (SLICE_X36Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.041ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_157_LDC (LATCH)
  Data Path Delay:      1.041ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_157_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO12 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y65.A3      net (fanout=2)        0.369   douta_0<157>
    SLICE_X39Y65.A       Tilo                  0.034   temp_154_P_154
                                                       count_256_douta_0[157]_AND_205_o1
    SLICE_X36Y65.CLK     net (fanout=2)        0.184   count_256_douta_0[157]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.488ns logic, 0.553ns route)
                                                       (46.9% logic, 53.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_157_LDC (SLICE_X36Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.059ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_157_LDC (LATCH)
  Data Path Delay:      2.059ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_157_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y65.A4      net (fanout=265)      1.743   count_256
    SLICE_X39Y65.A       Tilo                  0.034   temp_154_P_154
                                                       count_256_douta_0[157]_AND_205_o1
    SLICE_X36Y65.CLK     net (fanout=2)        0.184   count_256_douta_0[157]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (0.132ns logic, 1.927ns route)
                                                       (6.4% logic, 93.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_156_LDC = MAXDELAY TO TIMEGRP "TO_temp_156_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.078ns.
--------------------------------------------------------------------------------

Paths for end point temp_156_LDC (SLICE_X45Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_156_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[156]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_156_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y66.A4      net (fanout=265)      3.874   count_256
    SLICE_X44Y66.AMUX    Tilo                  0.190   temp_158_P_158
                                                       count_256_douta_0[156]_AND_208_o1
    SLICE_X45Y66.SR      net (fanout=2)        0.380   count_256_douta_0[156]_AND_208_o
    SLICE_X45Y66.CLK     Trck                  0.297   temp_156_LDC
                                                       temp_156_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.078ns (0.824ns logic, 4.254ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_156_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.079ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[156]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_156_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO11 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y66.A2      net (fanout=2)        1.133   douta_0<156>
    SLICE_X44Y66.AMUX    Tilo                  0.196   temp_158_P_158
                                                       count_256_douta_0[156]_AND_208_o1
    SLICE_X45Y66.SR      net (fanout=2)        0.380   count_256_douta_0[156]_AND_208_o
    SLICE_X45Y66.CLK     Trck                  0.297   temp_156_LDC
                                                       temp_156_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.079ns (2.566ns logic, 1.513ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_156_LDC (SLICE_X45Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.244ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_156_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_156_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y66.A4      net (fanout=265)      3.874   count_256
    SLICE_X44Y66.A       Tilo                  0.068   temp_158_P_158
                                                       count_256_douta_0[156]_AND_207_o1
    SLICE_X45Y66.CLK     net (fanout=2)        0.477   count_256_douta_0[156]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (0.405ns logic, 4.351ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.249ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_156_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.751ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_156_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO11 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y66.A2      net (fanout=2)        1.133   douta_0<156>
    SLICE_X44Y66.A       Tilo                  0.068   temp_158_P_158
                                                       count_256_douta_0[156]_AND_207_o1
    SLICE_X45Y66.CLK     net (fanout=2)        0.477   count_256_douta_0[156]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (2.141ns logic, 1.610ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_156_LDC = MAXDELAY TO TIMEGRP "TO_temp_156_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_156_LDC (SLICE_X45Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_156_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.293ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[156]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_156_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO11 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y66.A2      net (fanout=2)        0.541   douta_0<156>
    SLICE_X44Y66.AMUX    Tilo                  0.075   temp_158_P_158
                                                       count_256_douta_0[156]_AND_208_o1
    SLICE_X45Y66.SR      net (fanout=2)        0.148   count_256_douta_0[156]_AND_208_o
    SLICE_X45Y66.CLK     Tremck      (-Th)    -0.075   temp_156_LDC
                                                       temp_156_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.604ns logic, 0.689ns route)
                                                       (46.7% logic, 53.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_156_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.355ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[156]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_156_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y66.A4      net (fanout=265)      1.955   count_256
    SLICE_X44Y66.AMUX    Tilo                  0.079   temp_158_P_158
                                                       count_256_douta_0[156]_AND_208_o1
    SLICE_X45Y66.SR      net (fanout=2)        0.148   count_256_douta_0[156]_AND_208_o
    SLICE_X45Y66.CLK     Tremck      (-Th)    -0.075   temp_156_LDC
                                                       temp_156_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.252ns logic, 2.103ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_156_LDC (SLICE_X45Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.221ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_156_LDC (LATCH)
  Data Path Delay:      1.221ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_156_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO11 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y66.A2      net (fanout=2)        0.541   douta_0<156>
    SLICE_X44Y66.A       Tilo                  0.034   temp_158_P_158
                                                       count_256_douta_0[156]_AND_207_o1
    SLICE_X45Y66.CLK     net (fanout=2)        0.192   count_256_douta_0[156]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      1.221ns (0.488ns logic, 0.733ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_156_LDC (SLICE_X45Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.279ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_156_LDC (LATCH)
  Data Path Delay:      2.279ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_156_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y66.A4      net (fanout=265)      1.955   count_256
    SLICE_X44Y66.A       Tilo                  0.034   temp_158_P_158
                                                       count_256_douta_0[156]_AND_207_o1
    SLICE_X45Y66.CLK     net (fanout=2)        0.192   count_256_douta_0[156]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      2.279ns (0.132ns logic, 2.147ns route)
                                                       (5.8% logic, 94.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_155_LDC = MAXDELAY TO TIMEGRP "TO_temp_155_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.256ns.
--------------------------------------------------------------------------------

Paths for end point temp_155_LDC (SLICE_X45Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_155_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.256ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[155]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_155_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y65.B2      net (fanout=265)      4.065   count_256
    SLICE_X47Y65.BMUX    Tilo                  0.197   temp_162_LDC
                                                       count_256_douta_0[155]_AND_210_o1
    SLICE_X45Y65.SR      net (fanout=2)        0.360   count_256_douta_0[155]_AND_210_o
    SLICE_X45Y65.CLK     Trck                  0.297   temp_155_LDC
                                                       temp_155_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.256ns (0.831ns logic, 4.425ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_155_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[155]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_155_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO10 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y65.B5      net (fanout=2)        0.743   douta_0<155>
    SLICE_X47Y65.BMUX    Tilo                  0.196   temp_162_LDC
                                                       count_256_douta_0[155]_AND_210_o1
    SLICE_X45Y65.SR      net (fanout=2)        0.360   count_256_douta_0[155]_AND_210_o
    SLICE_X45Y65.CLK     Trck                  0.297   temp_155_LDC
                                                       temp_155_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (2.566ns logic, 1.103ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_155_LDC (SLICE_X45Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.301ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_155_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.699ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_155_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y65.B2      net (fanout=265)      4.065   count_256
    SLICE_X47Y65.B       Tilo                  0.068   temp_162_LDC
                                                       count_256_douta_0[155]_AND_209_o1
    SLICE_X45Y65.CLK     net (fanout=2)        0.229   count_256_douta_0[155]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      4.699ns (0.405ns logic, 4.294ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.887ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_155_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.113ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_155_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO10 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y65.B5      net (fanout=2)        0.743   douta_0<155>
    SLICE_X47Y65.B       Tilo                  0.068   temp_162_LDC
                                                       count_256_douta_0[155]_AND_209_o1
    SLICE_X45Y65.CLK     net (fanout=2)        0.229   count_256_douta_0[155]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (2.141ns logic, 0.972ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_155_LDC = MAXDELAY TO TIMEGRP "TO_temp_155_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_155_LDC (SLICE_X45Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_155_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.158ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[155]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_155_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO10 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y65.B5      net (fanout=2)        0.412   douta_0<155>
    SLICE_X47Y65.BMUX    Tilo                  0.079   temp_162_LDC
                                                       count_256_douta_0[155]_AND_210_o1
    SLICE_X45Y65.SR      net (fanout=2)        0.138   count_256_douta_0[155]_AND_210_o
    SLICE_X45Y65.CLK     Tremck      (-Th)    -0.075   temp_155_LDC
                                                       temp_155_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (0.608ns logic, 0.550ns route)
                                                       (52.5% logic, 47.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_155_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.411ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[155]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_155_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y65.B2      net (fanout=265)      2.025   count_256
    SLICE_X47Y65.BMUX    Tilo                  0.075   temp_162_LDC
                                                       count_256_douta_0[155]_AND_210_o1
    SLICE_X45Y65.SR      net (fanout=2)        0.138   count_256_douta_0[155]_AND_210_o
    SLICE_X45Y65.CLK     Tremck      (-Th)    -0.075   temp_155_LDC
                                                       temp_155_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (0.248ns logic, 2.163ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_155_LDC (SLICE_X45Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.996ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_155_LDC (LATCH)
  Data Path Delay:      0.996ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_155_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO10 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y65.B5      net (fanout=2)        0.412   douta_0<155>
    SLICE_X47Y65.B       Tilo                  0.034   temp_162_LDC
                                                       count_256_douta_0[155]_AND_209_o1
    SLICE_X45Y65.CLK     net (fanout=2)        0.096   count_256_douta_0[155]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      0.996ns (0.488ns logic, 0.508ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_155_LDC (SLICE_X45Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.253ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_155_LDC (LATCH)
  Data Path Delay:      2.253ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_155_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y65.B2      net (fanout=265)      2.025   count_256
    SLICE_X47Y65.B       Tilo                  0.034   temp_162_LDC
                                                       count_256_douta_0[155]_AND_209_o1
    SLICE_X45Y65.CLK     net (fanout=2)        0.096   count_256_douta_0[155]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (0.132ns logic, 2.121ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_154_LDC = MAXDELAY TO TIMEGRP "TO_temp_154_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.052ns.
--------------------------------------------------------------------------------

Paths for end point temp_154_LDC (SLICE_X42Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_154_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.052ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[154]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_154_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y65.A3      net (fanout=265)      3.793   count_256
    SLICE_X43Y65.AMUX    Tilo                  0.182   temp_142_C_142
                                                       count_256_douta_0[154]_AND_212_o1
    SLICE_X42Y65.SR      net (fanout=2)        0.486   count_256_douta_0[154]_AND_212_o
    SLICE_X42Y65.CLK     Trck                  0.254   temp_154_LDC
                                                       temp_154_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (0.773ns logic, 4.279ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_154_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[154]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_154_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO9  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y65.A2      net (fanout=2)        1.186   douta_0<154>
    SLICE_X43Y65.AMUX    Tilo                  0.194   temp_142_C_142
                                                       count_256_douta_0[154]_AND_212_o1
    SLICE_X42Y65.SR      net (fanout=2)        0.486   count_256_douta_0[154]_AND_212_o
    SLICE_X42Y65.CLK     Trck                  0.254   temp_154_LDC
                                                       temp_154_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (2.521ns logic, 1.672ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_154_LDC (SLICE_X42Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.309ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_154_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.691ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_154_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y65.A3      net (fanout=265)      3.793   count_256
    SLICE_X43Y65.A       Tilo                  0.068   temp_142_C_142
                                                       count_256_douta_0[154]_AND_211_o1
    SLICE_X42Y65.CLK     net (fanout=2)        0.493   count_256_douta_0[154]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      4.691ns (0.405ns logic, 4.286ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.180ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_154_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.820ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_154_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO9  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y65.A2      net (fanout=2)        1.186   douta_0<154>
    SLICE_X43Y65.A       Tilo                  0.068   temp_142_C_142
                                                       count_256_douta_0[154]_AND_211_o1
    SLICE_X42Y65.CLK     net (fanout=2)        0.493   count_256_douta_0[154]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (2.141ns logic, 1.679ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_154_LDC = MAXDELAY TO TIMEGRP "TO_temp_154_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_154_LDC (SLICE_X42Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_154_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.347ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[154]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_154_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO9  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y65.A2      net (fanout=2)        0.578   douta_0<154>
    SLICE_X43Y65.AMUX    Tilo                  0.075   temp_142_C_142
                                                       count_256_douta_0[154]_AND_212_o1
    SLICE_X42Y65.SR      net (fanout=2)        0.186   count_256_douta_0[154]_AND_212_o
    SLICE_X42Y65.CLK     Tremck      (-Th)    -0.054   temp_154_LDC
                                                       temp_154_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.583ns logic, 0.764ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_154_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.315ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[154]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_154_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y65.A3      net (fanout=265)      1.898   count_256
    SLICE_X43Y65.AMUX    Tilo                  0.079   temp_142_C_142
                                                       count_256_douta_0[154]_AND_212_o1
    SLICE_X42Y65.SR      net (fanout=2)        0.186   count_256_douta_0[154]_AND_212_o
    SLICE_X42Y65.CLK     Tremck      (-Th)    -0.054   temp_154_LDC
                                                       temp_154_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (0.231ns logic, 2.084ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_154_LDC (SLICE_X42Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.274ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_154_LDC (LATCH)
  Data Path Delay:      1.274ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_154_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO9  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y65.A2      net (fanout=2)        0.578   douta_0<154>
    SLICE_X43Y65.A       Tilo                  0.034   temp_142_C_142
                                                       count_256_douta_0[154]_AND_211_o1
    SLICE_X42Y65.CLK     net (fanout=2)        0.208   count_256_douta_0[154]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.488ns logic, 0.786ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_154_LDC (SLICE_X42Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.238ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_154_LDC (LATCH)
  Data Path Delay:      2.238ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_154_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y65.A3      net (fanout=265)      1.898   count_256
    SLICE_X43Y65.A       Tilo                  0.034   temp_142_C_142
                                                       count_256_douta_0[154]_AND_211_o1
    SLICE_X42Y65.CLK     net (fanout=2)        0.208   count_256_douta_0[154]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      2.238ns (0.132ns logic, 2.106ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_153_LDC = MAXDELAY TO TIMEGRP "TO_temp_153_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.047ns.
--------------------------------------------------------------------------------

Paths for end point temp_153_LDC (SLICE_X65Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    33.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_153_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      6.047ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[153]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_153_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y66.C2      net (fanout=265)      4.187   count_256
    SLICE_X46Y66.CMUX    Tilo                  0.198   temp_174_LDC
                                                       count_256_douta_0[153]_AND_214_o1
    SLICE_X65Y66.SR      net (fanout=2)        1.028   count_256_douta_0[153]_AND_214_o
    SLICE_X65Y66.CLK     Trck                  0.297   temp_153_LDC
                                                       temp_153_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.047ns (0.832ns logic, 5.215ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_153_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.336ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[153]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_153_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO8  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y66.C5      net (fanout=2)        0.740   douta_0<153>
    SLICE_X46Y66.CMUX    Tilo                  0.198   temp_174_LDC
                                                       count_256_douta_0[153]_AND_214_o1
    SLICE_X65Y66.SR      net (fanout=2)        1.028   count_256_douta_0[153]_AND_214_o
    SLICE_X65Y66.CLK     Trck                  0.297   temp_153_LDC
                                                       temp_153_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (2.568ns logic, 1.768ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_153_LDC (SLICE_X65Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.282ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_153_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.718ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_153_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y66.C2      net (fanout=265)      4.187   count_256
    SLICE_X46Y66.C       Tilo                  0.068   temp_174_LDC
                                                       count_256_douta_0[153]_AND_213_o1
    SLICE_X65Y66.CLK     net (fanout=2)        1.126   count_256_douta_0[153]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      5.718ns (0.405ns logic, 5.313ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.993ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_153_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.007ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_153_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO8  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y66.C5      net (fanout=2)        0.740   douta_0<153>
    SLICE_X46Y66.C       Tilo                  0.068   temp_174_LDC
                                                       count_256_douta_0[153]_AND_213_o1
    SLICE_X65Y66.CLK     net (fanout=2)        1.126   count_256_douta_0[153]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (2.141ns logic, 1.866ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_153_LDC = MAXDELAY TO TIMEGRP "TO_temp_153_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_153_LDC (SLICE_X65Y66.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_153_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.551ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[153]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_153_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO8  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y66.C5      net (fanout=2)        0.412   douta_0<153>
    SLICE_X46Y66.CMUX    Tilo                  0.080   temp_174_LDC
                                                       count_256_douta_0[153]_AND_214_o1
    SLICE_X65Y66.SR      net (fanout=2)        0.530   count_256_douta_0[153]_AND_214_o
    SLICE_X65Y66.CLK     Tremck      (-Th)    -0.075   temp_153_LDC
                                                       temp_153_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.551ns (0.609ns logic, 0.942ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_153_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[153]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_153_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y66.C2      net (fanout=265)      2.076   count_256
    SLICE_X46Y66.CMUX    Tilo                  0.076   temp_174_LDC
                                                       count_256_douta_0[153]_AND_214_o1
    SLICE_X65Y66.SR      net (fanout=2)        0.530   count_256_douta_0[153]_AND_214_o
    SLICE_X65Y66.CLK     Tremck      (-Th)    -0.075   temp_153_LDC
                                                       temp_153_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (0.249ns logic, 2.606ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_153_LDC (SLICE_X65Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.462ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_153_LDC (LATCH)
  Data Path Delay:      1.462ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_153_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO8  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y66.C5      net (fanout=2)        0.412   douta_0<153>
    SLICE_X46Y66.C       Tilo                  0.034   temp_174_LDC
                                                       count_256_douta_0[153]_AND_213_o1
    SLICE_X65Y66.CLK     net (fanout=2)        0.562   count_256_douta_0[153]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.488ns logic, 0.974ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_153_LDC (SLICE_X65Y66.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.770ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_153_LDC (LATCH)
  Data Path Delay:      2.770ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_153_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y66.C2      net (fanout=265)      2.076   count_256
    SLICE_X46Y66.C       Tilo                  0.034   temp_174_LDC
                                                       count_256_douta_0[153]_AND_213_o1
    SLICE_X65Y66.CLK     net (fanout=2)        0.562   count_256_douta_0[153]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (0.132ns logic, 2.638ns route)
                                                       (4.8% logic, 95.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_152_LDC = MAXDELAY TO TIMEGRP "TO_temp_152_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.198ns.
--------------------------------------------------------------------------------

Paths for end point temp_152_LDC (SLICE_X53Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_152_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[152]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_152_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y65.B2      net (fanout=265)      4.127   count_256
    SLICE_X53Y65.BMUX    Tilo                  0.197   temp_152_LDC
                                                       count_256_douta_0[152]_AND_216_o1
    SLICE_X53Y65.SR      net (fanout=2)        0.240   count_256_douta_0[152]_AND_216_o
    SLICE_X53Y65.CLK     Trck                  0.297   temp_152_LDC
                                                       temp_152_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.198ns (0.831ns logic, 4.367ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_152_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.007ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[152]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_152_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP0Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y65.B1      net (fanout=2)        1.200   douta_0<152>
    SLICE_X53Y65.BMUX    Tilo                  0.197   temp_152_LDC
                                                       count_256_douta_0[152]_AND_216_o1
    SLICE_X53Y65.SR      net (fanout=2)        0.240   count_256_douta_0[152]_AND_216_o
    SLICE_X53Y65.CLK     Trck                  0.297   temp_152_LDC
                                                       temp_152_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (2.567ns logic, 1.440ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_152_LDC (SLICE_X53Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.991ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_152_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_152_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y65.B2      net (fanout=265)      4.127   count_256
    SLICE_X53Y65.B       Tilo                  0.068   temp_152_LDC
                                                       count_256_douta_0[152]_AND_215_o1
    SLICE_X53Y65.CLK     net (fanout=2)        0.477   count_256_douta_0[152]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (0.405ns logic, 4.604ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.182ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_152_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.818ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_152_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP0Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y65.B1      net (fanout=2)        1.200   douta_0<152>
    SLICE_X53Y65.B       Tilo                  0.068   temp_152_LDC
                                                       count_256_douta_0[152]_AND_215_o1
    SLICE_X53Y65.CLK     net (fanout=2)        0.477   count_256_douta_0[152]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (2.141ns logic, 1.677ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_152_LDC = MAXDELAY TO TIMEGRP "TO_temp_152_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_152_LDC (SLICE_X53Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_152_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.279ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[152]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_152_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP0Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y65.B1      net (fanout=2)        0.584   douta_0<152>
    SLICE_X53Y65.BMUX    Tilo                  0.075   temp_152_LDC
                                                       count_256_douta_0[152]_AND_216_o1
    SLICE_X53Y65.SR      net (fanout=2)        0.091   count_256_douta_0[152]_AND_216_o
    SLICE_X53Y65.CLK     Tremck      (-Th)    -0.075   temp_152_LDC
                                                       temp_152_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.604ns logic, 0.675ns route)
                                                       (47.2% logic, 52.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_152_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.395ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[152]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_152_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y65.B2      net (fanout=265)      2.056   count_256
    SLICE_X53Y65.BMUX    Tilo                  0.075   temp_152_LDC
                                                       count_256_douta_0[152]_AND_216_o1
    SLICE_X53Y65.SR      net (fanout=2)        0.091   count_256_douta_0[152]_AND_216_o
    SLICE_X53Y65.CLK     Tremck      (-Th)    -0.075   temp_152_LDC
                                                       temp_152_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (0.248ns logic, 2.147ns route)
                                                       (10.4% logic, 89.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_152_LDC (SLICE_X53Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.264ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_152_LDC (LATCH)
  Data Path Delay:      1.264ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_152_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOPADOP0Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y65.B1      net (fanout=2)        0.584   douta_0<152>
    SLICE_X53Y65.B       Tilo                  0.034   temp_152_LDC
                                                       count_256_douta_0[152]_AND_215_o1
    SLICE_X53Y65.CLK     net (fanout=2)        0.192   count_256_douta_0[152]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      1.264ns (0.488ns logic, 0.776ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_152_LDC (SLICE_X53Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.380ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_152_LDC (LATCH)
  Data Path Delay:      2.380ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_152_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y65.B2      net (fanout=265)      2.056   count_256
    SLICE_X53Y65.B       Tilo                  0.034   temp_152_LDC
                                                       count_256_douta_0[152]_AND_215_o1
    SLICE_X53Y65.CLK     net (fanout=2)        0.192   count_256_douta_0[152]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (0.132ns logic, 2.248ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_151_LDC = MAXDELAY TO TIMEGRP "TO_temp_151_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.340ns.
--------------------------------------------------------------------------------

Paths for end point temp_151_LDC (SLICE_X50Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_151_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[151]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_151_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y65.C2      net (fanout=265)      4.190   count_256
    SLICE_X51Y65.CMUX    Tilo                  0.191   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<155>
                                                       count_256_douta_0[151]_AND_218_o1
    SLICE_X50Y64.SR      net (fanout=2)        0.368   count_256_douta_0[151]_AND_218_o
    SLICE_X50Y64.CLK     Trck                  0.254   temp_151_LDC
                                                       temp_151_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.340ns (0.782ns logic, 4.558ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_151_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[151]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_151_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO7  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y65.C4      net (fanout=2)        1.082   douta_0<151>
    SLICE_X51Y65.CMUX    Tilo                  0.186   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<155>
                                                       count_256_douta_0[151]_AND_218_o1
    SLICE_X50Y64.SR      net (fanout=2)        0.368   count_256_douta_0[151]_AND_218_o
    SLICE_X50Y64.CLK     Trck                  0.254   temp_151_LDC
                                                       temp_151_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (2.513ns logic, 1.450ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_151_LDC (SLICE_X50Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.053ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_151_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.947ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_151_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y65.C2      net (fanout=265)      4.190   count_256
    SLICE_X51Y65.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<155>
                                                       count_256_douta_0[151]_AND_217_o1
    SLICE_X50Y64.CLK     net (fanout=2)        0.352   count_256_douta_0[151]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      4.947ns (0.405ns logic, 4.542ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.425ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_151_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_151_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO7  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y65.C4      net (fanout=2)        1.082   douta_0<151>
    SLICE_X51Y65.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<155>
                                                       count_256_douta_0[151]_AND_217_o1
    SLICE_X50Y64.CLK     net (fanout=2)        0.352   count_256_douta_0[151]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (2.141ns logic, 1.434ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_151_LDC = MAXDELAY TO TIMEGRP "TO_temp_151_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_151_LDC (SLICE_X50Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_151_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[151]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_151_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO7  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y65.C4      net (fanout=2)        0.534   douta_0<151>
    SLICE_X51Y65.CMUX    Tilo                  0.077   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<155>
                                                       count_256_douta_0[151]_AND_218_o1
    SLICE_X50Y64.SR      net (fanout=2)        0.143   count_256_douta_0[151]_AND_218_o
    SLICE_X50Y64.CLK     Tremck      (-Th)    -0.054   temp_151_LDC
                                                       temp_151_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.585ns logic, 0.677ns route)
                                                       (46.4% logic, 53.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_151_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.444ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[151]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_151_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y65.C2      net (fanout=265)      2.076   count_256
    SLICE_X51Y65.CMUX    Tilo                  0.073   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<155>
                                                       count_256_douta_0[151]_AND_218_o1
    SLICE_X50Y64.SR      net (fanout=2)        0.143   count_256_douta_0[151]_AND_218_o
    SLICE_X50Y64.CLK     Tremck      (-Th)    -0.054   temp_151_LDC
                                                       temp_151_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (0.225ns logic, 2.219ns route)
                                                       (9.2% logic, 90.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_151_LDC (SLICE_X50Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.165ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_151_LDC (LATCH)
  Data Path Delay:      1.165ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_151_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO7  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y65.C4      net (fanout=2)        0.534   douta_0<151>
    SLICE_X51Y65.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<155>
                                                       count_256_douta_0[151]_AND_217_o1
    SLICE_X50Y64.CLK     net (fanout=2)        0.143   count_256_douta_0[151]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (0.488ns logic, 0.677ns route)
                                                       (41.9% logic, 58.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_151_LDC (SLICE_X50Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.351ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_151_LDC (LATCH)
  Data Path Delay:      2.351ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_151_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y65.C2      net (fanout=265)      2.076   count_256
    SLICE_X51Y65.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<155>
                                                       count_256_douta_0[151]_AND_217_o1
    SLICE_X50Y64.CLK     net (fanout=2)        0.143   count_256_douta_0[151]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (0.132ns logic, 2.219ns route)
                                                       (5.6% logic, 94.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_150_LDC = MAXDELAY TO TIMEGRP "TO_temp_150_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.531ns.
--------------------------------------------------------------------------------

Paths for end point temp_150_LDC (SLICE_X47Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_150_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[150]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_150_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y64.C2      net (fanout=265)      4.105   count_256
    SLICE_X52Y64.CMUX    Tilo                  0.198   temp_146_C_146
                                                       count_256_douta_0[150]_AND_220_o1
    SLICE_X47Y64.SR      net (fanout=2)        0.594   count_256_douta_0[150]_AND_220_o
    SLICE_X47Y64.CLK     Trck                  0.297   temp_150_LDC
                                                       temp_150_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (0.832ns logic, 4.699ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_150_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[150]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_150_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO6  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y64.C5      net (fanout=2)        1.124   douta_0<150>
    SLICE_X52Y64.CMUX    Tilo                  0.198   temp_146_C_146
                                                       count_256_douta_0[150]_AND_220_o1
    SLICE_X47Y64.SR      net (fanout=2)        0.594   count_256_douta_0[150]_AND_220_o
    SLICE_X47Y64.CLK     Trck                  0.297   temp_150_LDC
                                                       temp_150_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.286ns (2.568ns logic, 1.718ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_150_LDC (SLICE_X47Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.984ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_150_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.016ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_150_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y64.C2      net (fanout=265)      4.105   count_256
    SLICE_X52Y64.C       Tilo                  0.068   temp_146_C_146
                                                       count_256_douta_0[150]_AND_219_o1
    SLICE_X47Y64.CLK     net (fanout=2)        0.506   count_256_douta_0[150]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (0.405ns logic, 4.611ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.229ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_150_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.771ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_150_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO6  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y64.C5      net (fanout=2)        1.124   douta_0<150>
    SLICE_X52Y64.C       Tilo                  0.068   temp_146_C_146
                                                       count_256_douta_0[150]_AND_219_o1
    SLICE_X47Y64.CLK     net (fanout=2)        0.506   count_256_douta_0[150]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (2.141ns logic, 1.630ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_150_LDC = MAXDELAY TO TIMEGRP "TO_temp_150_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_150_LDC (SLICE_X47Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_150_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.408ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[150]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_150_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO6  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y64.C5      net (fanout=2)        0.562   douta_0<150>
    SLICE_X52Y64.CMUX    Tilo                  0.080   temp_146_C_146
                                                       count_256_douta_0[150]_AND_220_o1
    SLICE_X47Y64.SR      net (fanout=2)        0.237   count_256_douta_0[150]_AND_220_o
    SLICE_X47Y64.CLK     Tremck      (-Th)    -0.075   temp_150_LDC
                                                       temp_150_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (0.609ns logic, 0.799ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_150_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.527ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[150]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_150_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y64.C2      net (fanout=265)      2.041   count_256
    SLICE_X52Y64.CMUX    Tilo                  0.076   temp_146_C_146
                                                       count_256_douta_0[150]_AND_220_o1
    SLICE_X47Y64.SR      net (fanout=2)        0.237   count_256_douta_0[150]_AND_220_o
    SLICE_X47Y64.CLK     Tremck      (-Th)    -0.075   temp_150_LDC
                                                       temp_150_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.527ns (0.249ns logic, 2.278ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_150_LDC (SLICE_X47Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.256ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_150_LDC (LATCH)
  Data Path Delay:      1.256ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_150_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO6  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y64.C5      net (fanout=2)        0.562   douta_0<150>
    SLICE_X52Y64.C       Tilo                  0.034   temp_146_C_146
                                                       count_256_douta_0[150]_AND_219_o1
    SLICE_X47Y64.CLK     net (fanout=2)        0.206   count_256_douta_0[150]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.488ns logic, 0.768ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_150_LDC (SLICE_X47Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.379ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_150_LDC (LATCH)
  Data Path Delay:      2.379ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_150_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y64.C2      net (fanout=265)      2.041   count_256
    SLICE_X52Y64.C       Tilo                  0.034   temp_146_C_146
                                                       count_256_douta_0[150]_AND_219_o1
    SLICE_X47Y64.CLK     net (fanout=2)        0.206   count_256_douta_0[150]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (0.132ns logic, 2.247ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_149_LDC = MAXDELAY TO TIMEGRP "TO_temp_149_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.125ns.
--------------------------------------------------------------------------------

Paths for end point temp_149_LDC (SLICE_X56Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_149_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[149]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_149_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y65.A4      net (fanout=265)      3.938   count_256
    SLICE_X53Y65.AMUX    Tilo                  0.186   temp_152_LDC
                                                       count_256_douta_0[149]_AND_222_o1
    SLICE_X56Y64.SR      net (fanout=2)        0.410   count_256_douta_0[149]_AND_222_o
    SLICE_X56Y64.CLK     Trck                  0.254   temp_149_LDC
                                                       temp_149_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (0.777ns logic, 4.348ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_149_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.228ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[149]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_149_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO5  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y65.A2      net (fanout=2)        1.297   douta_0<149>
    SLICE_X53Y65.AMUX    Tilo                  0.194   temp_152_LDC
                                                       count_256_douta_0[149]_AND_222_o1
    SLICE_X56Y64.SR      net (fanout=2)        0.410   count_256_douta_0[149]_AND_222_o
    SLICE_X56Y64.CLK     Trck                  0.254   temp_149_LDC
                                                       temp_149_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (2.521ns logic, 1.707ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_149_LDC (SLICE_X56Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.143ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_149_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.857ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_149_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y65.A4      net (fanout=265)      3.938   count_256
    SLICE_X53Y65.A       Tilo                  0.068   temp_152_LDC
                                                       count_256_douta_0[149]_AND_221_o1
    SLICE_X56Y64.CLK     net (fanout=2)        0.514   count_256_douta_0[149]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      4.857ns (0.405ns logic, 4.452ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.048ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_149_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.952ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_149_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO5  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y65.A2      net (fanout=2)        1.297   douta_0<149>
    SLICE_X53Y65.A       Tilo                  0.068   temp_152_LDC
                                                       count_256_douta_0[149]_AND_221_o1
    SLICE_X56Y64.CLK     net (fanout=2)        0.514   count_256_douta_0[149]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (2.141ns logic, 1.811ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_149_LDC = MAXDELAY TO TIMEGRP "TO_temp_149_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_149_LDC (SLICE_X56Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_149_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.366ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[149]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_149_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO5  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y65.A2      net (fanout=2)        0.605   douta_0<149>
    SLICE_X53Y65.AMUX    Tilo                  0.075   temp_152_LDC
                                                       count_256_douta_0[149]_AND_222_o1
    SLICE_X56Y64.SR      net (fanout=2)        0.178   count_256_douta_0[149]_AND_222_o
    SLICE_X56Y64.CLK     Tremck      (-Th)    -0.054   temp_149_LDC
                                                       temp_149_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.366ns (0.583ns logic, 0.783ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_149_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.398ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[149]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_149_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y65.A4      net (fanout=265)      1.990   count_256
    SLICE_X53Y65.AMUX    Tilo                  0.078   temp_152_LDC
                                                       count_256_douta_0[149]_AND_222_o1
    SLICE_X56Y64.SR      net (fanout=2)        0.178   count_256_douta_0[149]_AND_222_o
    SLICE_X56Y64.CLK     Tremck      (-Th)    -0.054   temp_149_LDC
                                                       temp_149_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (0.230ns logic, 2.168ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_149_LDC (SLICE_X56Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.321ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_149_LDC (LATCH)
  Data Path Delay:      1.321ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_149_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO5  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y65.A2      net (fanout=2)        0.605   douta_0<149>
    SLICE_X53Y65.A       Tilo                  0.034   temp_152_LDC
                                                       count_256_douta_0[149]_AND_221_o1
    SLICE_X56Y64.CLK     net (fanout=2)        0.228   count_256_douta_0[149]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.488ns logic, 0.833ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_149_LDC (SLICE_X56Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.350ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_149_LDC (LATCH)
  Data Path Delay:      2.350ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_149_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y65.A4      net (fanout=265)      1.990   count_256
    SLICE_X53Y65.A       Tilo                  0.034   temp_152_LDC
                                                       count_256_douta_0[149]_AND_221_o1
    SLICE_X56Y64.CLK     net (fanout=2)        0.228   count_256_douta_0[149]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (0.132ns logic, 2.218ns route)
                                                       (5.6% logic, 94.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_148_LDC = MAXDELAY TO TIMEGRP "TO_temp_148_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.047ns.
--------------------------------------------------------------------------------

Paths for end point temp_148_LDC (SLICE_X44Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_148_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.047ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[148]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_148_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y64.C2      net (fanout=265)      3.912   count_256
    SLICE_X45Y64.CMUX    Tilo                  0.191   temp_142_P_142
                                                       count_256_douta_0[148]_AND_224_o1
    SLICE_X44Y64.SR      net (fanout=2)        0.353   count_256_douta_0[148]_AND_224_o
    SLICE_X44Y64.CLK     Trck                  0.254   temp_148_LDC
                                                       temp_148_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (0.782ns logic, 4.265ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_148_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[148]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_148_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO4  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y64.C5      net (fanout=2)        0.720   douta_0<148>
    SLICE_X45Y64.CMUX    Tilo                  0.191   temp_142_P_142
                                                       count_256_douta_0[148]_AND_224_o1
    SLICE_X44Y64.SR      net (fanout=2)        0.353   count_256_douta_0[148]_AND_224_o
    SLICE_X44Y64.CLK     Trck                  0.254   temp_148_LDC
                                                       temp_148_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (2.518ns logic, 1.073ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_148_LDC (SLICE_X44Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.447ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_148_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_148_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y64.C2      net (fanout=265)      3.912   count_256
    SLICE_X45Y64.C       Tilo                  0.068   temp_142_P_142
                                                       count_256_douta_0[148]_AND_223_o1
    SLICE_X44Y64.CLK     net (fanout=2)        0.236   count_256_douta_0[148]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (0.405ns logic, 4.148ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.903ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_148_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.097ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_148_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO4  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y64.C5      net (fanout=2)        0.720   douta_0<148>
    SLICE_X45Y64.C       Tilo                  0.068   temp_142_P_142
                                                       count_256_douta_0[148]_AND_223_o1
    SLICE_X44Y64.CLK     net (fanout=2)        0.236   count_256_douta_0[148]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (2.141ns logic, 0.956ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_148_LDC = MAXDELAY TO TIMEGRP "TO_temp_148_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_148_LDC (SLICE_X44Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_148_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.121ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[148]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_148_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO4  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y64.C5      net (fanout=2)        0.402   douta_0<148>
    SLICE_X45Y64.CMUX    Tilo                  0.077   temp_142_P_142
                                                       count_256_douta_0[148]_AND_224_o1
    SLICE_X44Y64.SR      net (fanout=2)        0.134   count_256_douta_0[148]_AND_224_o
    SLICE_X44Y64.CLK     Tremck      (-Th)    -0.054   temp_148_LDC
                                                       temp_148_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.121ns (0.585ns logic, 0.536ns route)
                                                       (52.2% logic, 47.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_148_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.318ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[148]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_148_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y64.C2      net (fanout=265)      1.959   count_256
    SLICE_X45Y64.CMUX    Tilo                  0.073   temp_142_P_142
                                                       count_256_douta_0[148]_AND_224_o1
    SLICE_X44Y64.SR      net (fanout=2)        0.134   count_256_douta_0[148]_AND_224_o
    SLICE_X44Y64.CLK     Tremck      (-Th)    -0.054   temp_148_LDC
                                                       temp_148_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (0.225ns logic, 2.093ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_148_LDC (SLICE_X44Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.988ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_148_LDC (LATCH)
  Data Path Delay:      0.988ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_148_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO4  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y64.C5      net (fanout=2)        0.402   douta_0<148>
    SLICE_X45Y64.C       Tilo                  0.034   temp_142_P_142
                                                       count_256_douta_0[148]_AND_223_o1
    SLICE_X44Y64.CLK     net (fanout=2)        0.098   count_256_douta_0[148]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      0.988ns (0.488ns logic, 0.500ns route)
                                                       (49.4% logic, 50.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_148_LDC (SLICE_X44Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.189ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_148_LDC (LATCH)
  Data Path Delay:      2.189ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_148_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y64.C2      net (fanout=265)      1.959   count_256
    SLICE_X45Y64.C       Tilo                  0.034   temp_142_P_142
                                                       count_256_douta_0[148]_AND_223_o1
    SLICE_X44Y64.CLK     net (fanout=2)        0.098   count_256_douta_0[148]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (0.132ns logic, 2.057ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_147_LDC = MAXDELAY TO TIMEGRP "TO_temp_147_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.488ns.
--------------------------------------------------------------------------------

Paths for end point temp_147_LDC (SLICE_X64Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_147_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[147]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_147_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X64Y63.A4      net (fanout=265)      4.328   count_256
    SLICE_X64Y63.AMUX    Tilo                  0.190   temp_147_LDC
                                                       count_256_douta_0[147]_AND_226_o1
    SLICE_X64Y63.SR      net (fanout=2)        0.379   count_256_douta_0[147]_AND_226_o
    SLICE_X64Y63.CLK     Trck                  0.254   temp_147_LDC
                                                       temp_147_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.488ns (0.781ns logic, 4.707ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    34.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_147_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[147]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_147_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO3  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X64Y63.A1      net (fanout=2)        2.286   douta_0<147>
    SLICE_X64Y63.AMUX    Tilo                  0.196   temp_147_LDC
                                                       count_256_douta_0[147]_AND_226_o1
    SLICE_X64Y63.SR      net (fanout=2)        0.379   count_256_douta_0[147]_AND_226_o
    SLICE_X64Y63.CLK     Trck                  0.254   temp_147_LDC
                                                       temp_147_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.188ns (2.523ns logic, 2.665ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_147_LDC (SLICE_X64Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.794ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_147_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.206ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_147_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X64Y63.A4      net (fanout=265)      4.328   count_256
    SLICE_X64Y63.A       Tilo                  0.068   temp_147_LDC
                                                       count_256_douta_0[147]_AND_225_o1
    SLICE_X64Y63.CLK     net (fanout=2)        0.473   count_256_douta_0[147]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      5.206ns (0.405ns logic, 4.801ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.100ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_147_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.900ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_147_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO3  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X64Y63.A1      net (fanout=2)        2.286   douta_0<147>
    SLICE_X64Y63.A       Tilo                  0.068   temp_147_LDC
                                                       count_256_douta_0[147]_AND_225_o1
    SLICE_X64Y63.CLK     net (fanout=2)        0.473   count_256_douta_0[147]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      4.900ns (2.141ns logic, 2.759ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_147_LDC = MAXDELAY TO TIMEGRP "TO_temp_147_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_147_LDC (SLICE_X64Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.875ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_147_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[147]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_147_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO3  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X64Y63.A1      net (fanout=2)        1.145   douta_0<147>
    SLICE_X64Y63.AMUX    Tilo                  0.075   temp_147_LDC
                                                       count_256_douta_0[147]_AND_226_o1
    SLICE_X64Y63.SR      net (fanout=2)        0.147   count_256_douta_0[147]_AND_226_o
    SLICE_X64Y63.CLK     Tremck      (-Th)    -0.054   temp_147_LDC
                                                       temp_147_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.583ns logic, 1.292ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_147_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.634ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[147]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_147_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X64Y63.A4      net (fanout=265)      2.256   count_256
    SLICE_X64Y63.AMUX    Tilo                  0.079   temp_147_LDC
                                                       count_256_douta_0[147]_AND_226_o1
    SLICE_X64Y63.SR      net (fanout=2)        0.147   count_256_douta_0[147]_AND_226_o
    SLICE_X64Y63.CLK     Tremck      (-Th)    -0.054   temp_147_LDC
                                                       temp_147_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.634ns (0.231ns logic, 2.403ns route)
                                                       (8.8% logic, 91.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_147_LDC (SLICE_X64Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.824ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_147_LDC (LATCH)
  Data Path Delay:      1.824ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_147_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO3  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X64Y63.A1      net (fanout=2)        1.145   douta_0<147>
    SLICE_X64Y63.A       Tilo                  0.034   temp_147_LDC
                                                       count_256_douta_0[147]_AND_225_o1
    SLICE_X64Y63.CLK     net (fanout=2)        0.191   count_256_douta_0[147]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      1.824ns (0.488ns logic, 1.336ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_147_LDC (SLICE_X64Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.579ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_147_LDC (LATCH)
  Data Path Delay:      2.579ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_147_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X64Y63.A4      net (fanout=265)      2.256   count_256
    SLICE_X64Y63.A       Tilo                  0.034   temp_147_LDC
                                                       count_256_douta_0[147]_AND_225_o1
    SLICE_X64Y63.CLK     net (fanout=2)        0.191   count_256_douta_0[147]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      2.579ns (0.132ns logic, 2.447ns route)
                                                       (5.1% logic, 94.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_146_LDC = MAXDELAY TO TIMEGRP "TO_temp_146_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.991ns.
--------------------------------------------------------------------------------

Paths for end point temp_146_LDC (SLICE_X47Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_146_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.991ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[146]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_146_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y63.B2      net (fanout=265)      3.920   count_256
    SLICE_X47Y63.BMUX    Tilo                  0.197   temp_146_LDC
                                                       count_256_douta_0[146]_AND_228_o1
    SLICE_X47Y63.SR      net (fanout=2)        0.240   count_256_douta_0[146]_AND_228_o
    SLICE_X47Y63.CLK     Trck                  0.297   temp_146_LDC
                                                       temp_146_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.991ns (0.831ns logic, 4.160ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_146_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[146]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_146_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO2  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y63.B1      net (fanout=2)        1.125   douta_0<146>
    SLICE_X47Y63.BMUX    Tilo                  0.197   temp_146_LDC
                                                       count_256_douta_0[146]_AND_228_o1
    SLICE_X47Y63.SR      net (fanout=2)        0.240   count_256_douta_0[146]_AND_228_o
    SLICE_X47Y63.CLK     Trck                  0.297   temp_146_LDC
                                                       temp_146_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (2.567ns logic, 1.365ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_146_LDC (SLICE_X47Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.440ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_146_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.560ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_146_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y63.B2      net (fanout=265)      3.920   count_256
    SLICE_X47Y63.B       Tilo                  0.068   temp_146_LDC
                                                       count_256_douta_0[146]_AND_227_o1
    SLICE_X47Y63.CLK     net (fanout=2)        0.235   count_256_douta_0[146]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      4.560ns (0.405ns logic, 4.155ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.499ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_146_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.501ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_146_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO2  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y63.B1      net (fanout=2)        1.125   douta_0<146>
    SLICE_X47Y63.B       Tilo                  0.068   temp_146_LDC
                                                       count_256_douta_0[146]_AND_227_o1
    SLICE_X47Y63.CLK     net (fanout=2)        0.235   count_256_douta_0[146]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (2.141ns logic, 1.360ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_146_LDC = MAXDELAY TO TIMEGRP "TO_temp_146_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_146_LDC (SLICE_X47Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_146_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.234ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[146]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_146_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO2  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y63.B1      net (fanout=2)        0.539   douta_0<146>
    SLICE_X47Y63.BMUX    Tilo                  0.075   temp_146_LDC
                                                       count_256_douta_0[146]_AND_228_o1
    SLICE_X47Y63.SR      net (fanout=2)        0.091   count_256_douta_0[146]_AND_228_o
    SLICE_X47Y63.CLK     Tremck      (-Th)    -0.075   temp_146_LDC
                                                       temp_146_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (0.604ns logic, 0.630ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_146_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[146]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_146_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y63.B2      net (fanout=265)      1.958   count_256
    SLICE_X47Y63.BMUX    Tilo                  0.075   temp_146_LDC
                                                       count_256_douta_0[146]_AND_228_o1
    SLICE_X47Y63.SR      net (fanout=2)        0.091   count_256_douta_0[146]_AND_228_o
    SLICE_X47Y63.CLK     Tremck      (-Th)    -0.075   temp_146_LDC
                                                       temp_146_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (0.248ns logic, 2.049ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_146_LDC (SLICE_X47Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.124ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_146_LDC (LATCH)
  Data Path Delay:      1.124ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_146_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO2  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y63.B1      net (fanout=2)        0.539   douta_0<146>
    SLICE_X47Y63.B       Tilo                  0.034   temp_146_LDC
                                                       count_256_douta_0[146]_AND_227_o1
    SLICE_X47Y63.CLK     net (fanout=2)        0.097   count_256_douta_0[146]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      1.124ns (0.488ns logic, 0.636ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_146_LDC (SLICE_X47Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.187ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_146_LDC (LATCH)
  Data Path Delay:      2.187ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_146_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y63.B2      net (fanout=265)      1.958   count_256
    SLICE_X47Y63.B       Tilo                  0.034   temp_146_LDC
                                                       count_256_douta_0[146]_AND_227_o1
    SLICE_X47Y63.CLK     net (fanout=2)        0.097   count_256_douta_0[146]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (0.132ns logic, 2.055ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_145_LDC = MAXDELAY TO TIMEGRP "TO_temp_145_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.843ns.
--------------------------------------------------------------------------------

Paths for end point temp_145_LDC (SLICE_X35Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_145_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[145]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_145_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y65.C2      net (fanout=265)      4.116   count_256
    SLICE_X53Y65.CMUX    Tilo                  0.191   temp_152_LDC
                                                       count_256_douta_0[145]_AND_230_o1
    SLICE_X35Y64.SR      net (fanout=2)        0.902   count_256_douta_0[145]_AND_230_o
    SLICE_X35Y64.CLK     Trck                  0.297   temp_145_LDC
                                                       temp_145_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.843ns (0.825ns logic, 5.018ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_145_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[145]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_145_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO1  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y65.C5      net (fanout=2)        1.025   douta_0<145>
    SLICE_X53Y65.CMUX    Tilo                  0.191   temp_152_LDC
                                                       count_256_douta_0[145]_AND_230_o1
    SLICE_X35Y64.SR      net (fanout=2)        0.902   count_256_douta_0[145]_AND_230_o
    SLICE_X35Y64.CLK     Trck                  0.297   temp_145_LDC
                                                       temp_145_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (2.561ns logic, 1.927ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_145_LDC (SLICE_X35Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.453ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_145_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.547ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_145_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y65.C2      net (fanout=265)      4.116   count_256
    SLICE_X53Y65.C       Tilo                  0.068   temp_152_LDC
                                                       count_256_douta_0[145]_AND_229_o1
    SLICE_X35Y64.CLK     net (fanout=2)        1.026   count_256_douta_0[145]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      5.547ns (0.405ns logic, 5.142ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.808ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_145_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.192ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_145_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO1  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y65.C5      net (fanout=2)        1.025   douta_0<145>
    SLICE_X53Y65.C       Tilo                  0.068   temp_152_LDC
                                                       count_256_douta_0[145]_AND_229_o1
    SLICE_X35Y64.CLK     net (fanout=2)        1.026   count_256_douta_0[145]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      4.192ns (2.141ns logic, 2.051ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_145_LDC = MAXDELAY TO TIMEGRP "TO_temp_145_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_145_LDC (SLICE_X35Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_145_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.533ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[145]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_145_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO1  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y65.C5      net (fanout=2)        0.526   douta_0<145>
    SLICE_X53Y65.CMUX    Tilo                  0.077   temp_152_LDC
                                                       count_256_douta_0[145]_AND_230_o1
    SLICE_X35Y64.SR      net (fanout=2)        0.401   count_256_douta_0[145]_AND_230_o
    SLICE_X35Y64.CLK     Tremck      (-Th)    -0.075   temp_145_LDC
                                                       temp_145_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.606ns logic, 0.927ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.700ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_145_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.700ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[145]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_145_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y65.C2      net (fanout=265)      2.053   count_256
    SLICE_X53Y65.CMUX    Tilo                  0.073   temp_152_LDC
                                                       count_256_douta_0[145]_AND_230_o1
    SLICE_X35Y64.SR      net (fanout=2)        0.401   count_256_douta_0[145]_AND_230_o
    SLICE_X35Y64.CLK     Tremck      (-Th)    -0.075   temp_145_LDC
                                                       temp_145_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.700ns (0.246ns logic, 2.454ns route)
                                                       (9.1% logic, 90.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_145_LDC (SLICE_X35Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.471ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_145_LDC (LATCH)
  Data Path Delay:      1.471ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_145_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO1  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y65.C5      net (fanout=2)        0.526   douta_0<145>
    SLICE_X53Y65.C       Tilo                  0.034   temp_152_LDC
                                                       count_256_douta_0[145]_AND_229_o1
    SLICE_X35Y64.CLK     net (fanout=2)        0.457   count_256_douta_0[145]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      1.471ns (0.488ns logic, 0.983ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_145_LDC (SLICE_X35Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.642ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_145_LDC (LATCH)
  Data Path Delay:      2.642ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_145_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y65.C2      net (fanout=265)      2.053   count_256
    SLICE_X53Y65.C       Tilo                  0.034   temp_152_LDC
                                                       count_256_douta_0[145]_AND_229_o1
    SLICE_X35Y64.CLK     net (fanout=2)        0.457   count_256_douta_0[145]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (0.132ns logic, 2.510ns route)
                                                       (5.0% logic, 95.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_144_LDC = MAXDELAY TO TIMEGRP "TO_temp_144_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.868ns.
--------------------------------------------------------------------------------

Paths for end point temp_144_LDC (SLICE_X33Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_144_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.868ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[144]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_144_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y64.D4      net (fanout=265)      3.547   count_256
    SLICE_X39Y64.DMUX    Tilo                  0.186   temp_141_C_141
                                                       count_256_douta_0[144]_AND_232_o1
    SLICE_X33Y63.SR      net (fanout=2)        0.501   count_256_douta_0[144]_AND_232_o
    SLICE_X33Y63.CLK     Trck                  0.297   temp_144_LDC
                                                       temp_144_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (0.820ns logic, 4.048ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_144_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[144]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_144_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO0  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y64.D1      net (fanout=2)        0.889   douta_0<144>
    SLICE_X39Y64.DMUX    Tilo                  0.192   temp_141_C_141
                                                       count_256_douta_0[144]_AND_232_o1
    SLICE_X33Y63.SR      net (fanout=2)        0.501   count_256_douta_0[144]_AND_232_o
    SLICE_X33Y63.CLK     Trck                  0.297   temp_144_LDC
                                                       temp_144_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (2.562ns logic, 1.390ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_144_LDC (SLICE_X33Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.466ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_144_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.534ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_144_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y64.D4      net (fanout=265)      3.547   count_256
    SLICE_X39Y64.D       Tilo                  0.068   temp_141_C_141
                                                       count_256_douta_0[144]_AND_231_o1
    SLICE_X33Y63.CLK     net (fanout=2)        0.582   count_256_douta_0[144]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (0.405ns logic, 4.129ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.388ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_144_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_144_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO0  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y64.D1      net (fanout=2)        0.889   douta_0<144>
    SLICE_X39Y64.D       Tilo                  0.068   temp_141_C_141
                                                       count_256_douta_0[144]_AND_231_o1
    SLICE_X33Y63.CLK     net (fanout=2)        0.582   count_256_douta_0[144]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (2.141ns logic, 1.471ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_144_LDC = MAXDELAY TO TIMEGRP "TO_temp_144_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_144_LDC (SLICE_X33Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_144_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.205ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[144]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_144_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO0  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y64.D1      net (fanout=2)        0.410   douta_0<144>
    SLICE_X39Y64.DMUX    Tilo                  0.074   temp_141_C_141
                                                       count_256_douta_0[144]_AND_232_o1
    SLICE_X33Y63.SR      net (fanout=2)        0.192   count_256_douta_0[144]_AND_232_o
    SLICE_X33Y63.CLK     Tremck      (-Th)    -0.075   temp_144_LDC
                                                       temp_144_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.603ns logic, 0.602ns route)
                                                       (50.0% logic, 50.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_144_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.225ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[144]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_144_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y64.D4      net (fanout=265)      1.782   count_256
    SLICE_X39Y64.DMUX    Tilo                  0.078   temp_141_C_141
                                                       count_256_douta_0[144]_AND_232_o1
    SLICE_X33Y63.SR      net (fanout=2)        0.192   count_256_douta_0[144]_AND_232_o
    SLICE_X33Y63.CLK     Tremck      (-Th)    -0.075   temp_144_LDC
                                                       temp_144_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.251ns logic, 1.974ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_144_LDC (SLICE_X33Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.131ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_144_LDC (LATCH)
  Data Path Delay:      1.131ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_144_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y13.DOADO0  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y64.D1      net (fanout=2)        0.410   douta_0<144>
    SLICE_X39Y64.D       Tilo                  0.034   temp_141_C_141
                                                       count_256_douta_0[144]_AND_231_o1
    SLICE_X33Y63.CLK     net (fanout=2)        0.233   count_256_douta_0[144]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      1.131ns (0.488ns logic, 0.643ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_144_LDC (SLICE_X33Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.147ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_144_LDC (LATCH)
  Data Path Delay:      2.147ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_144_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y64.D4      net (fanout=265)      1.782   count_256
    SLICE_X39Y64.D       Tilo                  0.034   temp_141_C_141
                                                       count_256_douta_0[144]_AND_231_o1
    SLICE_X33Y63.CLK     net (fanout=2)        0.233   count_256_douta_0[144]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (0.132ns logic, 2.015ns route)
                                                       (6.1% logic, 93.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_142_LDC = MAXDELAY TO TIMEGRP "TO_temp_142_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.884ns.
--------------------------------------------------------------------------------

Paths for end point temp_142_LDC (SLICE_X44Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_142_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.884ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[142]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_142_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y63.A4      net (fanout=265)      3.724   count_256
    SLICE_X44Y63.AMUX    Tilo                  0.190   temp_142_LDC
                                                       count_256_douta_0[142]_AND_236_o1
    SLICE_X44Y63.SR      net (fanout=2)        0.379   count_256_douta_0[142]_AND_236_o
    SLICE_X44Y63.CLK     Trck                  0.254   temp_142_LDC
                                                       temp_142_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.884ns (0.781ns logic, 4.103ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_142_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.064ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[142]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_142_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO31 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y63.A3      net (fanout=2)        1.169   douta_0<142>
    SLICE_X44Y63.AMUX    Tilo                  0.189   temp_142_LDC
                                                       count_256_douta_0[142]_AND_236_o1
    SLICE_X44Y63.SR      net (fanout=2)        0.379   count_256_douta_0[142]_AND_236_o
    SLICE_X44Y63.CLK     Trck                  0.254   temp_142_LDC
                                                       temp_142_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (2.516ns logic, 1.548ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_142_LDC (SLICE_X44Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.404ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_142_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_142_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y63.A4      net (fanout=265)      3.724   count_256
    SLICE_X44Y63.A       Tilo                  0.068   temp_142_LDC
                                                       count_256_douta_0[142]_AND_235_o1
    SLICE_X44Y63.CLK     net (fanout=2)        0.467   count_256_douta_0[142]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (0.405ns logic, 4.191ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.223ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_142_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_142_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO31 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y63.A3      net (fanout=2)        1.169   douta_0<142>
    SLICE_X44Y63.A       Tilo                  0.068   temp_142_LDC
                                                       count_256_douta_0[142]_AND_235_o1
    SLICE_X44Y63.CLK     net (fanout=2)        0.467   count_256_douta_0[142]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (2.141ns logic, 1.636ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_142_LDC = MAXDELAY TO TIMEGRP "TO_temp_142_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_142_LDC (SLICE_X44Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_142_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[142]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_142_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO31 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y63.A3      net (fanout=2)        0.587   douta_0<142>
    SLICE_X44Y63.AMUX    Tilo                  0.080   temp_142_LDC
                                                       count_256_douta_0[142]_AND_236_o1
    SLICE_X44Y63.SR      net (fanout=2)        0.147   count_256_douta_0[142]_AND_236_o
    SLICE_X44Y63.CLK     Tremck      (-Th)    -0.054   temp_142_LDC
                                                       temp_142_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.588ns logic, 0.734ns route)
                                                       (44.5% logic, 55.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_142_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.267ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[142]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_142_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y63.A4      net (fanout=265)      1.889   count_256
    SLICE_X44Y63.AMUX    Tilo                  0.079   temp_142_LDC
                                                       count_256_douta_0[142]_AND_236_o1
    SLICE_X44Y63.SR      net (fanout=2)        0.147   count_256_douta_0[142]_AND_236_o
    SLICE_X44Y63.CLK     Tremck      (-Th)    -0.054   temp_142_LDC
                                                       temp_142_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.267ns (0.231ns logic, 2.036ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_142_LDC (SLICE_X44Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.261ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_142_LDC (LATCH)
  Data Path Delay:      1.261ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_142_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO31 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y63.A3      net (fanout=2)        0.587   douta_0<142>
    SLICE_X44Y63.A       Tilo                  0.034   temp_142_LDC
                                                       count_256_douta_0[142]_AND_235_o1
    SLICE_X44Y63.CLK     net (fanout=2)        0.186   count_256_douta_0[142]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.488ns logic, 0.773ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_142_LDC (SLICE_X44Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.207ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_142_LDC (LATCH)
  Data Path Delay:      2.207ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_142_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y63.A4      net (fanout=265)      1.889   count_256
    SLICE_X44Y63.A       Tilo                  0.034   temp_142_LDC
                                                       count_256_douta_0[142]_AND_235_o1
    SLICE_X44Y63.CLK     net (fanout=2)        0.186   count_256_douta_0[142]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (0.132ns logic, 2.075ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_143_LDC = MAXDELAY TO TIMEGRP "TO_temp_143_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.433ns.
--------------------------------------------------------------------------------

Paths for end point temp_143_LDC (SLICE_X65Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_143_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[143]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_143_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X64Y62.D4      net (fanout=265)      4.368   count_256
    SLICE_X64Y62.DMUX    Tilo                  0.191   temp_135_LDC
                                                       count_256_douta_0[143]_AND_234_o1
    SLICE_X65Y62.SR      net (fanout=2)        0.240   count_256_douta_0[143]_AND_234_o
    SLICE_X65Y62.CLK     Trck                  0.297   temp_143_LDC
                                                       temp_143_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.433ns (0.825ns logic, 4.608ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_143_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[143]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_143_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP3Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X64Y62.D3      net (fanout=2)        1.903   douta_0<143>
    SLICE_X64Y62.DMUX    Tilo                  0.190   temp_135_LDC
                                                       count_256_douta_0[143]_AND_234_o1
    SLICE_X65Y62.SR      net (fanout=2)        0.240   count_256_douta_0[143]_AND_234_o
    SLICE_X65Y62.CLK     Trck                  0.297   temp_143_LDC
                                                       temp_143_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (2.560ns logic, 2.143ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_143_LDC (SLICE_X65Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.754ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_143_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_143_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X64Y62.D4      net (fanout=265)      4.368   count_256
    SLICE_X64Y62.D       Tilo                  0.068   temp_135_LDC
                                                       count_256_douta_0[143]_AND_233_o1
    SLICE_X65Y62.CLK     net (fanout=2)        0.473   count_256_douta_0[143]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (0.405ns logic, 4.841ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.483ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_143_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_143_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP3Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X64Y62.D3      net (fanout=2)        1.903   douta_0<143>
    SLICE_X64Y62.D       Tilo                  0.068   temp_135_LDC
                                                       count_256_douta_0[143]_AND_233_o1
    SLICE_X65Y62.CLK     net (fanout=2)        0.473   count_256_douta_0[143]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (2.141ns logic, 2.376ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_143_LDC = MAXDELAY TO TIMEGRP "TO_temp_143_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_143_LDC (SLICE_X65Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_143_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.727ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[143]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_143_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP3Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X64Y62.D3      net (fanout=2)        1.026   douta_0<143>
    SLICE_X64Y62.DMUX    Tilo                  0.081   temp_135_LDC
                                                       count_256_douta_0[143]_AND_234_o1
    SLICE_X65Y62.SR      net (fanout=2)        0.091   count_256_douta_0[143]_AND_234_o
    SLICE_X65Y62.CLK     Tremck      (-Th)    -0.075   temp_143_LDC
                                                       temp_143_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.727ns (0.610ns logic, 1.117ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.655ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_143_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.655ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[143]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_143_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X64Y62.D4      net (fanout=265)      2.311   count_256
    SLICE_X64Y62.DMUX    Tilo                  0.080   temp_135_LDC
                                                       count_256_douta_0[143]_AND_234_o1
    SLICE_X65Y62.SR      net (fanout=2)        0.091   count_256_douta_0[143]_AND_234_o
    SLICE_X65Y62.CLK     Tremck      (-Th)    -0.075   temp_143_LDC
                                                       temp_143_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (0.253ns logic, 2.402ns route)
                                                       (9.5% logic, 90.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_143_LDC (SLICE_X65Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.708ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_143_LDC (LATCH)
  Data Path Delay:      1.708ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_143_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP3Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X64Y62.D3      net (fanout=2)        1.026   douta_0<143>
    SLICE_X64Y62.D       Tilo                  0.034   temp_135_LDC
                                                       count_256_douta_0[143]_AND_233_o1
    SLICE_X65Y62.CLK     net (fanout=2)        0.194   count_256_douta_0[143]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (0.488ns logic, 1.220ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_143_LDC (SLICE_X65Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.637ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_143_LDC (LATCH)
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_143_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X64Y62.D4      net (fanout=265)      2.311   count_256
    SLICE_X64Y62.D       Tilo                  0.034   temp_135_LDC
                                                       count_256_douta_0[143]_AND_233_o1
    SLICE_X65Y62.CLK     net (fanout=2)        0.194   count_256_douta_0[143]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.132ns logic, 2.505ns route)
                                                       (5.0% logic, 95.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_141_LDC = MAXDELAY TO TIMEGRP "TO_temp_141_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.974ns.
--------------------------------------------------------------------------------

Paths for end point temp_141_LDC (SLICE_X43Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_141_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.974ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[141]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_141_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y62.A2      net (fanout=265)      3.767   count_256
    SLICE_X43Y62.AMUX    Tilo                  0.194   temp_115_P_115
                                                       count_256_douta_0[141]_AND_238_o1
    SLICE_X43Y64.SR      net (fanout=2)        0.379   count_256_douta_0[141]_AND_238_o
    SLICE_X43Y64.CLK     Trck                  0.297   temp_141_LDC
                                                       temp_141_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.974ns (0.828ns logic, 4.146ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_141_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[141]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_141_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO30 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y62.A5      net (fanout=2)        0.835   douta_0<141>
    SLICE_X43Y62.AMUX    Tilo                  0.193   temp_115_P_115
                                                       count_256_douta_0[141]_AND_238_o1
    SLICE_X43Y64.SR      net (fanout=2)        0.379   count_256_douta_0[141]_AND_238_o
    SLICE_X43Y64.CLK     Trck                  0.297   temp_141_LDC
                                                       temp_141_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (2.563ns logic, 1.214ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_141_LDC (SLICE_X43Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.105ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_141_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_141_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y62.A2      net (fanout=265)      3.767   count_256
    SLICE_X43Y62.A       Tilo                  0.068   temp_115_P_115
                                                       count_256_douta_0[141]_AND_237_o1
    SLICE_X43Y64.CLK     net (fanout=2)        0.723   count_256_douta_0[141]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      4.895ns (0.405ns logic, 4.490ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.301ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_141_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_141_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO30 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y62.A5      net (fanout=2)        0.835   douta_0<141>
    SLICE_X43Y62.A       Tilo                  0.068   temp_115_P_115
                                                       count_256_douta_0[141]_AND_237_o1
    SLICE_X43Y64.CLK     net (fanout=2)        0.723   count_256_douta_0[141]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (2.141ns logic, 1.558ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_141_LDC = MAXDELAY TO TIMEGRP "TO_temp_141_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_141_LDC (SLICE_X43Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_141_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[141]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_141_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO30 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y62.A5      net (fanout=2)        0.443   douta_0<141>
    SLICE_X43Y62.AMUX    Tilo                  0.078   temp_115_P_115
                                                       count_256_douta_0[141]_AND_238_o1
    SLICE_X43Y64.SR      net (fanout=2)        0.149   count_256_douta_0[141]_AND_238_o
    SLICE_X43Y64.CLK     Tremck      (-Th)    -0.075   temp_141_LDC
                                                       temp_141_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.607ns logic, 0.592ns route)
                                                       (50.6% logic, 49.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_141_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.278ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[141]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_141_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y62.A2      net (fanout=265)      1.881   count_256
    SLICE_X43Y62.AMUX    Tilo                  0.075   temp_115_P_115
                                                       count_256_douta_0[141]_AND_238_o1
    SLICE_X43Y64.SR      net (fanout=2)        0.149   count_256_douta_0[141]_AND_238_o
    SLICE_X43Y64.CLK     Tremck      (-Th)    -0.075   temp_141_LDC
                                                       temp_141_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (0.248ns logic, 2.030ns route)
                                                       (10.9% logic, 89.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_141_LDC (SLICE_X43Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.277ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_141_LDC (LATCH)
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_141_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO30 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y62.A5      net (fanout=2)        0.443   douta_0<141>
    SLICE_X43Y62.A       Tilo                  0.034   temp_115_P_115
                                                       count_256_douta_0[141]_AND_237_o1
    SLICE_X43Y64.CLK     net (fanout=2)        0.346   count_256_douta_0[141]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.488ns logic, 0.789ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_141_LDC (SLICE_X43Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.359ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_141_LDC (LATCH)
  Data Path Delay:      2.359ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_141_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y62.A2      net (fanout=265)      1.881   count_256
    SLICE_X43Y62.A       Tilo                  0.034   temp_115_P_115
                                                       count_256_douta_0[141]_AND_237_o1
    SLICE_X43Y64.CLK     net (fanout=2)        0.346   count_256_douta_0[141]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (0.132ns logic, 2.227ns route)
                                                       (5.6% logic, 94.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_140_LDC = MAXDELAY TO TIMEGRP "TO_temp_140_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.953ns.
--------------------------------------------------------------------------------

Paths for end point temp_140_LDC (SLICE_X41Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_140_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[140]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_140_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y62.B2      net (fanout=265)      3.766   count_256
    SLICE_X41Y62.BMUX    Tilo                  0.197   temp_124_P_124
                                                       count_256_douta_0[140]_AND_240_o1
    SLICE_X41Y63.SR      net (fanout=2)        0.356   count_256_douta_0[140]_AND_240_o
    SLICE_X41Y63.CLK     Trck                  0.297   temp_140_LDC
                                                       temp_140_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.953ns (0.831ns logic, 4.122ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_140_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[140]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_140_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO29 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y62.B5      net (fanout=2)        0.683   douta_0<140>
    SLICE_X41Y62.BMUX    Tilo                  0.196   temp_124_P_124
                                                       count_256_douta_0[140]_AND_240_o1
    SLICE_X41Y63.SR      net (fanout=2)        0.356   count_256_douta_0[140]_AND_240_o
    SLICE_X41Y63.CLK     Trck                  0.297   temp_140_LDC
                                                       temp_140_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (2.566ns logic, 1.039ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_140_LDC (SLICE_X41Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.469ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_140_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_140_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y62.B2      net (fanout=265)      3.766   count_256
    SLICE_X41Y62.B       Tilo                  0.068   temp_124_P_124
                                                       count_256_douta_0[140]_AND_239_o1
    SLICE_X41Y63.CLK     net (fanout=2)        0.360   count_256_douta_0[140]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (0.405ns logic, 4.126ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.816ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_140_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_140_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO29 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y62.B5      net (fanout=2)        0.683   douta_0<140>
    SLICE_X41Y62.B       Tilo                  0.068   temp_124_P_124
                                                       count_256_douta_0[140]_AND_239_o1
    SLICE_X41Y63.CLK     net (fanout=2)        0.360   count_256_douta_0[140]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (2.141ns logic, 1.043ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_140_LDC = MAXDELAY TO TIMEGRP "TO_temp_140_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_140_LDC (SLICE_X41Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_140_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.116ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[140]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_140_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO29 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y62.B5      net (fanout=2)        0.373   douta_0<140>
    SLICE_X41Y62.BMUX    Tilo                  0.079   temp_124_P_124
                                                       count_256_douta_0[140]_AND_240_o1
    SLICE_X41Y63.SR      net (fanout=2)        0.135   count_256_douta_0[140]_AND_240_o
    SLICE_X41Y63.CLK     Tremck      (-Th)    -0.075   temp_140_LDC
                                                       temp_140_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.608ns logic, 0.508ns route)
                                                       (54.5% logic, 45.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_140_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.259ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[140]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_140_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y62.B2      net (fanout=265)      1.876   count_256
    SLICE_X41Y62.BMUX    Tilo                  0.075   temp_124_P_124
                                                       count_256_douta_0[140]_AND_240_o1
    SLICE_X41Y63.SR      net (fanout=2)        0.135   count_256_douta_0[140]_AND_240_o
    SLICE_X41Y63.CLK     Tremck      (-Th)    -0.075   temp_140_LDC
                                                       temp_140_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (0.248ns logic, 2.011ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_140_LDC (SLICE_X41Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.008ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_140_LDC (LATCH)
  Data Path Delay:      1.008ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_140_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO29 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y62.B5      net (fanout=2)        0.373   douta_0<140>
    SLICE_X41Y62.B       Tilo                  0.034   temp_124_P_124
                                                       count_256_douta_0[140]_AND_239_o1
    SLICE_X41Y63.CLK     net (fanout=2)        0.147   count_256_douta_0[140]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      1.008ns (0.488ns logic, 0.520ns route)
                                                       (48.4% logic, 51.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_140_LDC (SLICE_X41Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.155ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_140_LDC (LATCH)
  Data Path Delay:      2.155ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_140_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y62.B2      net (fanout=265)      1.876   count_256
    SLICE_X41Y62.B       Tilo                  0.034   temp_124_P_124
                                                       count_256_douta_0[140]_AND_239_o1
    SLICE_X41Y63.CLK     net (fanout=2)        0.147   count_256_douta_0[140]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (0.132ns logic, 2.023ns route)
                                                       (6.1% logic, 93.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_139_LDC = MAXDELAY TO TIMEGRP "TO_temp_139_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.676ns.
--------------------------------------------------------------------------------

Paths for end point temp_139_LDC (SLICE_X67Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_139_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[139]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_139_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X67Y62.A4      net (fanout=265)      4.381   count_256
    SLICE_X67Y62.AMUX    Tilo                  0.186   temp_139_LDC
                                                       count_256_douta_0[139]_AND_242_o1
    SLICE_X67Y62.SR      net (fanout=2)        0.475   count_256_douta_0[139]_AND_242_o
    SLICE_X67Y62.CLK     Trck                  0.297   temp_139_LDC
                                                       temp_139_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.676ns (0.820ns logic, 4.856ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    34.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_139_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[139]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_139_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO28 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X67Y62.A2      net (fanout=2)        2.072   douta_0<139>
    SLICE_X67Y62.AMUX    Tilo                  0.194   temp_139_LDC
                                                       count_256_douta_0[139]_AND_242_o1
    SLICE_X67Y62.SR      net (fanout=2)        0.475   count_256_douta_0[139]_AND_242_o
    SLICE_X67Y62.CLK     Trck                  0.297   temp_139_LDC
                                                       temp_139_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.111ns (2.564ns logic, 2.547ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_139_LDC (SLICE_X67Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.850ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_139_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.150ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_139_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X67Y62.A4      net (fanout=265)      4.381   count_256
    SLICE_X67Y62.A       Tilo                  0.068   temp_139_LDC
                                                       count_256_douta_0[139]_AND_241_o1
    SLICE_X67Y62.CLK     net (fanout=2)        0.364   count_256_douta_0[139]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      5.150ns (0.405ns logic, 4.745ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.423ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_139_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_139_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO28 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X67Y62.A2      net (fanout=2)        2.072   douta_0<139>
    SLICE_X67Y62.A       Tilo                  0.068   temp_139_LDC
                                                       count_256_douta_0[139]_AND_241_o1
    SLICE_X67Y62.CLK     net (fanout=2)        0.364   count_256_douta_0[139]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (2.141ns logic, 2.436ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_139_LDC = MAXDELAY TO TIMEGRP "TO_temp_139_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_139_LDC (SLICE_X67Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.886ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_139_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.886ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[139]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_139_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO28 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X67Y62.A2      net (fanout=2)        1.099   douta_0<139>
    SLICE_X67Y62.AMUX    Tilo                  0.075   temp_139_LDC
                                                       count_256_douta_0[139]_AND_242_o1
    SLICE_X67Y62.SR      net (fanout=2)        0.183   count_256_douta_0[139]_AND_242_o
    SLICE_X67Y62.CLK     Tremck      (-Th)    -0.075   temp_139_LDC
                                                       temp_139_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (0.604ns logic, 1.282ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_139_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.748ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[139]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_139_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X67Y62.A4      net (fanout=265)      2.314   count_256
    SLICE_X67Y62.AMUX    Tilo                  0.078   temp_139_LDC
                                                       count_256_douta_0[139]_AND_242_o1
    SLICE_X67Y62.SR      net (fanout=2)        0.183   count_256_douta_0[139]_AND_242_o
    SLICE_X67Y62.CLK     Tremck      (-Th)    -0.075   temp_139_LDC
                                                       temp_139_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (0.251ns logic, 2.497ns route)
                                                       (9.1% logic, 90.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_139_LDC (SLICE_X67Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.734ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_139_LDC (LATCH)
  Data Path Delay:      1.734ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_139_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO28 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X67Y62.A2      net (fanout=2)        1.099   douta_0<139>
    SLICE_X67Y62.A       Tilo                  0.034   temp_139_LDC
                                                       count_256_douta_0[139]_AND_241_o1
    SLICE_X67Y62.CLK     net (fanout=2)        0.147   count_256_douta_0[139]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      1.734ns (0.488ns logic, 1.246ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_139_LDC (SLICE_X67Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.593ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_139_LDC (LATCH)
  Data Path Delay:      2.593ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_139_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X67Y62.A4      net (fanout=265)      2.314   count_256
    SLICE_X67Y62.A       Tilo                  0.034   temp_139_LDC
                                                       count_256_douta_0[139]_AND_241_o1
    SLICE_X67Y62.CLK     net (fanout=2)        0.147   count_256_douta_0[139]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.132ns logic, 2.461ns route)
                                                       (5.1% logic, 94.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_138_LDC = MAXDELAY TO TIMEGRP "TO_temp_138_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.649ns.
--------------------------------------------------------------------------------

Paths for end point temp_138_LDC (SLICE_X30Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_138_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.649ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[138]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_138_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y61.A4      net (fanout=265)      3.279   count_256
    SLICE_X39Y61.AMUX    Tilo                  0.186   temp_127_C_127
                                                       count_256_douta_0[138]_AND_244_o1
    SLICE_X30Y61.SR      net (fanout=2)        0.593   count_256_douta_0[138]_AND_244_o
    SLICE_X30Y61.CLK     Trck                  0.254   temp_138_LDC
                                                       temp_138_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.649ns (0.777ns logic, 3.872ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_138_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[138]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_138_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO27 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y61.A5      net (fanout=2)        0.636   douta_0<138>
    SLICE_X39Y61.AMUX    Tilo                  0.193   temp_127_C_127
                                                       count_256_douta_0[138]_AND_244_o1
    SLICE_X30Y61.SR      net (fanout=2)        0.593   count_256_douta_0[138]_AND_244_o
    SLICE_X30Y61.CLK     Trck                  0.254   temp_138_LDC
                                                       temp_138_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (2.520ns logic, 1.229ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_138_LDC (SLICE_X30Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.815ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_138_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.185ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_138_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y61.A4      net (fanout=265)      3.279   count_256
    SLICE_X39Y61.A       Tilo                  0.068   temp_127_C_127
                                                       count_256_douta_0[138]_AND_243_o1
    SLICE_X30Y61.CLK     net (fanout=2)        0.501   count_256_douta_0[138]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      4.185ns (0.405ns logic, 3.780ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.722ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_138_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_138_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO27 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y61.A5      net (fanout=2)        0.636   douta_0<138>
    SLICE_X39Y61.A       Tilo                  0.068   temp_127_C_127
                                                       count_256_douta_0[138]_AND_243_o1
    SLICE_X30Y61.CLK     net (fanout=2)        0.501   count_256_douta_0[138]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (2.141ns logic, 1.137ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_138_LDC = MAXDELAY TO TIMEGRP "TO_temp_138_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_138_LDC (SLICE_X30Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_138_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.153ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[138]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_138_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO27 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y61.A5      net (fanout=2)        0.337   douta_0<138>
    SLICE_X39Y61.AMUX    Tilo                  0.078   temp_127_C_127
                                                       count_256_douta_0[138]_AND_244_o1
    SLICE_X30Y61.SR      net (fanout=2)        0.230   count_256_douta_0[138]_AND_244_o
    SLICE_X30Y61.CLK     Tremck      (-Th)    -0.054   temp_138_LDC
                                                       temp_138_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.153ns (0.586ns logic, 0.567ns route)
                                                       (50.8% logic, 49.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_138_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.126ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[138]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_138_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y61.A4      net (fanout=265)      1.666   count_256
    SLICE_X39Y61.AMUX    Tilo                  0.078   temp_127_C_127
                                                       count_256_douta_0[138]_AND_244_o1
    SLICE_X30Y61.SR      net (fanout=2)        0.230   count_256_douta_0[138]_AND_244_o
    SLICE_X30Y61.CLK     Tremck      (-Th)    -0.054   temp_138_LDC
                                                       temp_138_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.126ns (0.230ns logic, 1.896ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_138_LDC (SLICE_X30Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.026ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_138_LDC (LATCH)
  Data Path Delay:      1.026ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_138_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO27 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y61.A5      net (fanout=2)        0.337   douta_0<138>
    SLICE_X39Y61.A       Tilo                  0.034   temp_127_C_127
                                                       count_256_douta_0[138]_AND_243_o1
    SLICE_X30Y61.CLK     net (fanout=2)        0.201   count_256_douta_0[138]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.488ns logic, 0.538ns route)
                                                       (47.6% logic, 52.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_138_LDC (SLICE_X30Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.999ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_138_LDC (LATCH)
  Data Path Delay:      1.999ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_138_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y61.A4      net (fanout=265)      1.666   count_256
    SLICE_X39Y61.A       Tilo                  0.034   temp_127_C_127
                                                       count_256_douta_0[138]_AND_243_o1
    SLICE_X30Y61.CLK     net (fanout=2)        0.201   count_256_douta_0[138]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (0.132ns logic, 1.867ns route)
                                                       (6.6% logic, 93.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_137_LDC = MAXDELAY TO TIMEGRP "TO_temp_137_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.578ns.
--------------------------------------------------------------------------------

Paths for end point temp_137_LDC (SLICE_X64Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_137_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[137]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_137_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X57Y61.C2      net (fanout=265)      4.057   count_256
    SLICE_X57Y61.CMUX    Tilo                  0.191   temp_116_P_116
                                                       count_256_douta_0[137]_AND_246_o1
    SLICE_X64Y61.SR      net (fanout=2)        0.739   count_256_douta_0[137]_AND_246_o
    SLICE_X64Y61.CLK     Trck                  0.254   temp_137_LDC
                                                       temp_137_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.578ns (0.782ns logic, 4.796ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_137_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[137]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_137_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO26 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y61.C5      net (fanout=2)        1.308   douta_0<137>
    SLICE_X57Y61.CMUX    Tilo                  0.191   temp_116_P_116
                                                       count_256_douta_0[137]_AND_246_o1
    SLICE_X64Y61.SR      net (fanout=2)        0.739   count_256_douta_0[137]_AND_246_o
    SLICE_X64Y61.CLK     Trck                  0.254   temp_137_LDC
                                                       temp_137_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.565ns (2.518ns logic, 2.047ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_137_LDC (SLICE_X64Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.824ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_137_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.176ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_137_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X57Y61.C2      net (fanout=265)      4.057   count_256
    SLICE_X57Y61.C       Tilo                  0.068   temp_116_P_116
                                                       count_256_douta_0[137]_AND_245_o1
    SLICE_X64Y61.CLK     net (fanout=2)        0.714   count_256_douta_0[137]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (0.405ns logic, 4.771ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.837ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_137_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_137_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO26 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y61.C5      net (fanout=2)        1.308   douta_0<137>
    SLICE_X57Y61.C       Tilo                  0.068   temp_116_P_116
                                                       count_256_douta_0[137]_AND_245_o1
    SLICE_X64Y61.CLK     net (fanout=2)        0.714   count_256_douta_0[137]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (2.141ns logic, 2.022ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_137_LDC = MAXDELAY TO TIMEGRP "TO_temp_137_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_137_LDC (SLICE_X64Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_137_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.698ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[137]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_137_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO26 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y61.C5      net (fanout=2)        0.701   douta_0<137>
    SLICE_X57Y61.CMUX    Tilo                  0.077   temp_116_P_116
                                                       count_256_douta_0[137]_AND_246_o1
    SLICE_X64Y61.SR      net (fanout=2)        0.412   count_256_douta_0[137]_AND_246_o
    SLICE_X64Y61.CLK     Tremck      (-Th)    -0.054   temp_137_LDC
                                                       temp_137_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.698ns (0.585ns logic, 1.113ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_137_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.696ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[137]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_137_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X57Y61.C2      net (fanout=265)      2.059   count_256
    SLICE_X57Y61.CMUX    Tilo                  0.073   temp_116_P_116
                                                       count_256_douta_0[137]_AND_246_o1
    SLICE_X64Y61.SR      net (fanout=2)        0.412   count_256_douta_0[137]_AND_246_o
    SLICE_X64Y61.CLK     Tremck      (-Th)    -0.054   temp_137_LDC
                                                       temp_137_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (0.225ns logic, 2.471ns route)
                                                       (8.3% logic, 91.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_137_LDC (SLICE_X64Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.594ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_137_LDC (LATCH)
  Data Path Delay:      1.594ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_137_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO26 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y61.C5      net (fanout=2)        0.701   douta_0<137>
    SLICE_X57Y61.C       Tilo                  0.034   temp_116_P_116
                                                       count_256_douta_0[137]_AND_245_o1
    SLICE_X64Y61.CLK     net (fanout=2)        0.405   count_256_douta_0[137]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      1.594ns (0.488ns logic, 1.106ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_137_LDC (SLICE_X64Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.596ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_137_LDC (LATCH)
  Data Path Delay:      2.596ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_137_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X57Y61.C2      net (fanout=265)      2.059   count_256
    SLICE_X57Y61.C       Tilo                  0.034   temp_116_P_116
                                                       count_256_douta_0[137]_AND_245_o1
    SLICE_X64Y61.CLK     net (fanout=2)        0.405   count_256_douta_0[137]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (0.132ns logic, 2.464ns route)
                                                       (5.1% logic, 94.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_136_LDC = MAXDELAY TO TIMEGRP "TO_temp_136_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.248ns.
--------------------------------------------------------------------------------

Paths for end point temp_136_LDC (SLICE_X40Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_136_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.248ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[136]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_136_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X49Y62.B2      net (fanout=265)      3.925   count_256
    SLICE_X49Y62.BMUX    Tilo                  0.197   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<95>
                                                       count_256_douta_0[136]_AND_248_o1
    SLICE_X40Y64.SR      net (fanout=2)        0.535   count_256_douta_0[136]_AND_248_o
    SLICE_X40Y64.CLK     Trck                  0.254   temp_136_LDC
                                                       temp_136_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.248ns (0.788ns logic, 4.460ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_136_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.357ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[136]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_136_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO25 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y62.B1      net (fanout=2)        1.298   douta_0<136>
    SLICE_X49Y62.BMUX    Tilo                  0.197   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<95>
                                                       count_256_douta_0[136]_AND_248_o1
    SLICE_X40Y64.SR      net (fanout=2)        0.535   count_256_douta_0[136]_AND_248_o
    SLICE_X40Y64.CLK     Trck                  0.254   temp_136_LDC
                                                       temp_136_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (2.524ns logic, 1.833ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_136_LDC (SLICE_X40Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.149ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_136_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.851ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_136_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X49Y62.B2      net (fanout=265)      3.925   count_256
    SLICE_X49Y62.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<95>
                                                       count_256_douta_0[136]_AND_247_o1
    SLICE_X40Y64.CLK     net (fanout=2)        0.521   count_256_douta_0[136]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (0.405ns logic, 4.446ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.040ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_136_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.960ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_136_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO25 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y62.B1      net (fanout=2)        1.298   douta_0<136>
    SLICE_X49Y62.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<95>
                                                       count_256_douta_0[136]_AND_247_o1
    SLICE_X40Y64.CLK     net (fanout=2)        0.521   count_256_douta_0[136]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (2.141ns logic, 1.819ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_136_LDC = MAXDELAY TO TIMEGRP "TO_temp_136_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_136_LDC (SLICE_X40Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_136_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.429ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[136]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_136_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO25 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y62.B1      net (fanout=2)        0.630   douta_0<136>
    SLICE_X49Y62.BMUX    Tilo                  0.075   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<95>
                                                       count_256_douta_0[136]_AND_248_o1
    SLICE_X40Y64.SR      net (fanout=2)        0.216   count_256_douta_0[136]_AND_248_o
    SLICE_X40Y64.CLK     Tremck      (-Th)    -0.054   temp_136_LDC
                                                       temp_136_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (0.583ns logic, 0.846ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_136_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.403ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[136]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_136_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X49Y62.B2      net (fanout=265)      1.960   count_256
    SLICE_X49Y62.BMUX    Tilo                  0.075   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<95>
                                                       count_256_douta_0[136]_AND_248_o1
    SLICE_X40Y64.SR      net (fanout=2)        0.216   count_256_douta_0[136]_AND_248_o
    SLICE_X40Y64.CLK     Tremck      (-Th)    -0.054   temp_136_LDC
                                                       temp_136_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.403ns (0.227ns logic, 2.176ns route)
                                                       (9.4% logic, 90.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_136_LDC (SLICE_X40Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.333ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_136_LDC (LATCH)
  Data Path Delay:      1.333ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_136_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO25 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y62.B1      net (fanout=2)        0.630   douta_0<136>
    SLICE_X49Y62.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<95>
                                                       count_256_douta_0[136]_AND_247_o1
    SLICE_X40Y64.CLK     net (fanout=2)        0.215   count_256_douta_0[136]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.488ns logic, 0.845ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_136_LDC (SLICE_X40Y64.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.307ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_136_LDC (LATCH)
  Data Path Delay:      2.307ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_136_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X49Y62.B2      net (fanout=265)      1.960   count_256
    SLICE_X49Y62.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<95>
                                                       count_256_douta_0[136]_AND_247_o1
    SLICE_X40Y64.CLK     net (fanout=2)        0.215   count_256_douta_0[136]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (0.132ns logic, 2.175ns route)
                                                       (5.7% logic, 94.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_135_LDC = MAXDELAY TO TIMEGRP "TO_temp_135_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.704ns.
--------------------------------------------------------------------------------

Paths for end point temp_135_LDC (SLICE_X64Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_135_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[135]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_135_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X64Y62.C2      net (fanout=265)      4.561   count_256
    SLICE_X64Y62.CMUX    Tilo                  0.198   temp_135_LDC
                                                       count_256_douta_0[135]_AND_250_o1
    SLICE_X64Y62.SR      net (fanout=2)        0.354   count_256_douta_0[135]_AND_250_o
    SLICE_X64Y62.CLK     Trck                  0.254   temp_135_LDC
                                                       temp_135_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.704ns (0.789ns logic, 4.915ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_135_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[135]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_135_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO24 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X64Y62.C5      net (fanout=2)        1.795   douta_0<135>
    SLICE_X64Y62.CMUX    Tilo                  0.198   temp_135_LDC
                                                       count_256_douta_0[135]_AND_250_o1
    SLICE_X64Y62.SR      net (fanout=2)        0.354   count_256_douta_0[135]_AND_250_o
    SLICE_X64Y62.CLK     Trck                  0.254   temp_135_LDC
                                                       temp_135_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (2.525ns logic, 2.149ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_135_LDC (SLICE_X64Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.670ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_135_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.330ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_135_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X64Y62.C2      net (fanout=265)      4.561   count_256
    SLICE_X64Y62.C       Tilo                  0.068   temp_135_LDC
                                                       count_256_douta_0[135]_AND_249_o1
    SLICE_X64Y62.CLK     net (fanout=2)        0.364   count_256_douta_0[135]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      5.330ns (0.405ns logic, 4.925ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.700ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_135_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.300ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_135_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO24 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X64Y62.C5      net (fanout=2)        1.795   douta_0<135>
    SLICE_X64Y62.C       Tilo                  0.068   temp_135_LDC
                                                       count_256_douta_0[135]_AND_249_o1
    SLICE_X64Y62.CLK     net (fanout=2)        0.364   count_256_douta_0[135]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      4.300ns (2.141ns logic, 2.159ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_135_LDC = MAXDELAY TO TIMEGRP "TO_temp_135_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_135_LDC (SLICE_X64Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_135_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.730ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[135]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_135_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO24 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X64Y62.C5      net (fanout=2)        1.007   douta_0<135>
    SLICE_X64Y62.CMUX    Tilo                  0.080   temp_135_LDC
                                                       count_256_douta_0[135]_AND_250_o1
    SLICE_X64Y62.SR      net (fanout=2)        0.135   count_256_douta_0[135]_AND_250_o
    SLICE_X64Y62.CLK     Tremck      (-Th)    -0.054   temp_135_LDC
                                                       temp_135_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (0.588ns logic, 1.142ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_135_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.742ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[135]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_135_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X64Y62.C2      net (fanout=265)      2.379   count_256
    SLICE_X64Y62.CMUX    Tilo                  0.076   temp_135_LDC
                                                       count_256_douta_0[135]_AND_250_o1
    SLICE_X64Y62.SR      net (fanout=2)        0.135   count_256_douta_0[135]_AND_250_o
    SLICE_X64Y62.CLK     Tremck      (-Th)    -0.054   temp_135_LDC
                                                       temp_135_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.742ns (0.228ns logic, 2.514ns route)
                                                       (8.3% logic, 91.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_135_LDC (SLICE_X64Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.642ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_135_LDC (LATCH)
  Data Path Delay:      1.642ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_135_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO24 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X64Y62.C5      net (fanout=2)        1.007   douta_0<135>
    SLICE_X64Y62.C       Tilo                  0.034   temp_135_LDC
                                                       count_256_douta_0[135]_AND_249_o1
    SLICE_X64Y62.CLK     net (fanout=2)        0.147   count_256_douta_0[135]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (0.488ns logic, 1.154ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_135_LDC (SLICE_X64Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.658ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_135_LDC (LATCH)
  Data Path Delay:      2.658ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_135_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X64Y62.C2      net (fanout=265)      2.379   count_256
    SLICE_X64Y62.C       Tilo                  0.034   temp_135_LDC
                                                       count_256_douta_0[135]_AND_249_o1
    SLICE_X64Y62.CLK     net (fanout=2)        0.147   count_256_douta_0[135]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (0.132ns logic, 2.526ns route)
                                                       (5.0% logic, 95.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_134_LDC = MAXDELAY TO TIMEGRP "TO_temp_134_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.302ns.
--------------------------------------------------------------------------------

Paths for end point temp_134_LDC (SLICE_X64Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_134_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[134]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_134_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y59.A4      net (fanout=265)      3.448   count_256
    SLICE_X47Y59.AMUX    Tilo                  0.186   temp_110_C_110
                                                       count_256_douta_0[134]_AND_252_o1
    SLICE_X64Y59.SR      net (fanout=2)        1.077   count_256_douta_0[134]_AND_252_o
    SLICE_X64Y59.CLK     Trck                  0.254   temp_134_LDC
                                                       temp_134_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.302ns (0.777ns logic, 4.525ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_134_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[134]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_134_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP2Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y59.A5      net (fanout=2)        0.867   douta_0<134>
    SLICE_X47Y59.AMUX    Tilo                  0.193   temp_110_C_110
                                                       count_256_douta_0[134]_AND_252_o1
    SLICE_X64Y59.SR      net (fanout=2)        1.077   count_256_douta_0[134]_AND_252_o
    SLICE_X64Y59.CLK     Trck                  0.254   temp_134_LDC
                                                       temp_134_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (2.520ns logic, 1.944ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_134_LDC (SLICE_X64Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.931ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_134_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.069ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_134_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y59.A4      net (fanout=265)      3.448   count_256
    SLICE_X47Y59.A       Tilo                  0.068   temp_110_C_110
                                                       count_256_douta_0[134]_AND_251_o1
    SLICE_X64Y59.CLK     net (fanout=2)        1.216   count_256_douta_0[134]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      5.069ns (0.405ns logic, 4.664ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.776ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_134_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.224ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_134_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP2Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y59.A5      net (fanout=2)        0.867   douta_0<134>
    SLICE_X47Y59.A       Tilo                  0.068   temp_110_C_110
                                                       count_256_douta_0[134]_AND_251_o1
    SLICE_X64Y59.CLK     net (fanout=2)        1.216   count_256_douta_0[134]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (2.141ns logic, 2.083ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_134_LDC = MAXDELAY TO TIMEGRP "TO_temp_134_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_134_LDC (SLICE_X64Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_134_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.616ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[134]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_134_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP2Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y59.A5      net (fanout=2)        0.460   douta_0<134>
    SLICE_X47Y59.AMUX    Tilo                  0.078   temp_110_C_110
                                                       count_256_douta_0[134]_AND_252_o1
    SLICE_X64Y59.SR      net (fanout=2)        0.570   count_256_douta_0[134]_AND_252_o
    SLICE_X64Y59.CLK     Tremck      (-Th)    -0.054   temp_134_LDC
                                                       temp_134_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (0.586ns logic, 1.030ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_134_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.565ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[134]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_134_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y59.A4      net (fanout=265)      1.765   count_256
    SLICE_X47Y59.AMUX    Tilo                  0.078   temp_110_C_110
                                                       count_256_douta_0[134]_AND_252_o1
    SLICE_X64Y59.SR      net (fanout=2)        0.570   count_256_douta_0[134]_AND_252_o
    SLICE_X64Y59.CLK     Tremck      (-Th)    -0.054   temp_134_LDC
                                                       temp_134_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.565ns (0.230ns logic, 2.335ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_134_LDC (SLICE_X64Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.598ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_134_LDC (LATCH)
  Data Path Delay:      1.598ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_134_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP2Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y59.A5      net (fanout=2)        0.460   douta_0<134>
    SLICE_X47Y59.A       Tilo                  0.034   temp_110_C_110
                                                       count_256_douta_0[134]_AND_251_o1
    SLICE_X64Y59.CLK     net (fanout=2)        0.650   count_256_douta_0[134]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      1.598ns (0.488ns logic, 1.110ns route)
                                                       (30.5% logic, 69.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_134_LDC (SLICE_X64Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.547ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_134_LDC (LATCH)
  Data Path Delay:      2.547ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_134_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y59.A4      net (fanout=265)      1.765   count_256
    SLICE_X47Y59.A       Tilo                  0.034   temp_110_C_110
                                                       count_256_douta_0[134]_AND_251_o1
    SLICE_X64Y59.CLK     net (fanout=2)        0.650   count_256_douta_0[134]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      2.547ns (0.132ns logic, 2.415ns route)
                                                       (5.2% logic, 94.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_133_LDC = MAXDELAY TO TIMEGRP "TO_temp_133_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.326ns.
--------------------------------------------------------------------------------

Paths for end point temp_133_LDC (SLICE_X61Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_133_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.326ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[133]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_133_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y61.B5      net (fanout=265)      3.483   count_256
    SLICE_X43Y61.BMUX    Tilo                  0.196   temp_122_LDC
                                                       count_256_douta_0[133]_AND_254_o1
    SLICE_X61Y62.SR      net (fanout=2)        1.013   count_256_douta_0[133]_AND_254_o
    SLICE_X61Y62.CLK     Trck                  0.297   temp_133_LDC
                                                       temp_133_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.326ns (0.830ns logic, 4.496ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_133_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[133]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_133_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO23 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y61.B3      net (fanout=2)        0.891   douta_0<133>
    SLICE_X43Y61.BMUX    Tilo                  0.186   temp_122_LDC
                                                       count_256_douta_0[133]_AND_254_o1
    SLICE_X61Y62.SR      net (fanout=2)        1.013   count_256_douta_0[133]_AND_254_o
    SLICE_X61Y62.CLK     Trck                  0.297   temp_133_LDC
                                                       temp_133_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (2.556ns logic, 1.904ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_133_LDC (SLICE_X61Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.076ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_133_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.924ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_133_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y61.B5      net (fanout=265)      3.483   count_256
    SLICE_X43Y61.B       Tilo                  0.068   temp_122_LDC
                                                       count_256_douta_0[133]_AND_253_o1
    SLICE_X61Y62.CLK     net (fanout=2)        1.036   count_256_douta_0[133]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      4.924ns (0.405ns logic, 4.519ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.932ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_133_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.068ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_133_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO23 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y61.B3      net (fanout=2)        0.891   douta_0<133>
    SLICE_X43Y61.B       Tilo                  0.068   temp_122_LDC
                                                       count_256_douta_0[133]_AND_253_o1
    SLICE_X61Y62.CLK     net (fanout=2)        1.036   count_256_douta_0[133]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      4.068ns (2.141ns logic, 1.927ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_133_LDC = MAXDELAY TO TIMEGRP "TO_temp_133_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_133_LDC (SLICE_X61Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_133_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[133]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_133_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO23 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y61.B3      net (fanout=2)        0.469   douta_0<133>
    SLICE_X43Y61.BMUX    Tilo                  0.079   temp_122_LDC
                                                       count_256_douta_0[133]_AND_254_o1
    SLICE_X61Y62.SR      net (fanout=2)        0.438   count_256_douta_0[133]_AND_254_o
    SLICE_X61Y62.CLK     Tremck      (-Th)    -0.075   temp_133_LDC
                                                       temp_133_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (0.608ns logic, 0.907ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_133_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.474ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[133]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_133_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y61.B5      net (fanout=265)      1.784   count_256
    SLICE_X43Y61.BMUX    Tilo                  0.079   temp_122_LDC
                                                       count_256_douta_0[133]_AND_254_o1
    SLICE_X61Y62.SR      net (fanout=2)        0.438   count_256_douta_0[133]_AND_254_o
    SLICE_X61Y62.CLK     Tremck      (-Th)    -0.075   temp_133_LDC
                                                       temp_133_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (0.252ns logic, 2.222ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_133_LDC (SLICE_X61Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.422ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_133_LDC (LATCH)
  Data Path Delay:      1.422ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_133_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO23 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y61.B3      net (fanout=2)        0.469   douta_0<133>
    SLICE_X43Y61.B       Tilo                  0.034   temp_122_LDC
                                                       count_256_douta_0[133]_AND_253_o1
    SLICE_X61Y62.CLK     net (fanout=2)        0.465   count_256_douta_0[133]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      1.422ns (0.488ns logic, 0.934ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_133_LDC (SLICE_X61Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.381ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_133_LDC (LATCH)
  Data Path Delay:      2.381ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_133_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y61.B5      net (fanout=265)      1.784   count_256
    SLICE_X43Y61.B       Tilo                  0.034   temp_122_LDC
                                                       count_256_douta_0[133]_AND_253_o1
    SLICE_X61Y62.CLK     net (fanout=2)        0.465   count_256_douta_0[133]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      2.381ns (0.132ns logic, 2.249ns route)
                                                       (5.5% logic, 94.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_132_LDC = MAXDELAY TO TIMEGRP "TO_temp_132_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.696ns.
--------------------------------------------------------------------------------

Paths for end point temp_132_LDC (SLICE_X33Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_132_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.696ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[132]_AND_255_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_132_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y62.D4      net (fanout=265)      3.385   count_256
    SLICE_X39Y62.DMUX    Tilo                  0.186   temp_131_LDC
                                                       count_256_douta_0[132]_AND_256_o1
    SLICE_X33Y62.SR      net (fanout=2)        0.491   count_256_douta_0[132]_AND_256_o
    SLICE_X33Y62.CLK     Trck                  0.297   temp_132_LDC
                                                       temp_132_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (0.820ns logic, 3.876ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_132_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[132]_AND_255_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_132_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO22 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y62.D5      net (fanout=2)        0.816   douta_0<132>
    SLICE_X39Y62.DMUX    Tilo                  0.191   temp_131_LDC
                                                       count_256_douta_0[132]_AND_256_o1
    SLICE_X33Y62.SR      net (fanout=2)        0.491   count_256_douta_0[132]_AND_256_o
    SLICE_X33Y62.CLK     Trck                  0.297   temp_132_LDC
                                                       temp_132_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (2.561ns logic, 1.307ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_132_LDC (SLICE_X33Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.738ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_132_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.262ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_132_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y62.D4      net (fanout=265)      3.385   count_256
    SLICE_X39Y62.D       Tilo                  0.068   temp_131_LDC
                                                       count_256_douta_0[132]_AND_255_o1
    SLICE_X33Y62.CLK     net (fanout=2)        0.472   count_256_douta_0[132]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (0.405ns logic, 3.857ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.571ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_132_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.429ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_132_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO22 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y62.D5      net (fanout=2)        0.816   douta_0<132>
    SLICE_X39Y62.D       Tilo                  0.068   temp_131_LDC
                                                       count_256_douta_0[132]_AND_255_o1
    SLICE_X33Y62.CLK     net (fanout=2)        0.472   count_256_douta_0[132]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (2.141ns logic, 1.288ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_132_LDC = MAXDELAY TO TIMEGRP "TO_temp_132_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_132_LDC (SLICE_X33Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_132_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.211ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[132]_AND_255_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_132_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO22 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y62.D5      net (fanout=2)        0.416   douta_0<132>
    SLICE_X39Y62.DMUX    Tilo                  0.078   temp_131_LDC
                                                       count_256_douta_0[132]_AND_256_o1
    SLICE_X33Y62.SR      net (fanout=2)        0.188   count_256_douta_0[132]_AND_256_o
    SLICE_X33Y62.CLK     Tremck      (-Th)    -0.075   temp_132_LDC
                                                       temp_132_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.211ns (0.607ns logic, 0.604ns route)
                                                       (50.1% logic, 49.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_132_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.147ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[132]_AND_255_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_132_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y62.D4      net (fanout=265)      1.708   count_256
    SLICE_X39Y62.DMUX    Tilo                  0.078   temp_131_LDC
                                                       count_256_douta_0[132]_AND_256_o1
    SLICE_X33Y62.SR      net (fanout=2)        0.188   count_256_douta_0[132]_AND_256_o
    SLICE_X33Y62.CLK     Tremck      (-Th)    -0.075   temp_132_LDC
                                                       temp_132_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (0.251ns logic, 1.896ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_132_LDC (SLICE_X33Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.094ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_132_LDC (LATCH)
  Data Path Delay:      1.094ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_132_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO22 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y62.D5      net (fanout=2)        0.416   douta_0<132>
    SLICE_X39Y62.D       Tilo                  0.034   temp_131_LDC
                                                       count_256_douta_0[132]_AND_255_o1
    SLICE_X33Y62.CLK     net (fanout=2)        0.190   count_256_douta_0[132]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.488ns logic, 0.606ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_132_LDC (SLICE_X33Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.030ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_132_LDC (LATCH)
  Data Path Delay:      2.030ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_132_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y62.D4      net (fanout=265)      1.708   count_256
    SLICE_X39Y62.D       Tilo                  0.034   temp_131_LDC
                                                       count_256_douta_0[132]_AND_255_o1
    SLICE_X33Y62.CLK     net (fanout=2)        0.190   count_256_douta_0[132]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.132ns logic, 1.898ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_131_LDC = MAXDELAY TO TIMEGRP "TO_temp_131_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.749ns.
--------------------------------------------------------------------------------

Paths for end point temp_131_LDC (SLICE_X39Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_131_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[131]_AND_257_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_131_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y61.C2      net (fanout=265)      3.457   count_256
    SLICE_X39Y61.CMUX    Tilo                  0.191   temp_127_C_127
                                                       count_256_douta_0[131]_AND_258_o1
    SLICE_X39Y62.SR      net (fanout=2)        0.467   count_256_douta_0[131]_AND_258_o
    SLICE_X39Y62.CLK     Trck                  0.297   temp_131_LDC
                                                       temp_131_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.749ns (0.825ns logic, 3.924ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_131_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[131]_AND_257_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_131_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO21 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y61.C4      net (fanout=2)        0.740   douta_0<131>
    SLICE_X39Y61.CMUX    Tilo                  0.186   temp_127_C_127
                                                       count_256_douta_0[131]_AND_258_o1
    SLICE_X39Y62.SR      net (fanout=2)        0.467   count_256_douta_0[131]_AND_258_o
    SLICE_X39Y62.CLK     Trck                  0.297   temp_131_LDC
                                                       temp_131_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (2.556ns logic, 1.207ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_131_LDC (SLICE_X39Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.913ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_131_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.087ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_131_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y61.C2      net (fanout=265)      3.457   count_256
    SLICE_X39Y61.C       Tilo                  0.068   temp_127_C_127
                                                       count_256_douta_0[131]_AND_257_o1
    SLICE_X39Y62.CLK     net (fanout=2)        0.225   count_256_douta_0[131]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (0.405ns logic, 3.682ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.894ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_131_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_131_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO21 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y61.C4      net (fanout=2)        0.740   douta_0<131>
    SLICE_X39Y61.C       Tilo                  0.068   temp_127_C_127
                                                       count_256_douta_0[131]_AND_257_o1
    SLICE_X39Y62.CLK     net (fanout=2)        0.225   count_256_douta_0[131]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (2.141ns logic, 0.965ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_131_LDC = MAXDELAY TO TIMEGRP "TO_temp_131_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_131_LDC (SLICE_X39Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_131_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.151ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[131]_AND_257_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_131_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO21 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y61.C4      net (fanout=2)        0.369   douta_0<131>
    SLICE_X39Y61.CMUX    Tilo                  0.077   temp_127_C_127
                                                       count_256_douta_0[131]_AND_258_o1
    SLICE_X39Y62.SR      net (fanout=2)        0.176   count_256_douta_0[131]_AND_258_o
    SLICE_X39Y62.CLK     Tremck      (-Th)    -0.075   temp_131_LDC
                                                       temp_131_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.606ns logic, 0.545ns route)
                                                       (52.6% logic, 47.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_131_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[131]_AND_257_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_131_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y61.C2      net (fanout=265)      1.729   count_256
    SLICE_X39Y61.CMUX    Tilo                  0.073   temp_127_C_127
                                                       count_256_douta_0[131]_AND_258_o1
    SLICE_X39Y62.SR      net (fanout=2)        0.176   count_256_douta_0[131]_AND_258_o
    SLICE_X39Y62.CLK     Tremck      (-Th)    -0.075   temp_131_LDC
                                                       temp_131_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (0.246ns logic, 1.905ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_131_LDC (SLICE_X39Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.951ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_131_LDC (LATCH)
  Data Path Delay:      0.951ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_131_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO21 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y61.C4      net (fanout=2)        0.369   douta_0<131>
    SLICE_X39Y61.C       Tilo                  0.034   temp_127_C_127
                                                       count_256_douta_0[131]_AND_257_o1
    SLICE_X39Y62.CLK     net (fanout=2)        0.094   count_256_douta_0[131]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.488ns logic, 0.463ns route)
                                                       (51.3% logic, 48.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_131_LDC (SLICE_X39Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.955ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_131_LDC (LATCH)
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_131_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y61.C2      net (fanout=265)      1.729   count_256
    SLICE_X39Y61.C       Tilo                  0.034   temp_127_C_127
                                                       count_256_douta_0[131]_AND_257_o1
    SLICE_X39Y62.CLK     net (fanout=2)        0.094   count_256_douta_0[131]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.132ns logic, 1.823ns route)
                                                       (6.8% logic, 93.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_130_LDC = MAXDELAY TO TIMEGRP "TO_temp_130_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.571ns.
--------------------------------------------------------------------------------

Paths for end point temp_130_LDC (SLICE_X68Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_130_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[130]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_130_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X66Y59.B2      net (fanout=265)      4.418   count_256
    SLICE_X66Y59.BMUX    Tilo                  0.197   temp_126_C_126
                                                       count_256_douta_0[130]_AND_260_o1
    SLICE_X68Y59.SR      net (fanout=2)        0.365   count_256_douta_0[130]_AND_260_o
    SLICE_X68Y59.CLK     Trck                  0.254   temp_130_LDC
                                                       temp_130_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (0.788ns logic, 4.783ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_130_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.551ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[130]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_130_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO20 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X66Y59.B5      net (fanout=2)        1.663   douta_0<130>
    SLICE_X66Y59.BMUX    Tilo                  0.196   temp_126_C_126
                                                       count_256_douta_0[130]_AND_260_o1
    SLICE_X68Y59.SR      net (fanout=2)        0.365   count_256_douta_0[130]_AND_260_o
    SLICE_X68Y59.CLK     Trck                  0.254   temp_130_LDC
                                                       temp_130_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (2.523ns logic, 2.028ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_130_LDC (SLICE_X68Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.821ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_130_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.179ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_130_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X66Y59.B2      net (fanout=265)      4.418   count_256
    SLICE_X66Y59.B       Tilo                  0.068   temp_126_C_126
                                                       count_256_douta_0[130]_AND_259_o1
    SLICE_X68Y59.CLK     net (fanout=2)        0.356   count_256_douta_0[130]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      5.179ns (0.405ns logic, 4.774ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.840ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_130_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_130_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO20 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X66Y59.B5      net (fanout=2)        1.663   douta_0<130>
    SLICE_X66Y59.B       Tilo                  0.068   temp_126_C_126
                                                       count_256_douta_0[130]_AND_259_o1
    SLICE_X68Y59.CLK     net (fanout=2)        0.356   count_256_douta_0[130]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (2.141ns logic, 2.019ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_130_LDC = MAXDELAY TO TIMEGRP "TO_temp_130_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_130_LDC (SLICE_X68Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_130_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.677ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[130]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_130_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO20 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X66Y59.B5      net (fanout=2)        0.947   douta_0<130>
    SLICE_X66Y59.BMUX    Tilo                  0.079   temp_126_C_126
                                                       count_256_douta_0[130]_AND_260_o1
    SLICE_X68Y59.SR      net (fanout=2)        0.143   count_256_douta_0[130]_AND_260_o
    SLICE_X68Y59.CLK     Tremck      (-Th)    -0.054   temp_130_LDC
                                                       temp_130_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.677ns (0.587ns logic, 1.090ns route)
                                                       (35.0% logic, 65.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_130_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.680ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[130]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_130_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X66Y59.B2      net (fanout=265)      2.310   count_256
    SLICE_X66Y59.BMUX    Tilo                  0.075   temp_126_C_126
                                                       count_256_douta_0[130]_AND_260_o1
    SLICE_X68Y59.SR      net (fanout=2)        0.143   count_256_douta_0[130]_AND_260_o
    SLICE_X68Y59.CLK     Tremck      (-Th)    -0.054   temp_130_LDC
                                                       temp_130_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (0.227ns logic, 2.453ns route)
                                                       (8.5% logic, 91.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_130_LDC (SLICE_X68Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.579ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_130_LDC (LATCH)
  Data Path Delay:      1.579ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_130_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO20 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X66Y59.B5      net (fanout=2)        0.947   douta_0<130>
    SLICE_X66Y59.B       Tilo                  0.034   temp_126_C_126
                                                       count_256_douta_0[130]_AND_259_o1
    SLICE_X68Y59.CLK     net (fanout=2)        0.144   count_256_douta_0[130]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (0.488ns logic, 1.091ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_130_LDC (SLICE_X68Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.586ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_130_LDC (LATCH)
  Data Path Delay:      2.586ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_130_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X66Y59.B2      net (fanout=265)      2.310   count_256
    SLICE_X66Y59.B       Tilo                  0.034   temp_126_C_126
                                                       count_256_douta_0[130]_AND_259_o1
    SLICE_X68Y59.CLK     net (fanout=2)        0.144   count_256_douta_0[130]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      2.586ns (0.132ns logic, 2.454ns route)
                                                       (5.1% logic, 94.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_129_LDC = MAXDELAY TO TIMEGRP "TO_temp_129_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.787ns.
--------------------------------------------------------------------------------

Paths for end point temp_129_LDC (SLICE_X28Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_129_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[129]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_129_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y61.D4      net (fanout=265)      3.265   count_256
    SLICE_X39Y61.DMUX    Tilo                  0.186   temp_127_C_127
                                                       count_256_douta_0[129]_AND_262_o1
    SLICE_X28Y62.SR      net (fanout=2)        0.745   count_256_douta_0[129]_AND_262_o
    SLICE_X28Y62.CLK     Trck                  0.254   temp_129_LDC
                                                       temp_129_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (0.777ns logic, 4.010ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_129_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.940ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[129]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_129_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO19 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y61.D5      net (fanout=2)        0.677   douta_0<129>
    SLICE_X39Y61.DMUX    Tilo                  0.191   temp_127_C_127
                                                       count_256_douta_0[129]_AND_262_o1
    SLICE_X28Y62.SR      net (fanout=2)        0.745   count_256_douta_0[129]_AND_262_o
    SLICE_X28Y62.CLK     Trck                  0.254   temp_129_LDC
                                                       temp_129_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.940ns (2.518ns logic, 1.422ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_129_LDC (SLICE_X28Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.794ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_129_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_129_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y61.D4      net (fanout=265)      3.265   count_256
    SLICE_X39Y61.D       Tilo                  0.068   temp_127_C_127
                                                       count_256_douta_0[129]_AND_261_o1
    SLICE_X28Y62.CLK     net (fanout=2)        0.536   count_256_douta_0[129]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (0.405ns logic, 3.801ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.646ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_129_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_129_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO19 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y61.D5      net (fanout=2)        0.677   douta_0<129>
    SLICE_X39Y61.D       Tilo                  0.068   temp_127_C_127
                                                       count_256_douta_0[129]_AND_261_o1
    SLICE_X28Y62.CLK     net (fanout=2)        0.536   count_256_douta_0[129]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (2.141ns logic, 1.213ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_129_LDC = MAXDELAY TO TIMEGRP "TO_temp_129_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_129_LDC (SLICE_X28Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_129_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[129]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_129_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO19 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y61.D5      net (fanout=2)        0.360   douta_0<129>
    SLICE_X39Y61.DMUX    Tilo                  0.078   temp_127_C_127
                                                       count_256_douta_0[129]_AND_262_o1
    SLICE_X28Y62.SR      net (fanout=2)        0.287   count_256_douta_0[129]_AND_262_o
    SLICE_X28Y62.CLK     Tremck      (-Th)    -0.054   temp_129_LDC
                                                       temp_129_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.586ns logic, 0.647ns route)
                                                       (47.5% logic, 52.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_129_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.177ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[129]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_129_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y61.D4      net (fanout=265)      1.660   count_256
    SLICE_X39Y61.DMUX    Tilo                  0.078   temp_127_C_127
                                                       count_256_douta_0[129]_AND_262_o1
    SLICE_X28Y62.SR      net (fanout=2)        0.287   count_256_douta_0[129]_AND_262_o
    SLICE_X28Y62.CLK     Tremck      (-Th)    -0.054   temp_129_LDC
                                                       temp_129_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (0.230ns logic, 1.947ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_129_LDC (SLICE_X28Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.067ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_129_LDC (LATCH)
  Data Path Delay:      1.067ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_129_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO19 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y61.D5      net (fanout=2)        0.360   douta_0<129>
    SLICE_X39Y61.D       Tilo                  0.034   temp_127_C_127
                                                       count_256_douta_0[129]_AND_261_o1
    SLICE_X28Y62.CLK     net (fanout=2)        0.219   count_256_douta_0[129]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.488ns logic, 0.579ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_129_LDC (SLICE_X28Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.011ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_129_LDC (LATCH)
  Data Path Delay:      2.011ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_129_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y61.D4      net (fanout=265)      1.660   count_256
    SLICE_X39Y61.D       Tilo                  0.034   temp_127_C_127
                                                       count_256_douta_0[129]_AND_261_o1
    SLICE_X28Y62.CLK     net (fanout=2)        0.219   count_256_douta_0[129]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (0.132ns logic, 1.879ns route)
                                                       (6.6% logic, 93.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_128_LDC = MAXDELAY TO TIMEGRP "TO_temp_128_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.937ns.
--------------------------------------------------------------------------------

Paths for end point temp_128_LDC (SLICE_X38Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_128_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.937ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[128]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_128_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y62.C3      net (fanout=265)      3.639   count_256
    SLICE_X43Y62.CMUX    Tilo                  0.179   temp_115_P_115
                                                       count_256_douta_0[128]_AND_264_o1
    SLICE_X38Y62.SR      net (fanout=2)        0.528   count_256_douta_0[128]_AND_264_o
    SLICE_X38Y62.CLK     Trck                  0.254   temp_128_LDC
                                                       temp_128_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (0.770ns logic, 4.167ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_128_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.022ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[128]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_128_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO18 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y62.C4      net (fanout=2)        0.981   douta_0<128>
    SLICE_X43Y62.CMUX    Tilo                  0.186   temp_115_P_115
                                                       count_256_douta_0[128]_AND_264_o1
    SLICE_X38Y62.SR      net (fanout=2)        0.528   count_256_douta_0[128]_AND_264_o
    SLICE_X38Y62.CLK     Trck                  0.254   temp_128_LDC
                                                       temp_128_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.022ns (2.513ns logic, 1.509ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_128_LDC (SLICE_X38Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.455ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_128_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_128_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y62.C3      net (fanout=265)      3.639   count_256
    SLICE_X43Y62.C       Tilo                  0.068   temp_115_P_115
                                                       count_256_douta_0[128]_AND_263_o1
    SLICE_X38Y62.CLK     net (fanout=2)        0.501   count_256_douta_0[128]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (0.405ns logic, 4.140ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.377ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_128_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.623ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_128_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO18 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y62.C4      net (fanout=2)        0.981   douta_0<128>
    SLICE_X43Y62.C       Tilo                  0.068   temp_115_P_115
                                                       count_256_douta_0[128]_AND_263_o1
    SLICE_X38Y62.CLK     net (fanout=2)        0.501   count_256_douta_0[128]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (2.141ns logic, 1.482ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_128_LDC = MAXDELAY TO TIMEGRP "TO_temp_128_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_128_LDC (SLICE_X38Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_128_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.323ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[128]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_128_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO18 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y62.C4      net (fanout=2)        0.514   douta_0<128>
    SLICE_X43Y62.CMUX    Tilo                  0.077   temp_115_P_115
                                                       count_256_douta_0[128]_AND_264_o1
    SLICE_X38Y62.SR      net (fanout=2)        0.224   count_256_douta_0[128]_AND_264_o
    SLICE_X38Y62.CLK     Tremck      (-Th)    -0.054   temp_128_LDC
                                                       temp_128_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (0.585ns logic, 0.738ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_128_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.289ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[128]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_128_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y62.C3      net (fanout=265)      1.835   count_256
    SLICE_X43Y62.CMUX    Tilo                  0.078   temp_115_P_115
                                                       count_256_douta_0[128]_AND_264_o1
    SLICE_X38Y62.SR      net (fanout=2)        0.224   count_256_douta_0[128]_AND_264_o
    SLICE_X38Y62.CLK     Tremck      (-Th)    -0.054   temp_128_LDC
                                                       temp_128_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (0.230ns logic, 2.059ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_128_LDC (SLICE_X38Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.225ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_128_LDC (LATCH)
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_128_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO18 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y62.C4      net (fanout=2)        0.514   douta_0<128>
    SLICE_X43Y62.C       Tilo                  0.034   temp_115_P_115
                                                       count_256_douta_0[128]_AND_263_o1
    SLICE_X38Y62.CLK     net (fanout=2)        0.223   count_256_douta_0[128]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (0.488ns logic, 0.737ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_128_LDC (SLICE_X38Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.190ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_128_LDC (LATCH)
  Data Path Delay:      2.190ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_128_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y62.C3      net (fanout=265)      1.835   count_256
    SLICE_X43Y62.C       Tilo                  0.034   temp_115_P_115
                                                       count_256_douta_0[128]_AND_263_o1
    SLICE_X38Y62.CLK     net (fanout=2)        0.223   count_256_douta_0[128]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (0.132ns logic, 2.058ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_125_LDC = MAXDELAY TO TIMEGRP "TO_temp_125_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.901ns.
--------------------------------------------------------------------------------

Paths for end point temp_125_LDC (SLICE_X29Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_125_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[125]_AND_269_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_125_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y62.C2      net (fanout=265)      3.577   count_256
    SLICE_X39Y62.CMUX    Tilo                  0.191   temp_131_LDC
                                                       count_256_douta_0[125]_AND_270_o1
    SLICE_X29Y62.SR      net (fanout=2)        0.499   count_256_douta_0[125]_AND_270_o
    SLICE_X29Y62.CLK     Trck                  0.297   temp_125_LDC
                                                       temp_125_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (0.825ns logic, 4.076ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_125_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.825ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[125]_AND_269_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_125_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP1Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y62.C5      net (fanout=2)        0.765   douta_0<125>
    SLICE_X39Y62.CMUX    Tilo                  0.191   temp_131_LDC
                                                       count_256_douta_0[125]_AND_270_o1
    SLICE_X29Y62.SR      net (fanout=2)        0.499   count_256_douta_0[125]_AND_270_o
    SLICE_X29Y62.CLK     Trck                  0.297   temp_125_LDC
                                                       temp_125_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.825ns (2.561ns logic, 1.264ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_125_LDC (SLICE_X29Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.268ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_125_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_125_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y62.C2      net (fanout=265)      3.577   count_256
    SLICE_X39Y62.C       Tilo                  0.068   temp_131_LDC
                                                       count_256_douta_0[125]_AND_269_o1
    SLICE_X29Y62.CLK     net (fanout=2)        0.750   count_256_douta_0[125]_AND_269_o
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (0.405ns logic, 4.327ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.344ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_125_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.656ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_125_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP1Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y62.C5      net (fanout=2)        0.765   douta_0<125>
    SLICE_X39Y62.C       Tilo                  0.068   temp_131_LDC
                                                       count_256_douta_0[125]_AND_269_o1
    SLICE_X29Y62.CLK     net (fanout=2)        0.750   count_256_douta_0[125]_AND_269_o
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (2.141ns logic, 1.515ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_125_LDC = MAXDELAY TO TIMEGRP "TO_temp_125_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_125_LDC (SLICE_X29Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_125_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.186ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[125]_AND_269_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_125_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP1Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y62.C5      net (fanout=2)        0.387   douta_0<125>
    SLICE_X39Y62.CMUX    Tilo                  0.077   temp_131_LDC
                                                       count_256_douta_0[125]_AND_270_o1
    SLICE_X29Y62.SR      net (fanout=2)        0.193   count_256_douta_0[125]_AND_270_o
    SLICE_X29Y62.CLK     Tremck      (-Th)    -0.075   temp_125_LDC
                                                       temp_125_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.606ns logic, 0.580ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_125_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.216ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[125]_AND_269_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_125_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y62.C2      net (fanout=265)      1.777   count_256
    SLICE_X39Y62.CMUX    Tilo                  0.073   temp_131_LDC
                                                       count_256_douta_0[125]_AND_270_o1
    SLICE_X29Y62.SR      net (fanout=2)        0.193   count_256_douta_0[125]_AND_270_o
    SLICE_X29Y62.CLK     Tremck      (-Th)    -0.075   temp_125_LDC
                                                       temp_125_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.216ns (0.246ns logic, 1.970ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_125_LDC (SLICE_X29Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.172ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_125_LDC (LATCH)
  Data Path Delay:      1.172ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_125_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP1Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y62.C5      net (fanout=2)        0.387   douta_0<125>
    SLICE_X39Y62.C       Tilo                  0.034   temp_131_LDC
                                                       count_256_douta_0[125]_AND_269_o1
    SLICE_X29Y62.CLK     net (fanout=2)        0.297   count_256_douta_0[125]_AND_269_o
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (0.488ns logic, 0.684ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_125_LDC (SLICE_X29Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.206ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_125_LDC (LATCH)
  Data Path Delay:      2.206ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_125_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y62.C2      net (fanout=265)      1.777   count_256
    SLICE_X39Y62.C       Tilo                  0.034   temp_131_LDC
                                                       count_256_douta_0[125]_AND_269_o1
    SLICE_X29Y62.CLK     net (fanout=2)        0.297   count_256_douta_0[125]_AND_269_o
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (0.132ns logic, 2.074ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_127_LDC = MAXDELAY TO TIMEGRP "TO_temp_127_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.773ns.
--------------------------------------------------------------------------------

Paths for end point temp_127_LDC (SLICE_X40Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_127_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[127]_AND_265_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_127_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y61.C2      net (fanout=265)      3.639   count_256
    SLICE_X41Y61.CMUX    Tilo                  0.191   temp_123_P_123
                                                       count_256_douta_0[127]_AND_266_o1
    SLICE_X40Y61.SR      net (fanout=2)        0.352   count_256_douta_0[127]_AND_266_o
    SLICE_X40Y61.CLK     Trck                  0.254   temp_127_LDC
                                                       temp_127_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (0.782ns logic, 3.991ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_127_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[127]_AND_265_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_127_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO17 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y61.C5      net (fanout=2)        0.790   douta_0<127>
    SLICE_X41Y61.CMUX    Tilo                  0.191   temp_123_P_123
                                                       count_256_douta_0[127]_AND_266_o1
    SLICE_X40Y61.SR      net (fanout=2)        0.352   count_256_douta_0[127]_AND_266_o
    SLICE_X40Y61.CLK     Trck                  0.254   temp_127_LDC
                                                       temp_127_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (2.518ns logic, 1.142ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_127_LDC (SLICE_X40Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.721ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_127_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.279ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_127_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y61.C2      net (fanout=265)      3.639   count_256
    SLICE_X41Y61.C       Tilo                  0.068   temp_123_P_123
                                                       count_256_douta_0[127]_AND_265_o1
    SLICE_X40Y61.CLK     net (fanout=2)        0.235   count_256_douta_0[127]_AND_265_o
    -------------------------------------------------  ---------------------------
    Total                                      4.279ns (0.405ns logic, 3.874ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.834ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_127_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.166ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_127_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO17 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y61.C5      net (fanout=2)        0.790   douta_0<127>
    SLICE_X41Y61.C       Tilo                  0.068   temp_123_P_123
                                                       count_256_douta_0[127]_AND_265_o1
    SLICE_X40Y61.CLK     net (fanout=2)        0.235   count_256_douta_0[127]_AND_265_o
    -------------------------------------------------  ---------------------------
    Total                                      3.166ns (2.141ns logic, 1.025ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_127_LDC = MAXDELAY TO TIMEGRP "TO_temp_127_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_127_LDC (SLICE_X40Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_127_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.132ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[127]_AND_265_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_127_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO17 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y61.C5      net (fanout=2)        0.414   douta_0<127>
    SLICE_X41Y61.CMUX    Tilo                  0.077   temp_123_P_123
                                                       count_256_douta_0[127]_AND_266_o1
    SLICE_X40Y61.SR      net (fanout=2)        0.133   count_256_douta_0[127]_AND_266_o
    SLICE_X40Y61.CLK     Tremck      (-Th)    -0.054   temp_127_LDC
                                                       temp_127_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.585ns logic, 0.547ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_127_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.187ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[127]_AND_265_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_127_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y61.C2      net (fanout=265)      1.829   count_256
    SLICE_X41Y61.CMUX    Tilo                  0.073   temp_123_P_123
                                                       count_256_douta_0[127]_AND_266_o1
    SLICE_X40Y61.SR      net (fanout=2)        0.133   count_256_douta_0[127]_AND_266_o
    SLICE_X40Y61.CLK     Tremck      (-Th)    -0.054   temp_127_LDC
                                                       temp_127_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (0.225ns logic, 1.962ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_127_LDC (SLICE_X40Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.999ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_127_LDC (LATCH)
  Data Path Delay:      0.999ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_127_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO17 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y61.C5      net (fanout=2)        0.414   douta_0<127>
    SLICE_X41Y61.C       Tilo                  0.034   temp_123_P_123
                                                       count_256_douta_0[127]_AND_265_o1
    SLICE_X40Y61.CLK     net (fanout=2)        0.097   count_256_douta_0[127]_AND_265_o
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.488ns logic, 0.511ns route)
                                                       (48.8% logic, 51.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_127_LDC (SLICE_X40Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.058ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_127_LDC (LATCH)
  Data Path Delay:      2.058ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_127_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y61.C2      net (fanout=265)      1.829   count_256
    SLICE_X41Y61.C       Tilo                  0.034   temp_123_P_123
                                                       count_256_douta_0[127]_AND_265_o1
    SLICE_X40Y61.CLK     net (fanout=2)        0.097   count_256_douta_0[127]_AND_265_o
    -------------------------------------------------  ---------------------------
    Total                                      2.058ns (0.132ns logic, 1.926ns route)
                                                       (6.4% logic, 93.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_126_LDC = MAXDELAY TO TIMEGRP "TO_temp_126_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.259ns.
--------------------------------------------------------------------------------

Paths for end point temp_126_LDC (SLICE_X65Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_126_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[126]_AND_267_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_126_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y60.D4      net (fanout=265)      3.445   count_256
    SLICE_X45Y60.DMUX    Tilo                  0.186   temp_113_P_113
                                                       count_256_douta_0[126]_AND_268_o1
    SLICE_X65Y60.SR      net (fanout=2)        0.994   count_256_douta_0[126]_AND_268_o
    SLICE_X65Y60.CLK     Trck                  0.297   temp_126_LDC
                                                       temp_126_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.259ns (0.820ns logic, 4.439ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_126_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[126]_AND_267_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_126_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO16 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y60.D5      net (fanout=2)        0.910   douta_0<126>
    SLICE_X45Y60.DMUX    Tilo                  0.191   temp_113_P_113
                                                       count_256_douta_0[126]_AND_268_o1
    SLICE_X65Y60.SR      net (fanout=2)        0.994   count_256_douta_0[126]_AND_268_o
    SLICE_X65Y60.CLK     Trck                  0.297   temp_126_LDC
                                                       temp_126_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (2.561ns logic, 1.904ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_126_LDC (SLICE_X65Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.934ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_126_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.066ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_126_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y60.D4      net (fanout=265)      3.445   count_256
    SLICE_X45Y60.D       Tilo                  0.068   temp_113_P_113
                                                       count_256_douta_0[126]_AND_267_o1
    SLICE_X65Y60.CLK     net (fanout=2)        1.216   count_256_douta_0[126]_AND_267_o
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (0.405ns logic, 4.661ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.733ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_126_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.267ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_126_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO16 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y60.D5      net (fanout=2)        0.910   douta_0<126>
    SLICE_X45Y60.D       Tilo                  0.068   temp_113_P_113
                                                       count_256_douta_0[126]_AND_267_o1
    SLICE_X65Y60.CLK     net (fanout=2)        1.216   count_256_douta_0[126]_AND_267_o
    -------------------------------------------------  ---------------------------
    Total                                      4.267ns (2.141ns logic, 2.126ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_126_LDC = MAXDELAY TO TIMEGRP "TO_temp_126_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_126_LDC (SLICE_X65Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_126_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.653ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[126]_AND_267_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_126_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO16 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y60.D5      net (fanout=2)        0.490   douta_0<126>
    SLICE_X45Y60.DMUX    Tilo                  0.078   temp_113_P_113
                                                       count_256_douta_0[126]_AND_268_o1
    SLICE_X65Y60.SR      net (fanout=2)        0.556   count_256_douta_0[126]_AND_268_o
    SLICE_X65Y60.CLK     Tremck      (-Th)    -0.075   temp_126_LDC
                                                       temp_126_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (0.607ns logic, 1.046ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_126_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.578ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[126]_AND_267_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_126_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y60.D4      net (fanout=265)      1.771   count_256
    SLICE_X45Y60.DMUX    Tilo                  0.078   temp_113_P_113
                                                       count_256_douta_0[126]_AND_268_o1
    SLICE_X65Y60.SR      net (fanout=2)        0.556   count_256_douta_0[126]_AND_268_o
    SLICE_X65Y60.CLK     Tremck      (-Th)    -0.075   temp_126_LDC
                                                       temp_126_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (0.251ns logic, 2.327ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_126_LDC (SLICE_X65Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.626ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_126_LDC (LATCH)
  Data Path Delay:      1.626ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_126_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO16 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y60.D5      net (fanout=2)        0.490   douta_0<126>
    SLICE_X45Y60.D       Tilo                  0.034   temp_113_P_113
                                                       count_256_douta_0[126]_AND_267_o1
    SLICE_X65Y60.CLK     net (fanout=2)        0.648   count_256_douta_0[126]_AND_267_o
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (0.488ns logic, 1.138ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_126_LDC (SLICE_X65Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.551ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_126_LDC (LATCH)
  Data Path Delay:      2.551ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_126_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y60.D4      net (fanout=265)      1.771   count_256
    SLICE_X45Y60.D       Tilo                  0.034   temp_113_P_113
                                                       count_256_douta_0[126]_AND_267_o1
    SLICE_X65Y60.CLK     net (fanout=2)        0.648   count_256_douta_0[126]_AND_267_o
    -------------------------------------------------  ---------------------------
    Total                                      2.551ns (0.132ns logic, 2.419ns route)
                                                       (5.2% logic, 94.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_124_LDC = MAXDELAY TO TIMEGRP "TO_temp_124_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.279ns.
--------------------------------------------------------------------------------

Paths for end point temp_124_LDC (SLICE_X55Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_124_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[124]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_124_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y62.C2      net (fanout=265)      3.900   count_256
    SLICE_X46Y62.CMUX    Tilo                  0.198   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[124]_AND_272_o1
    SLICE_X55Y62.SR      net (fanout=2)        0.547   count_256_douta_0[124]_AND_272_o
    SLICE_X55Y62.CLK     Trck                  0.297   temp_124_LDC
                                                       temp_124_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (0.832ns logic, 4.447ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_124_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.229ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[124]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_124_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO15 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y62.C3      net (fanout=2)        1.120   douta_0<124>
    SLICE_X46Y62.CMUX    Tilo                  0.192   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[124]_AND_272_o1
    SLICE_X55Y62.SR      net (fanout=2)        0.547   count_256_douta_0[124]_AND_272_o
    SLICE_X55Y62.CLK     Trck                  0.297   temp_124_LDC
                                                       temp_124_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (2.562ns logic, 1.667ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_124_LDC (SLICE_X55Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.158ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_124_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.842ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_124_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y62.C2      net (fanout=265)      3.900   count_256
    SLICE_X46Y62.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[124]_AND_271_o1
    SLICE_X55Y62.CLK     net (fanout=2)        0.537   count_256_douta_0[124]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (0.405ns logic, 4.437ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.202ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_124_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_124_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO15 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y62.C3      net (fanout=2)        1.120   douta_0<124>
    SLICE_X46Y62.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[124]_AND_271_o1
    SLICE_X55Y62.CLK     net (fanout=2)        0.537   count_256_douta_0[124]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (2.141ns logic, 1.657ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_124_LDC = MAXDELAY TO TIMEGRP "TO_temp_124_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_124_LDC (SLICE_X55Y62.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_124_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.380ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[124]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_124_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO15 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y62.C3      net (fanout=2)        0.547   douta_0<124>
    SLICE_X46Y62.CMUX    Tilo                  0.080   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[124]_AND_272_o1
    SLICE_X55Y62.SR      net (fanout=2)        0.224   count_256_douta_0[124]_AND_272_o
    SLICE_X55Y62.CLK     Tremck      (-Th)    -0.075   temp_124_LDC
                                                       temp_124_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (0.609ns logic, 0.771ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_124_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.418ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[124]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_124_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y62.C2      net (fanout=265)      1.945   count_256
    SLICE_X46Y62.CMUX    Tilo                  0.076   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[124]_AND_272_o1
    SLICE_X55Y62.SR      net (fanout=2)        0.224   count_256_douta_0[124]_AND_272_o
    SLICE_X55Y62.CLK     Tremck      (-Th)    -0.075   temp_124_LDC
                                                       temp_124_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (0.249ns logic, 2.169ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_124_LDC (SLICE_X55Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.263ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_124_LDC (LATCH)
  Data Path Delay:      1.263ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_124_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO15 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y62.C3      net (fanout=2)        0.547   douta_0<124>
    SLICE_X46Y62.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[124]_AND_271_o1
    SLICE_X55Y62.CLK     net (fanout=2)        0.228   count_256_douta_0[124]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (0.488ns logic, 0.775ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_124_LDC (SLICE_X55Y62.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.305ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_124_LDC (LATCH)
  Data Path Delay:      2.305ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_124_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y62.C2      net (fanout=265)      1.945   count_256
    SLICE_X46Y62.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[124]_AND_271_o1
    SLICE_X55Y62.CLK     net (fanout=2)        0.228   count_256_douta_0[124]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (0.132ns logic, 2.173ns route)
                                                       (5.7% logic, 94.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_123_LDC = MAXDELAY TO TIMEGRP "TO_temp_123_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.953ns.
--------------------------------------------------------------------------------

Paths for end point temp_123_LDC (SLICE_X43Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_123_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[123]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_123_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y61.D1      net (fanout=265)      3.760   count_256
    SLICE_X43Y61.DMUX    Tilo                  0.192   temp_122_LDC
                                                       count_256_douta_0[123]_AND_274_o1
    SLICE_X43Y63.SR      net (fanout=2)        0.367   count_256_douta_0[123]_AND_274_o
    SLICE_X43Y63.CLK     Trck                  0.297   temp_123_LDC
                                                       temp_123_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.953ns (0.826ns logic, 4.127ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_123_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[123]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_123_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO14 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y61.D5      net (fanout=2)        0.738   douta_0<123>
    SLICE_X43Y61.DMUX    Tilo                  0.191   temp_122_LDC
                                                       count_256_douta_0[123]_AND_274_o1
    SLICE_X43Y63.SR      net (fanout=2)        0.367   count_256_douta_0[123]_AND_274_o
    SLICE_X43Y63.CLK     Trck                  0.297   temp_123_LDC
                                                       temp_123_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (2.561ns logic, 1.105ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_123_LDC (SLICE_X43Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.497ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_123_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.503ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_123_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y61.D1      net (fanout=265)      3.760   count_256
    SLICE_X43Y61.D       Tilo                  0.068   temp_122_LDC
                                                       count_256_douta_0[123]_AND_273_o1
    SLICE_X43Y63.CLK     net (fanout=2)        0.338   count_256_douta_0[123]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (0.405ns logic, 4.098ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.783ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_123_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_123_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO14 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y61.D5      net (fanout=2)        0.738   douta_0<123>
    SLICE_X43Y61.D       Tilo                  0.068   temp_122_LDC
                                                       count_256_douta_0[123]_AND_273_o1
    SLICE_X43Y63.CLK     net (fanout=2)        0.338   count_256_douta_0[123]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (2.141ns logic, 1.076ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_123_LDC = MAXDELAY TO TIMEGRP "TO_temp_123_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_123_LDC (SLICE_X43Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_123_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.155ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[123]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_123_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO14 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y61.D5      net (fanout=2)        0.408   douta_0<123>
    SLICE_X43Y61.DMUX    Tilo                  0.078   temp_122_LDC
                                                       count_256_douta_0[123]_AND_274_o1
    SLICE_X43Y63.SR      net (fanout=2)        0.140   count_256_douta_0[123]_AND_274_o
    SLICE_X43Y63.CLK     Tremck      (-Th)    -0.075   temp_123_LDC
                                                       temp_123_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.607ns logic, 0.548ns route)
                                                       (52.6% logic, 47.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_123_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.265ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[123]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_123_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y61.D1      net (fanout=265)      1.878   count_256
    SLICE_X43Y61.DMUX    Tilo                  0.074   temp_122_LDC
                                                       count_256_douta_0[123]_AND_274_o1
    SLICE_X43Y63.SR      net (fanout=2)        0.140   count_256_douta_0[123]_AND_274_o
    SLICE_X43Y63.CLK     Tremck      (-Th)    -0.075   temp_123_LDC
                                                       temp_123_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (0.247ns logic, 2.018ns route)
                                                       (10.9% logic, 89.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_123_LDC (SLICE_X43Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.033ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_123_LDC (LATCH)
  Data Path Delay:      1.033ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_123_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO14 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y61.D5      net (fanout=2)        0.408   douta_0<123>
    SLICE_X43Y61.D       Tilo                  0.034   temp_122_LDC
                                                       count_256_douta_0[123]_AND_273_o1
    SLICE_X43Y63.CLK     net (fanout=2)        0.137   count_256_douta_0[123]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.488ns logic, 0.545ns route)
                                                       (47.2% logic, 52.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_123_LDC (SLICE_X43Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.147ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_123_LDC (LATCH)
  Data Path Delay:      2.147ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_123_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y61.D1      net (fanout=265)      1.878   count_256
    SLICE_X43Y61.D       Tilo                  0.034   temp_122_LDC
                                                       count_256_douta_0[123]_AND_273_o1
    SLICE_X43Y63.CLK     net (fanout=2)        0.137   count_256_douta_0[123]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (0.132ns logic, 2.015ns route)
                                                       (6.1% logic, 93.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_122_LDC = MAXDELAY TO TIMEGRP "TO_temp_122_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.097ns.
--------------------------------------------------------------------------------

Paths for end point temp_122_LDC (SLICE_X43Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_122_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[122]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_122_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y62.A3      net (fanout=265)      3.785   count_256
    SLICE_X46Y62.AMUX    Tilo                  0.189   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[122]_AND_276_o1
    SLICE_X43Y61.SR      net (fanout=2)        0.489   count_256_douta_0[122]_AND_276_o
    SLICE_X43Y61.CLK     Trck                  0.297   temp_122_LDC
                                                       temp_122_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.097ns (0.823ns logic, 4.274ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_122_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.318ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[122]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_122_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO13 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y62.A1      net (fanout=2)        1.263   douta_0<122>
    SLICE_X46Y62.AMUX    Tilo                  0.196   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[122]_AND_276_o1
    SLICE_X43Y61.SR      net (fanout=2)        0.489   count_256_douta_0[122]_AND_276_o
    SLICE_X43Y61.CLK     Trck                  0.297   temp_122_LDC
                                                       temp_122_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (2.566ns logic, 1.752ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_122_LDC (SLICE_X43Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.325ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_122_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_122_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y62.A3      net (fanout=265)      3.785   count_256
    SLICE_X46Y62.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[122]_AND_275_o1
    SLICE_X43Y61.CLK     net (fanout=2)        0.485   count_256_douta_0[122]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (0.405ns logic, 4.270ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.111ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_122_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_122_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO13 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y62.A1      net (fanout=2)        1.263   douta_0<122>
    SLICE_X46Y62.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[122]_AND_275_o1
    SLICE_X43Y61.CLK     net (fanout=2)        0.485   count_256_douta_0[122]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (2.141ns logic, 1.748ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_122_LDC = MAXDELAY TO TIMEGRP "TO_temp_122_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_122_LDC (SLICE_X43Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_122_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.386ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[122]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_122_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO13 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y62.A1      net (fanout=2)        0.590   douta_0<122>
    SLICE_X46Y62.AMUX    Tilo                  0.075   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[122]_AND_276_o1
    SLICE_X43Y61.SR      net (fanout=2)        0.192   count_256_douta_0[122]_AND_276_o
    SLICE_X43Y61.CLK     Tremck      (-Th)    -0.075   temp_122_LDC
                                                       temp_122_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.386ns (0.604ns logic, 0.782ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_122_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.358ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[122]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_122_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y62.A3      net (fanout=265)      1.913   count_256
    SLICE_X46Y62.AMUX    Tilo                  0.080   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[122]_AND_276_o1
    SLICE_X43Y61.SR      net (fanout=2)        0.192   count_256_douta_0[122]_AND_276_o
    SLICE_X43Y61.CLK     Tremck      (-Th)    -0.075   temp_122_LDC
                                                       temp_122_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.358ns (0.253ns logic, 2.105ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_122_LDC (SLICE_X43Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.279ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_122_LDC (LATCH)
  Data Path Delay:      1.279ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_122_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO13 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y62.A1      net (fanout=2)        0.590   douta_0<122>
    SLICE_X46Y62.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[122]_AND_275_o1
    SLICE_X43Y61.CLK     net (fanout=2)        0.201   count_256_douta_0[122]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.488ns logic, 0.791ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_122_LDC (SLICE_X43Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.246ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_122_LDC (LATCH)
  Data Path Delay:      2.246ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_122_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y62.A3      net (fanout=265)      1.913   count_256
    SLICE_X46Y62.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[122]_AND_275_o1
    SLICE_X43Y61.CLK     net (fanout=2)        0.201   count_256_douta_0[122]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (0.132ns logic, 2.114ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_121_LDC = MAXDELAY TO TIMEGRP "TO_temp_121_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.020ns.
--------------------------------------------------------------------------------

Paths for end point temp_121_LDC (SLICE_X35Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_121_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.020ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[121]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_121_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y59.C2      net (fanout=265)      3.604   count_256
    SLICE_X45Y59.CMUX    Tilo                  0.191   temp_105_P_105
                                                       count_256_douta_0[121]_AND_278_o1
    SLICE_X35Y59.SR      net (fanout=2)        0.591   count_256_douta_0[121]_AND_278_o
    SLICE_X35Y59.CLK     Trck                  0.297   temp_121_LDC
                                                       temp_121_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.020ns (0.825ns logic, 4.195ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_121_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.989ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[121]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_121_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO12 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y59.C5      net (fanout=2)        0.837   douta_0<121>
    SLICE_X45Y59.CMUX    Tilo                  0.191   temp_105_P_105
                                                       count_256_douta_0[121]_AND_278_o1
    SLICE_X35Y59.SR      net (fanout=2)        0.591   count_256_douta_0[121]_AND_278_o
    SLICE_X35Y59.CLK     Trck                  0.297   temp_121_LDC
                                                       temp_121_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.989ns (2.561ns logic, 1.428ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_121_LDC (SLICE_X35Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.247ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_121_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_121_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y59.C2      net (fanout=265)      3.604   count_256
    SLICE_X45Y59.C       Tilo                  0.068   temp_105_P_105
                                                       count_256_douta_0[121]_AND_277_o1
    SLICE_X35Y59.CLK     net (fanout=2)        0.744   count_256_douta_0[121]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      4.753ns (0.405ns logic, 4.348ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.278ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_121_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.722ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_121_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO12 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y59.C5      net (fanout=2)        0.837   douta_0<121>
    SLICE_X45Y59.C       Tilo                  0.068   temp_105_P_105
                                                       count_256_douta_0[121]_AND_277_o1
    SLICE_X35Y59.CLK     net (fanout=2)        0.744   count_256_douta_0[121]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (2.141ns logic, 1.581ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_121_LDC = MAXDELAY TO TIMEGRP "TO_temp_121_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_121_LDC (SLICE_X35Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_121_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.313ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[121]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_121_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO12 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y59.C5      net (fanout=2)        0.439   douta_0<121>
    SLICE_X45Y59.CMUX    Tilo                  0.077   temp_105_P_105
                                                       count_256_douta_0[121]_AND_278_o1
    SLICE_X35Y59.SR      net (fanout=2)        0.268   count_256_douta_0[121]_AND_278_o
    SLICE_X35Y59.CLK     Tremck      (-Th)    -0.075   temp_121_LDC
                                                       temp_121_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.606ns logic, 0.707ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_121_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.327ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[121]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_121_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y59.C2      net (fanout=265)      1.813   count_256
    SLICE_X45Y59.CMUX    Tilo                  0.073   temp_105_P_105
                                                       count_256_douta_0[121]_AND_278_o1
    SLICE_X35Y59.SR      net (fanout=2)        0.268   count_256_douta_0[121]_AND_278_o
    SLICE_X35Y59.CLK     Tremck      (-Th)    -0.075   temp_121_LDC
                                                       temp_121_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.246ns logic, 2.081ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_121_LDC (SLICE_X35Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.270ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_121_LDC (LATCH)
  Data Path Delay:      1.270ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_121_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO12 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y59.C5      net (fanout=2)        0.439   douta_0<121>
    SLICE_X45Y59.C       Tilo                  0.034   temp_105_P_105
                                                       count_256_douta_0[121]_AND_277_o1
    SLICE_X35Y59.CLK     net (fanout=2)        0.343   count_256_douta_0[121]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.488ns logic, 0.782ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_121_LDC (SLICE_X35Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.288ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_121_LDC (LATCH)
  Data Path Delay:      2.288ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_121_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y59.C2      net (fanout=265)      1.813   count_256
    SLICE_X45Y59.C       Tilo                  0.034   temp_105_P_105
                                                       count_256_douta_0[121]_AND_277_o1
    SLICE_X35Y59.CLK     net (fanout=2)        0.343   count_256_douta_0[121]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.132ns logic, 2.156ns route)
                                                       (5.8% logic, 94.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_120_LDC = MAXDELAY TO TIMEGRP "TO_temp_120_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.240ns.
--------------------------------------------------------------------------------

Paths for end point temp_120_LDC (SLICE_X51Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_120_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.240ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[120]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_120_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y60.A1      net (fanout=265)      3.895   count_256
    SLICE_X51Y60.AMUX    Tilo                  0.194   temp_120_LDC
                                                       count_256_douta_0[120]_AND_280_o1
    SLICE_X51Y60.SR      net (fanout=2)        0.517   count_256_douta_0[120]_AND_280_o
    SLICE_X51Y60.CLK     Trck                  0.297   temp_120_LDC
                                                       temp_120_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.240ns (0.828ns logic, 4.412ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_120_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[120]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_120_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO11 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y60.A2      net (fanout=2)        1.298   douta_0<120>
    SLICE_X51Y60.AMUX    Tilo                  0.194   temp_120_LDC
                                                       count_256_douta_0[120]_AND_280_o1
    SLICE_X51Y60.SR      net (fanout=2)        0.517   count_256_douta_0[120]_AND_280_o
    SLICE_X51Y60.CLK     Trck                  0.297   temp_120_LDC
                                                       temp_120_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (2.564ns logic, 1.815ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_120_LDC (SLICE_X51Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.336ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_120_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_120_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y60.A1      net (fanout=265)      3.895   count_256
    SLICE_X51Y60.A       Tilo                  0.068   temp_120_LDC
                                                       count_256_douta_0[120]_AND_279_o1
    SLICE_X51Y60.CLK     net (fanout=2)        0.364   count_256_douta_0[120]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.405ns logic, 4.259ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.197ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_120_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_120_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO11 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y60.A2      net (fanout=2)        1.298   douta_0<120>
    SLICE_X51Y60.A       Tilo                  0.068   temp_120_LDC
                                                       count_256_douta_0[120]_AND_279_o1
    SLICE_X51Y60.CLK     net (fanout=2)        0.364   count_256_douta_0[120]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (2.141ns logic, 1.662ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_120_LDC = MAXDELAY TO TIMEGRP "TO_temp_120_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_120_LDC (SLICE_X51Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_120_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.468ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[120]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_120_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO11 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y60.A2      net (fanout=2)        0.639   douta_0<120>
    SLICE_X51Y60.AMUX    Tilo                  0.075   temp_120_LDC
                                                       count_256_douta_0[120]_AND_280_o1
    SLICE_X51Y60.SR      net (fanout=2)        0.225   count_256_douta_0[120]_AND_280_o
    SLICE_X51Y60.CLK     Tremck      (-Th)    -0.075   temp_120_LDC
                                                       temp_120_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.468ns (0.604ns logic, 0.864ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_120_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.420ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[120]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_120_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y60.A1      net (fanout=265)      1.948   count_256
    SLICE_X51Y60.AMUX    Tilo                  0.074   temp_120_LDC
                                                       count_256_douta_0[120]_AND_280_o1
    SLICE_X51Y60.SR      net (fanout=2)        0.225   count_256_douta_0[120]_AND_280_o
    SLICE_X51Y60.CLK     Tremck      (-Th)    -0.075   temp_120_LDC
                                                       temp_120_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.420ns (0.247ns logic, 2.173ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_120_LDC (SLICE_X51Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.274ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_120_LDC (LATCH)
  Data Path Delay:      1.274ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_120_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO11 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y60.A2      net (fanout=2)        0.639   douta_0<120>
    SLICE_X51Y60.A       Tilo                  0.034   temp_120_LDC
                                                       count_256_douta_0[120]_AND_279_o1
    SLICE_X51Y60.CLK     net (fanout=2)        0.147   count_256_douta_0[120]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.488ns logic, 0.786ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_120_LDC (SLICE_X51Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.227ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_120_LDC (LATCH)
  Data Path Delay:      2.227ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_120_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y60.A1      net (fanout=265)      1.948   count_256
    SLICE_X51Y60.A       Tilo                  0.034   temp_120_LDC
                                                       count_256_douta_0[120]_AND_279_o1
    SLICE_X51Y60.CLK     net (fanout=2)        0.147   count_256_douta_0[120]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      2.227ns (0.132ns logic, 2.095ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_119_LDC = MAXDELAY TO TIMEGRP "TO_temp_119_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.507ns.
--------------------------------------------------------------------------------

Paths for end point temp_119_LDC (SLICE_X40Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_119_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[119]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_119_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y60.B5      net (fanout=265)      3.361   count_256
    SLICE_X43Y60.BMUX    Tilo                  0.196   temp_120_C_120
                                                       count_256_douta_0[119]_AND_282_o1
    SLICE_X40Y60.SR      net (fanout=2)        0.359   count_256_douta_0[119]_AND_282_o
    SLICE_X40Y60.CLK     Trck                  0.254   temp_119_LDC
                                                       temp_119_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.507ns (0.787ns logic, 3.720ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_119_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[119]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_119_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO10 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y60.B1      net (fanout=2)        1.132   douta_0<119>
    SLICE_X43Y60.BMUX    Tilo                  0.197   temp_120_C_120
                                                       count_256_douta_0[119]_AND_282_o1
    SLICE_X40Y60.SR      net (fanout=2)        0.359   count_256_douta_0[119]_AND_282_o
    SLICE_X40Y60.CLK     Trck                  0.254   temp_119_LDC
                                                       temp_119_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (2.524ns logic, 1.491ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_119_LDC (SLICE_X40Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.006ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_119_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_119_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y60.B5      net (fanout=265)      3.361   count_256
    SLICE_X43Y60.B       Tilo                  0.068   temp_120_C_120
                                                       count_256_douta_0[119]_AND_281_o1
    SLICE_X40Y60.CLK     net (fanout=2)        0.228   count_256_douta_0[119]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (0.405ns logic, 3.589ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.499ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_119_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.501ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_119_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO10 Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y60.B1      net (fanout=2)        1.132   douta_0<119>
    SLICE_X43Y60.B       Tilo                  0.068   temp_120_C_120
                                                       count_256_douta_0[119]_AND_281_o1
    SLICE_X40Y60.CLK     net (fanout=2)        0.228   count_256_douta_0[119]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (2.141ns logic, 1.360ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_119_LDC = MAXDELAY TO TIMEGRP "TO_temp_119_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_119_LDC (SLICE_X40Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_119_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.279ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[119]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_119_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO10 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y60.B1      net (fanout=2)        0.559   douta_0<119>
    SLICE_X43Y60.BMUX    Tilo                  0.075   temp_120_C_120
                                                       count_256_douta_0[119]_AND_282_o1
    SLICE_X40Y60.SR      net (fanout=2)        0.137   count_256_douta_0[119]_AND_282_o
    SLICE_X40Y60.CLK     Tremck      (-Th)    -0.054   temp_119_LDC
                                                       temp_119_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.583ns logic, 0.696ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_119_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.069ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[119]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_119_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y60.B5      net (fanout=265)      1.701   count_256
    SLICE_X43Y60.BMUX    Tilo                  0.079   temp_120_C_120
                                                       count_256_douta_0[119]_AND_282_o1
    SLICE_X40Y60.SR      net (fanout=2)        0.137   count_256_douta_0[119]_AND_282_o
    SLICE_X40Y60.CLK     Tremck      (-Th)    -0.054   temp_119_LDC
                                                       temp_119_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.069ns (0.231ns logic, 1.838ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_119_LDC (SLICE_X40Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.142ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_119_LDC (LATCH)
  Data Path Delay:      1.142ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_119_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO10 Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y60.B1      net (fanout=2)        0.559   douta_0<119>
    SLICE_X43Y60.B       Tilo                  0.034   temp_120_C_120
                                                       count_256_douta_0[119]_AND_281_o1
    SLICE_X40Y60.CLK     net (fanout=2)        0.095   count_256_douta_0[119]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (0.488ns logic, 0.654ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_119_LDC (SLICE_X40Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.928ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_119_LDC (LATCH)
  Data Path Delay:      1.928ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_119_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y60.B5      net (fanout=265)      1.701   count_256
    SLICE_X43Y60.B       Tilo                  0.034   temp_120_C_120
                                                       count_256_douta_0[119]_AND_281_o1
    SLICE_X40Y60.CLK     net (fanout=2)        0.095   count_256_douta_0[119]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (0.132ns logic, 1.796ns route)
                                                       (6.8% logic, 93.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_116_LDC = MAXDELAY TO TIMEGRP "TO_temp_116_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.417ns.
--------------------------------------------------------------------------------

Paths for end point temp_116_LDC (SLICE_X67Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_116_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[116]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_116_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X57Y61.D4      net (fanout=265)      3.865   count_256
    SLICE_X57Y61.DMUX    Tilo                  0.186   temp_116_P_116
                                                       count_256_douta_0[116]_AND_288_o1
    SLICE_X67Y61.SR      net (fanout=2)        0.732   count_256_douta_0[116]_AND_288_o
    SLICE_X67Y61.CLK     Trck                  0.297   temp_116_LDC
                                                       temp_116_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (0.820ns logic, 4.597ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_116_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[116]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_116_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP0Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y61.D5      net (fanout=2)        1.349   douta_0<116>
    SLICE_X57Y61.DMUX    Tilo                  0.191   temp_116_P_116
                                                       count_256_douta_0[116]_AND_288_o1
    SLICE_X67Y61.SR      net (fanout=2)        0.732   count_256_douta_0[116]_AND_288_o
    SLICE_X67Y61.CLK     Trck                  0.297   temp_116_LDC
                                                       temp_116_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (2.561ns logic, 2.081ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_116_LDC (SLICE_X67Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.897ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_116_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.103ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_116_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X57Y61.D4      net (fanout=265)      3.865   count_256
    SLICE_X57Y61.D       Tilo                  0.068   temp_116_P_116
                                                       count_256_douta_0[116]_AND_287_o1
    SLICE_X67Y61.CLK     net (fanout=2)        0.833   count_256_douta_0[116]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      5.103ns (0.405ns logic, 4.698ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.677ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_116_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_116_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP0Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y61.D5      net (fanout=2)        1.349   douta_0<116>
    SLICE_X57Y61.D       Tilo                  0.068   temp_116_P_116
                                                       count_256_douta_0[116]_AND_287_o1
    SLICE_X67Y61.CLK     net (fanout=2)        0.833   count_256_douta_0[116]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (2.141ns logic, 2.182ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_116_LDC = MAXDELAY TO TIMEGRP "TO_temp_116_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_116_LDC (SLICE_X67Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_116_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.736ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[116]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_116_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP0Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y61.D5      net (fanout=2)        0.725   douta_0<116>
    SLICE_X57Y61.DMUX    Tilo                  0.078   temp_116_P_116
                                                       count_256_douta_0[116]_AND_288_o1
    SLICE_X67Y61.SR      net (fanout=2)        0.404   count_256_douta_0[116]_AND_288_o
    SLICE_X67Y61.CLK     Tremck      (-Th)    -0.075   temp_116_LDC
                                                       temp_116_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.736ns (0.607ns logic, 1.129ns route)
                                                       (35.0% logic, 65.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_116_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.645ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[116]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_116_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X57Y61.D4      net (fanout=265)      1.990   count_256
    SLICE_X57Y61.DMUX    Tilo                  0.078   temp_116_P_116
                                                       count_256_douta_0[116]_AND_288_o1
    SLICE_X67Y61.SR      net (fanout=2)        0.404   count_256_douta_0[116]_AND_288_o
    SLICE_X67Y61.CLK     Tremck      (-Th)    -0.075   temp_116_LDC
                                                       temp_116_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.645ns (0.251ns logic, 2.394ns route)
                                                       (9.5% logic, 90.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_116_LDC (SLICE_X67Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.664ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_116_LDC (LATCH)
  Data Path Delay:      1.664ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_116_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPBDOP0Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y61.D5      net (fanout=2)        0.725   douta_0<116>
    SLICE_X57Y61.D       Tilo                  0.034   temp_116_P_116
                                                       count_256_douta_0[116]_AND_287_o1
    SLICE_X67Y61.CLK     net (fanout=2)        0.451   count_256_douta_0[116]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      1.664ns (0.488ns logic, 1.176ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_116_LDC (SLICE_X67Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.573ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_116_LDC (LATCH)
  Data Path Delay:      2.573ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_116_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X57Y61.D4      net (fanout=265)      1.990   count_256
    SLICE_X57Y61.D       Tilo                  0.034   temp_116_P_116
                                                       count_256_douta_0[116]_AND_287_o1
    SLICE_X67Y61.CLK     net (fanout=2)        0.451   count_256_douta_0[116]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (0.132ns logic, 2.441ns route)
                                                       (5.1% logic, 94.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_118_LDC = MAXDELAY TO TIMEGRP "TO_temp_118_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.056ns.
--------------------------------------------------------------------------------

Paths for end point temp_118_LDC (SLICE_X58Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_118_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.056ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[118]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_118_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y59.A4      net (fanout=265)      3.618   count_256
    SLICE_X52Y59.AMUX    Tilo                  0.190   temp_114_LDC
                                                       count_256_douta_0[118]_AND_284_o1
    SLICE_X58Y59.SR      net (fanout=2)        0.614   count_256_douta_0[118]_AND_284_o
    SLICE_X58Y59.CLK     Trck                  0.297   temp_118_LDC
                                                       temp_118_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.056ns (0.824ns logic, 4.232ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_118_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[118]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_118_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO9  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y59.A2      net (fanout=2)        1.286   douta_0<118>
    SLICE_X52Y59.AMUX    Tilo                  0.196   temp_114_LDC
                                                       count_256_douta_0[118]_AND_284_o1
    SLICE_X58Y59.SR      net (fanout=2)        0.614   count_256_douta_0[118]_AND_284_o
    SLICE_X58Y59.CLK     Trck                  0.297   temp_118_LDC
                                                       temp_118_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (2.566ns logic, 1.900ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_118_LDC (SLICE_X58Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.342ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_118_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_118_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y59.A4      net (fanout=265)      3.618   count_256
    SLICE_X52Y59.A       Tilo                  0.068   temp_114_LDC
                                                       count_256_douta_0[118]_AND_283_o1
    SLICE_X58Y59.CLK     net (fanout=2)        0.635   count_256_douta_0[118]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (0.405ns logic, 4.253ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.938ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_118_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_118_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO9  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y59.A2      net (fanout=2)        1.286   douta_0<118>
    SLICE_X52Y59.A       Tilo                  0.068   temp_114_LDC
                                                       count_256_douta_0[118]_AND_283_o1
    SLICE_X58Y59.CLK     net (fanout=2)        0.635   count_256_douta_0[118]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (2.141ns logic, 1.921ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_118_LDC = MAXDELAY TO TIMEGRP "TO_temp_118_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_118_LDC (SLICE_X58Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_118_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.495ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[118]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_118_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO9  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y59.A2      net (fanout=2)        0.604   douta_0<118>
    SLICE_X52Y59.AMUX    Tilo                  0.075   temp_114_LDC
                                                       count_256_douta_0[118]_AND_284_o1
    SLICE_X58Y59.SR      net (fanout=2)        0.287   count_256_douta_0[118]_AND_284_o
    SLICE_X58Y59.CLK     Tremck      (-Th)    -0.075   temp_118_LDC
                                                       temp_118_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.604ns logic, 0.891ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_118_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.373ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[118]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_118_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y59.A4      net (fanout=265)      1.834   count_256
    SLICE_X52Y59.AMUX    Tilo                  0.079   temp_114_LDC
                                                       count_256_douta_0[118]_AND_284_o1
    SLICE_X58Y59.SR      net (fanout=2)        0.287   count_256_douta_0[118]_AND_284_o
    SLICE_X58Y59.CLK     Tremck      (-Th)    -0.075   temp_118_LDC
                                                       temp_118_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.373ns (0.252ns logic, 2.121ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_118_LDC (SLICE_X58Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.367ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_118_LDC (LATCH)
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_118_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO9  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y59.A2      net (fanout=2)        0.604   douta_0<118>
    SLICE_X52Y59.A       Tilo                  0.034   temp_114_LDC
                                                       count_256_douta_0[118]_AND_283_o1
    SLICE_X58Y59.CLK     net (fanout=2)        0.275   count_256_douta_0[118]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (0.488ns logic, 0.879ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_118_LDC (SLICE_X58Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.241ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_118_LDC (LATCH)
  Data Path Delay:      2.241ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_118_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y59.A4      net (fanout=265)      1.834   count_256
    SLICE_X52Y59.A       Tilo                  0.034   temp_114_LDC
                                                       count_256_douta_0[118]_AND_283_o1
    SLICE_X58Y59.CLK     net (fanout=2)        0.275   count_256_douta_0[118]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (0.132ns logic, 2.109ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_117_LDC = MAXDELAY TO TIMEGRP "TO_temp_117_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.702ns.
--------------------------------------------------------------------------------

Paths for end point temp_117_LDC (SLICE_X45Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_117_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.702ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[117]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_117_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y62.B5      net (fanout=265)      3.509   count_256
    SLICE_X44Y62.BMUX    Tilo                  0.205   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<143>
                                                       count_256_douta_0[117]_AND_286_o1
    SLICE_X45Y63.SR      net (fanout=2)        0.354   count_256_douta_0[117]_AND_286_o
    SLICE_X45Y63.CLK     Trck                  0.297   temp_117_LDC
                                                       temp_117_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.702ns (0.839ns logic, 3.863ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_117_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[117]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_117_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO8  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y62.B1      net (fanout=2)        1.346   douta_0<117>
    SLICE_X44Y62.BMUX    Tilo                  0.205   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<143>
                                                       count_256_douta_0[117]_AND_286_o1
    SLICE_X45Y63.SR      net (fanout=2)        0.354   count_256_douta_0[117]_AND_286_o
    SLICE_X45Y63.CLK     Trck                  0.297   temp_117_LDC
                                                       temp_117_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (2.575ns logic, 1.700ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_117_LDC (SLICE_X45Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.725ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_117_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.275ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_117_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y62.B5      net (fanout=265)      3.509   count_256
    SLICE_X44Y62.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<143>
                                                       count_256_douta_0[117]_AND_285_o1
    SLICE_X45Y63.CLK     net (fanout=2)        0.361   count_256_douta_0[117]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (0.405ns logic, 3.870ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.152ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_117_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.848ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_117_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO8  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y62.B1      net (fanout=2)        1.346   douta_0<117>
    SLICE_X44Y62.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<143>
                                                       count_256_douta_0[117]_AND_285_o1
    SLICE_X45Y63.CLK     net (fanout=2)        0.361   count_256_douta_0[117]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      3.848ns (2.141ns logic, 1.707ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_117_LDC = MAXDELAY TO TIMEGRP "TO_temp_117_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_117_LDC (SLICE_X45Y63.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_117_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.394ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[117]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_117_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO8  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y62.B1      net (fanout=2)        0.651   douta_0<117>
    SLICE_X44Y62.BMUX    Tilo                  0.079   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<143>
                                                       count_256_douta_0[117]_AND_286_o1
    SLICE_X45Y63.SR      net (fanout=2)        0.135   count_256_douta_0[117]_AND_286_o
    SLICE_X45Y63.CLK     Tremck      (-Th)    -0.075   temp_117_LDC
                                                       temp_117_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.394ns (0.608ns logic, 0.786ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_117_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.204ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[117]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_117_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y62.B5      net (fanout=265)      1.813   count_256
    SLICE_X44Y62.BMUX    Tilo                  0.083   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<143>
                                                       count_256_douta_0[117]_AND_286_o1
    SLICE_X45Y63.SR      net (fanout=2)        0.135   count_256_douta_0[117]_AND_286_o
    SLICE_X45Y63.CLK     Tremck      (-Th)    -0.075   temp_117_LDC
                                                       temp_117_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (0.256ns logic, 1.948ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_117_LDC (SLICE_X45Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.287ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_117_LDC (LATCH)
  Data Path Delay:      1.287ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_117_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO8  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y62.B1      net (fanout=2)        0.651   douta_0<117>
    SLICE_X44Y62.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<143>
                                                       count_256_douta_0[117]_AND_285_o1
    SLICE_X45Y63.CLK     net (fanout=2)        0.148   count_256_douta_0[117]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.488ns logic, 0.799ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_117_LDC (SLICE_X45Y63.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.093ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_117_LDC (LATCH)
  Data Path Delay:      2.093ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_117_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y62.B5      net (fanout=265)      1.813   count_256
    SLICE_X44Y62.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<143>
                                                       count_256_douta_0[117]_AND_285_o1
    SLICE_X45Y63.CLK     net (fanout=2)        0.148   count_256_douta_0[117]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (0.132ns logic, 1.961ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_115_LDC = MAXDELAY TO TIMEGRP "TO_temp_115_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.753ns.
--------------------------------------------------------------------------------

Paths for end point temp_115_LDC (SLICE_X46Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_115_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[115]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_115_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y59.C2      net (fanout=265)      3.626   count_256
    SLICE_X47Y59.CMUX    Tilo                  0.191   temp_110_C_110
                                                       count_256_douta_0[115]_AND_290_o1
    SLICE_X46Y57.SR      net (fanout=2)        0.345   count_256_douta_0[115]_AND_290_o
    SLICE_X46Y57.CLK     Trck                  0.254   temp_115_LDC
                                                       temp_115_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.753ns (0.782ns logic, 3.971ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_115_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.872ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[115]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_115_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO7  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y59.C1      net (fanout=2)        1.009   douta_0<115>
    SLICE_X47Y59.CMUX    Tilo                  0.191   temp_110_C_110
                                                       count_256_douta_0[115]_AND_290_o1
    SLICE_X46Y57.SR      net (fanout=2)        0.345   count_256_douta_0[115]_AND_290_o
    SLICE_X46Y57.CLK     Trck                  0.254   temp_115_LDC
                                                       temp_115_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.872ns (2.518ns logic, 1.354ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_115_LDC (SLICE_X46Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.607ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_115_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.393ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_115_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y59.C2      net (fanout=265)      3.626   count_256
    SLICE_X47Y59.C       Tilo                  0.068   temp_110_C_110
                                                       count_256_douta_0[115]_AND_289_o1
    SLICE_X46Y57.CLK     net (fanout=2)        0.362   count_256_douta_0[115]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (0.405ns logic, 3.988ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.488ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_115_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.512ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_115_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO7  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y59.C1      net (fanout=2)        1.009   douta_0<115>
    SLICE_X47Y59.C       Tilo                  0.068   temp_110_C_110
                                                       count_256_douta_0[115]_AND_289_o1
    SLICE_X46Y57.CLK     net (fanout=2)        0.362   count_256_douta_0[115]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      3.512ns (2.141ns logic, 1.371ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_115_LDC = MAXDELAY TO TIMEGRP "TO_temp_115_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_115_LDC (SLICE_X46Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_115_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.213ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[115]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_115_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO7  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y59.C1      net (fanout=2)        0.500   douta_0<115>
    SLICE_X47Y59.CMUX    Tilo                  0.073   temp_110_C_110
                                                       count_256_douta_0[115]_AND_290_o1
    SLICE_X46Y57.SR      net (fanout=2)        0.132   count_256_douta_0[115]_AND_290_o
    SLICE_X46Y57.CLK     Tremck      (-Th)    -0.054   temp_115_LDC
                                                       temp_115_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (0.581ns logic, 0.632ns route)
                                                       (47.9% logic, 52.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_115_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.185ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[115]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_115_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y59.C2      net (fanout=265)      1.828   count_256
    SLICE_X47Y59.CMUX    Tilo                  0.073   temp_110_C_110
                                                       count_256_douta_0[115]_AND_290_o1
    SLICE_X46Y57.SR      net (fanout=2)        0.132   count_256_douta_0[115]_AND_290_o
    SLICE_X46Y57.CLK     Tremck      (-Th)    -0.054   temp_115_LDC
                                                       temp_115_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.185ns (0.225ns logic, 1.960ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_115_LDC (SLICE_X46Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.134ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_115_LDC (LATCH)
  Data Path Delay:      1.134ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_115_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO7  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y59.C1      net (fanout=2)        0.500   douta_0<115>
    SLICE_X47Y59.C       Tilo                  0.034   temp_110_C_110
                                                       count_256_douta_0[115]_AND_289_o1
    SLICE_X46Y57.CLK     net (fanout=2)        0.146   count_256_douta_0[115]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      1.134ns (0.488ns logic, 0.646ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_115_LDC (SLICE_X46Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.106ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_115_LDC (LATCH)
  Data Path Delay:      2.106ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_115_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y59.C2      net (fanout=265)      1.828   count_256
    SLICE_X47Y59.C       Tilo                  0.034   temp_110_C_110
                                                       count_256_douta_0[115]_AND_289_o1
    SLICE_X46Y57.CLK     net (fanout=2)        0.146   count_256_douta_0[115]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      2.106ns (0.132ns logic, 1.974ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_114_LDC = MAXDELAY TO TIMEGRP "TO_temp_114_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.863ns.
--------------------------------------------------------------------------------

Paths for end point temp_114_LDC (SLICE_X52Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_114_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[114]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_114_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y59.A4      net (fanout=265)      3.611   count_256
    SLICE_X53Y59.AMUX    Tilo                  0.186   temp_110_LDC
                                                       count_256_douta_0[114]_AND_292_o1
    SLICE_X52Y59.SR      net (fanout=2)        0.475   count_256_douta_0[114]_AND_292_o
    SLICE_X52Y59.CLK     Trck                  0.254   temp_114_LDC
                                                       temp_114_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.863ns (0.777ns logic, 4.086ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_114_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[114]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_114_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO6  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y59.A3      net (fanout=2)        1.293   douta_0<114>
    SLICE_X53Y59.AMUX    Tilo                  0.182   temp_110_LDC
                                                       count_256_douta_0[114]_AND_292_o1
    SLICE_X52Y59.SR      net (fanout=2)        0.475   count_256_douta_0[114]_AND_292_o
    SLICE_X52Y59.CLK     Trck                  0.254   temp_114_LDC
                                                       temp_114_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (2.509ns logic, 1.768ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_114_LDC (SLICE_X52Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.450ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_114_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_114_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y59.A4      net (fanout=265)      3.611   count_256
    SLICE_X53Y59.A       Tilo                  0.068   temp_110_LDC
                                                       count_256_douta_0[114]_AND_291_o1
    SLICE_X52Y59.CLK     net (fanout=2)        0.534   count_256_douta_0[114]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (0.405ns logic, 4.145ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.032ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_114_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_114_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO6  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y59.A3      net (fanout=2)        1.293   douta_0<114>
    SLICE_X53Y59.A       Tilo                  0.068   temp_110_LDC
                                                       count_256_douta_0[114]_AND_291_o1
    SLICE_X52Y59.CLK     net (fanout=2)        0.534   count_256_douta_0[114]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (2.141ns logic, 1.827ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_114_LDC = MAXDELAY TO TIMEGRP "TO_temp_114_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_114_LDC (SLICE_X52Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_114_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.379ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[114]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_114_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO6  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y59.A3      net (fanout=2)        0.609   douta_0<114>
    SLICE_X53Y59.AMUX    Tilo                  0.079   temp_110_LDC
                                                       count_256_douta_0[114]_AND_292_o1
    SLICE_X52Y59.SR      net (fanout=2)        0.183   count_256_douta_0[114]_AND_292_o
    SLICE_X52Y59.CLK     Tremck      (-Th)    -0.054   temp_114_LDC
                                                       temp_114_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (0.587ns logic, 0.792ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_114_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.243ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[114]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_114_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y59.A4      net (fanout=265)      1.830   count_256
    SLICE_X53Y59.AMUX    Tilo                  0.078   temp_110_LDC
                                                       count_256_douta_0[114]_AND_292_o1
    SLICE_X52Y59.SR      net (fanout=2)        0.183   count_256_douta_0[114]_AND_292_o
    SLICE_X52Y59.CLK     Tremck      (-Th)    -0.054   temp_114_LDC
                                                       temp_114_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (0.230ns logic, 2.013ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_114_LDC (SLICE_X52Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.349ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_114_LDC (LATCH)
  Data Path Delay:      1.349ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_114_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO6  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y59.A3      net (fanout=2)        0.609   douta_0<114>
    SLICE_X53Y59.A       Tilo                  0.034   temp_110_LDC
                                                       count_256_douta_0[114]_AND_291_o1
    SLICE_X52Y59.CLK     net (fanout=2)        0.252   count_256_douta_0[114]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (0.488ns logic, 0.861ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_114_LDC (SLICE_X52Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.214ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_114_LDC (LATCH)
  Data Path Delay:      2.214ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_114_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y59.A4      net (fanout=265)      1.830   count_256
    SLICE_X53Y59.A       Tilo                  0.034   temp_110_LDC
                                                       count_256_douta_0[114]_AND_291_o1
    SLICE_X52Y59.CLK     net (fanout=2)        0.252   count_256_douta_0[114]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.132ns logic, 2.082ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_113_LDC = MAXDELAY TO TIMEGRP "TO_temp_113_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.643ns.
--------------------------------------------------------------------------------

Paths for end point temp_113_LDC (SLICE_X44Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_113_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[113]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_113_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y59.B2      net (fanout=265)      3.615   count_256
    SLICE_X45Y59.BMUX    Tilo                  0.197   temp_105_P_105
                                                       count_256_douta_0[113]_AND_294_o1
    SLICE_X44Y59.SR      net (fanout=2)        0.240   count_256_douta_0[113]_AND_294_o
    SLICE_X44Y59.CLK     Trck                  0.254   temp_113_LDC
                                                       temp_113_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (0.788ns logic, 3.855ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_113_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.648ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[113]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_113_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO5  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y59.B4      net (fanout=2)        0.890   douta_0<113>
    SLICE_X45Y59.BMUX    Tilo                  0.191   temp_105_P_105
                                                       count_256_douta_0[113]_AND_294_o1
    SLICE_X44Y59.SR      net (fanout=2)        0.240   count_256_douta_0[113]_AND_294_o
    SLICE_X44Y59.CLK     Trck                  0.254   temp_113_LDC
                                                       temp_113_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.648ns (2.518ns logic, 1.130ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_113_LDC (SLICE_X44Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.745ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_113_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_113_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y59.B2      net (fanout=265)      3.615   count_256
    SLICE_X45Y59.B       Tilo                  0.068   temp_105_P_105
                                                       count_256_douta_0[113]_AND_293_o1
    SLICE_X44Y59.CLK     net (fanout=2)        0.235   count_256_douta_0[113]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (0.405ns logic, 3.850ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.734ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_113_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.266ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_113_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO5  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y59.B4      net (fanout=2)        0.890   douta_0<113>
    SLICE_X45Y59.B       Tilo                  0.068   temp_105_P_105
                                                       count_256_douta_0[113]_AND_293_o1
    SLICE_X44Y59.CLK     net (fanout=2)        0.235   count_256_douta_0[113]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (2.141ns logic, 1.125ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_113_LDC = MAXDELAY TO TIMEGRP "TO_temp_113_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_113_LDC (SLICE_X44Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_113_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[113]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_113_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO5  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y59.B4      net (fanout=2)        0.440   douta_0<113>
    SLICE_X45Y59.BMUX    Tilo                  0.079   temp_105_P_105
                                                       count_256_douta_0[113]_AND_294_o1
    SLICE_X44Y59.SR      net (fanout=2)        0.091   count_256_douta_0[113]_AND_294_o
    SLICE_X44Y59.CLK     Tremck      (-Th)    -0.054   temp_113_LDC
                                                       temp_113_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.587ns logic, 0.531ns route)
                                                       (52.5% logic, 47.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_113_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.134ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[113]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_113_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y59.B2      net (fanout=265)      1.816   count_256
    SLICE_X45Y59.BMUX    Tilo                  0.075   temp_105_P_105
                                                       count_256_douta_0[113]_AND_294_o1
    SLICE_X44Y59.SR      net (fanout=2)        0.091   count_256_douta_0[113]_AND_294_o
    SLICE_X44Y59.CLK     Tremck      (-Th)    -0.054   temp_113_LDC
                                                       temp_113_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (0.227ns logic, 1.907ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_113_LDC (SLICE_X44Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.025ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_113_LDC (LATCH)
  Data Path Delay:      1.025ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_113_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO5  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y59.B4      net (fanout=2)        0.440   douta_0<113>
    SLICE_X45Y59.B       Tilo                  0.034   temp_105_P_105
                                                       count_256_douta_0[113]_AND_293_o1
    SLICE_X44Y59.CLK     net (fanout=2)        0.097   count_256_douta_0[113]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.488ns logic, 0.537ns route)
                                                       (47.6% logic, 52.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_113_LDC (SLICE_X44Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.045ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_113_LDC (LATCH)
  Data Path Delay:      2.045ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_113_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y59.B2      net (fanout=265)      1.816   count_256
    SLICE_X45Y59.B       Tilo                  0.034   temp_105_P_105
                                                       count_256_douta_0[113]_AND_293_o1
    SLICE_X44Y59.CLK     net (fanout=2)        0.097   count_256_douta_0[113]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (0.132ns logic, 1.913ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_112_LDC = MAXDELAY TO TIMEGRP "TO_temp_112_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.141ns.
--------------------------------------------------------------------------------

Paths for end point temp_112_LDC (SLICE_X53Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_112_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[112]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_112_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y60.B2      net (fanout=265)      3.945   count_256
    SLICE_X52Y60.BMUX    Tilo                  0.205   ila/U0/iTRIG_IN<79>
                                                       count_256_douta_0[112]_AND_296_o1
    SLICE_X53Y61.SR      net (fanout=2)        0.357   count_256_douta_0[112]_AND_296_o
    SLICE_X53Y61.CLK     Trck                  0.297   temp_112_LDC
                                                       temp_112_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (0.839ns logic, 4.302ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_112_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[112]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_112_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO4  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y60.B4      net (fanout=2)        1.382   douta_0<112>
    SLICE_X52Y60.BMUX    Tilo                  0.201   ila/U0/iTRIG_IN<79>
                                                       count_256_douta_0[112]_AND_296_o1
    SLICE_X53Y61.SR      net (fanout=2)        0.357   count_256_douta_0[112]_AND_296_o
    SLICE_X53Y61.CLK     Trck                  0.297   temp_112_LDC
                                                       temp_112_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (2.571ns logic, 1.739ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_112_LDC (SLICE_X53Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.292ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_112_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_112_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y60.B2      net (fanout=265)      3.945   count_256
    SLICE_X52Y60.B       Tilo                  0.068   ila/U0/iTRIG_IN<79>
                                                       count_256_douta_0[112]_AND_295_o1
    SLICE_X53Y61.CLK     net (fanout=2)        0.358   count_256_douta_0[112]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (0.405ns logic, 4.303ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.119ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_112_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_112_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO4  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y60.B4      net (fanout=2)        1.382   douta_0<112>
    SLICE_X52Y60.B       Tilo                  0.068   ila/U0/iTRIG_IN<79>
                                                       count_256_douta_0[112]_AND_295_o1
    SLICE_X53Y61.CLK     net (fanout=2)        0.358   count_256_douta_0[112]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (2.141ns logic, 1.740ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_112_LDC = MAXDELAY TO TIMEGRP "TO_temp_112_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_112_LDC (SLICE_X53Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_112_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.419ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[112]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_112_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO4  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y60.B4      net (fanout=2)        0.671   douta_0<112>
    SLICE_X52Y60.BMUX    Tilo                  0.083   ila/U0/iTRIG_IN<79>
                                                       count_256_douta_0[112]_AND_296_o1
    SLICE_X53Y61.SR      net (fanout=2)        0.136   count_256_douta_0[112]_AND_296_o
    SLICE_X53Y61.CLK     Tremck      (-Th)    -0.075   temp_112_LDC
                                                       temp_112_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.612ns logic, 0.807ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_112_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.357ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[112]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_112_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y60.B2      net (fanout=265)      1.969   count_256
    SLICE_X52Y60.BMUX    Tilo                  0.079   ila/U0/iTRIG_IN<79>
                                                       count_256_douta_0[112]_AND_296_o1
    SLICE_X53Y61.SR      net (fanout=2)        0.136   count_256_douta_0[112]_AND_296_o
    SLICE_X53Y61.CLK     Tremck      (-Th)    -0.075   temp_112_LDC
                                                       temp_112_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.357ns (0.252ns logic, 2.105ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_112_LDC (SLICE_X53Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.304ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_112_LDC (LATCH)
  Data Path Delay:      1.304ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_112_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO4  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y60.B4      net (fanout=2)        0.671   douta_0<112>
    SLICE_X52Y60.B       Tilo                  0.034   ila/U0/iTRIG_IN<79>
                                                       count_256_douta_0[112]_AND_295_o1
    SLICE_X53Y61.CLK     net (fanout=2)        0.145   count_256_douta_0[112]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.488ns logic, 0.816ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_112_LDC (SLICE_X53Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.246ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_112_LDC (LATCH)
  Data Path Delay:      2.246ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_112_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y60.B2      net (fanout=265)      1.969   count_256
    SLICE_X52Y60.B       Tilo                  0.034   ila/U0/iTRIG_IN<79>
                                                       count_256_douta_0[112]_AND_295_o1
    SLICE_X53Y61.CLK     net (fanout=2)        0.145   count_256_douta_0[112]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (0.132ns logic, 2.114ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_111_LDC = MAXDELAY TO TIMEGRP "TO_temp_111_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.572ns.
--------------------------------------------------------------------------------

Paths for end point temp_111_LDC (SLICE_X34Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_111_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[111]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_111_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y61.C2      net (fanout=265)      3.434   count_256
    SLICE_X37Y61.CMUX    Tilo                  0.191   temp_138_C_138
                                                       count_256_douta_0[111]_AND_298_o1
    SLICE_X34Y61.SR      net (fanout=2)        0.356   count_256_douta_0[111]_AND_298_o
    SLICE_X34Y61.CLK     Trck                  0.254   temp_111_LDC
                                                       temp_111_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (0.782ns logic, 3.790ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_111_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[111]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_111_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO3  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y61.C3      net (fanout=2)        0.936   douta_0<111>
    SLICE_X37Y61.CMUX    Tilo                  0.179   temp_138_C_138
                                                       count_256_douta_0[111]_AND_298_o1
    SLICE_X34Y61.SR      net (fanout=2)        0.356   count_256_douta_0[111]_AND_298_o
    SLICE_X34Y61.CLK     Trck                  0.254   temp_111_LDC
                                                       temp_111_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (2.506ns logic, 1.292ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_111_LDC (SLICE_X34Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.679ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_111_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.321ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_111_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y61.C2      net (fanout=265)      3.434   count_256
    SLICE_X37Y61.C       Tilo                  0.068   temp_138_C_138
                                                       count_256_douta_0[111]_AND_297_o1
    SLICE_X34Y61.CLK     net (fanout=2)        0.482   count_256_douta_0[111]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (0.405ns logic, 3.916ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.441ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_111_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_111_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO3  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y61.C3      net (fanout=2)        0.936   douta_0<111>
    SLICE_X37Y61.C       Tilo                  0.068   temp_138_C_138
                                                       count_256_douta_0[111]_AND_297_o1
    SLICE_X34Y61.CLK     net (fanout=2)        0.482   count_256_douta_0[111]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (2.141ns logic, 1.418ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_111_LDC = MAXDELAY TO TIMEGRP "TO_temp_111_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_111_LDC (SLICE_X34Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_111_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.171ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[111]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_111_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO3  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y61.C3      net (fanout=2)        0.449   douta_0<111>
    SLICE_X37Y61.CMUX    Tilo                  0.078   temp_138_C_138
                                                       count_256_douta_0[111]_AND_298_o1
    SLICE_X34Y61.SR      net (fanout=2)        0.136   count_256_douta_0[111]_AND_298_o
    SLICE_X34Y61.CLK     Tremck      (-Th)    -0.054   temp_111_LDC
                                                       temp_111_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (0.586ns logic, 0.585ns route)
                                                       (50.0% logic, 50.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_111_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.074ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[111]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_111_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y61.C2      net (fanout=265)      1.713   count_256
    SLICE_X37Y61.CMUX    Tilo                  0.073   temp_138_C_138
                                                       count_256_douta_0[111]_AND_298_o1
    SLICE_X34Y61.SR      net (fanout=2)        0.136   count_256_douta_0[111]_AND_298_o
    SLICE_X34Y61.CLK     Tremck      (-Th)    -0.054   temp_111_LDC
                                                       temp_111_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (0.225ns logic, 1.849ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_111_LDC (SLICE_X34Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.129ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_111_LDC (LATCH)
  Data Path Delay:      1.129ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_111_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO3  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y61.C3      net (fanout=2)        0.449   douta_0<111>
    SLICE_X37Y61.C       Tilo                  0.034   temp_138_C_138
                                                       count_256_douta_0[111]_AND_297_o1
    SLICE_X34Y61.CLK     net (fanout=2)        0.192   count_256_douta_0[111]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (0.488ns logic, 0.641ns route)
                                                       (43.2% logic, 56.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_111_LDC (SLICE_X34Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.037ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_111_LDC (LATCH)
  Data Path Delay:      2.037ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_111_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y61.C2      net (fanout=265)      1.713   count_256
    SLICE_X37Y61.C       Tilo                  0.034   temp_138_C_138
                                                       count_256_douta_0[111]_AND_297_o1
    SLICE_X34Y61.CLK     net (fanout=2)        0.192   count_256_douta_0[111]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      2.037ns (0.132ns logic, 1.905ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_110_LDC = MAXDELAY TO TIMEGRP "TO_temp_110_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.673ns.
--------------------------------------------------------------------------------

Paths for end point temp_110_LDC (SLICE_X53Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_110_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[110]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_110_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y59.D4      net (fanout=265)      3.608   count_256
    SLICE_X52Y59.DMUX    Tilo                  0.191   temp_114_LDC
                                                       count_256_douta_0[110]_AND_300_o1
    SLICE_X53Y59.SR      net (fanout=2)        0.240   count_256_douta_0[110]_AND_300_o
    SLICE_X53Y59.CLK     Trck                  0.297   temp_110_LDC
                                                       temp_110_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (0.825ns logic, 3.848ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_110_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[110]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_110_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO2  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y59.D3      net (fanout=2)        1.211   douta_0<110>
    SLICE_X52Y59.DMUX    Tilo                  0.190   temp_114_LDC
                                                       count_256_douta_0[110]_AND_300_o1
    SLICE_X53Y59.SR      net (fanout=2)        0.240   count_256_douta_0[110]_AND_300_o
    SLICE_X53Y59.CLK     Trck                  0.297   temp_110_LDC
                                                       temp_110_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (2.560ns logic, 1.451ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_110_LDC (SLICE_X53Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.508ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_110_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_110_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y59.D4      net (fanout=265)      3.608   count_256
    SLICE_X52Y59.D       Tilo                  0.068   temp_114_LDC
                                                       count_256_douta_0[110]_AND_299_o1
    SLICE_X53Y59.CLK     net (fanout=2)        0.479   count_256_douta_0[110]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (0.405ns logic, 4.087ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.169ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_110_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.831ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_110_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO2  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y59.D3      net (fanout=2)        1.211   douta_0<110>
    SLICE_X52Y59.D       Tilo                  0.068   temp_114_LDC
                                                       count_256_douta_0[110]_AND_299_o1
    SLICE_X53Y59.CLK     net (fanout=2)        0.479   count_256_douta_0[110]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (2.141ns logic, 1.690ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_110_LDC = MAXDELAY TO TIMEGRP "TO_temp_110_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_110_LDC (SLICE_X53Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_110_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.295ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[110]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_110_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO2  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y59.D3      net (fanout=2)        0.594   douta_0<110>
    SLICE_X52Y59.DMUX    Tilo                  0.081   temp_114_LDC
                                                       count_256_douta_0[110]_AND_300_o1
    SLICE_X53Y59.SR      net (fanout=2)        0.091   count_256_douta_0[110]_AND_300_o
    SLICE_X53Y59.CLK     Tremck      (-Th)    -0.075   temp_110_LDC
                                                       temp_110_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.295ns (0.610ns logic, 0.685ns route)
                                                       (47.1% logic, 52.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_110_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.174ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[110]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_110_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y59.D4      net (fanout=265)      1.830   count_256
    SLICE_X52Y59.DMUX    Tilo                  0.080   temp_114_LDC
                                                       count_256_douta_0[110]_AND_300_o1
    SLICE_X53Y59.SR      net (fanout=2)        0.091   count_256_douta_0[110]_AND_300_o
    SLICE_X53Y59.CLK     Tremck      (-Th)    -0.075   temp_110_LDC
                                                       temp_110_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.174ns (0.253ns logic, 1.921ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_110_LDC (SLICE_X53Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.273ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_110_LDC (LATCH)
  Data Path Delay:      1.273ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_110_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO2  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y59.D3      net (fanout=2)        0.594   douta_0<110>
    SLICE_X52Y59.D       Tilo                  0.034   temp_114_LDC
                                                       count_256_douta_0[110]_AND_299_o1
    SLICE_X53Y59.CLK     net (fanout=2)        0.191   count_256_douta_0[110]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.488ns logic, 0.785ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_110_LDC (SLICE_X53Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.153ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_110_LDC (LATCH)
  Data Path Delay:      2.153ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_110_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y59.D4      net (fanout=265)      1.830   count_256
    SLICE_X52Y59.D       Tilo                  0.034   temp_114_LDC
                                                       count_256_douta_0[110]_AND_299_o1
    SLICE_X53Y59.CLK     net (fanout=2)        0.191   count_256_douta_0[110]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      2.153ns (0.132ns logic, 2.021ns route)
                                                       (6.1% logic, 93.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_109_LDC = MAXDELAY TO TIMEGRP "TO_temp_109_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.193ns.
--------------------------------------------------------------------------------

Paths for end point temp_109_LDC (SLICE_X63Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_109_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[109]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_109_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y59.D4      net (fanout=265)      3.597   count_256
    SLICE_X53Y59.DMUX    Tilo                  0.186   temp_110_LDC
                                                       count_256_douta_0[109]_AND_302_o1
    SLICE_X63Y59.SR      net (fanout=2)        0.776   count_256_douta_0[109]_AND_302_o
    SLICE_X63Y59.CLK     Trck                  0.297   temp_109_LDC
                                                       temp_109_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (0.820ns logic, 4.373ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_109_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.374ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[109]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_109_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO1  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y59.D5      net (fanout=2)        1.037   douta_0<109>
    SLICE_X53Y59.DMUX    Tilo                  0.191   temp_110_LDC
                                                       count_256_douta_0[109]_AND_302_o1
    SLICE_X63Y59.SR      net (fanout=2)        0.776   count_256_douta_0[109]_AND_302_o
    SLICE_X63Y59.CLK     Trck                  0.297   temp_109_LDC
                                                       temp_109_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.374ns (2.561ns logic, 1.813ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_109_LDC (SLICE_X63Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.264ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_109_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.736ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_109_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y59.D4      net (fanout=265)      3.597   count_256
    SLICE_X53Y59.D       Tilo                  0.068   temp_110_LDC
                                                       count_256_douta_0[109]_AND_301_o1
    SLICE_X63Y59.CLK     net (fanout=2)        0.734   count_256_douta_0[109]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (0.405ns logic, 4.331ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.088ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_109_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.912ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_109_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO1  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y59.D5      net (fanout=2)        1.037   douta_0<109>
    SLICE_X53Y59.D       Tilo                  0.068   temp_110_LDC
                                                       count_256_douta_0[109]_AND_301_o1
    SLICE_X63Y59.CLK     net (fanout=2)        0.734   count_256_douta_0[109]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (2.141ns logic, 1.771ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_109_LDC = MAXDELAY TO TIMEGRP "TO_temp_109_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_109_LDC (SLICE_X63Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_109_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.514ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[109]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_109_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO1  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y59.D5      net (fanout=2)        0.535   douta_0<109>
    SLICE_X53Y59.DMUX    Tilo                  0.078   temp_110_LDC
                                                       count_256_douta_0[109]_AND_302_o1
    SLICE_X63Y59.SR      net (fanout=2)        0.372   count_256_douta_0[109]_AND_302_o
    SLICE_X63Y59.CLK     Tremck      (-Th)    -0.075   temp_109_LDC
                                                       temp_109_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.514ns (0.607ns logic, 0.907ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_109_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.447ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[109]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_109_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y59.D4      net (fanout=265)      1.824   count_256
    SLICE_X53Y59.DMUX    Tilo                  0.078   temp_110_LDC
                                                       count_256_douta_0[109]_AND_302_o1
    SLICE_X63Y59.SR      net (fanout=2)        0.372   count_256_douta_0[109]_AND_302_o
    SLICE_X63Y59.CLK     Tremck      (-Th)    -0.075   temp_109_LDC
                                                       temp_109_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (0.251ns logic, 2.196ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_109_LDC (SLICE_X63Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.380ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_109_LDC (LATCH)
  Data Path Delay:      1.380ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_109_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO1  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y59.D5      net (fanout=2)        0.535   douta_0<109>
    SLICE_X53Y59.D       Tilo                  0.034   temp_110_LDC
                                                       count_256_douta_0[109]_AND_301_o1
    SLICE_X63Y59.CLK     net (fanout=2)        0.357   count_256_douta_0[109]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (0.488ns logic, 0.892ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_109_LDC (SLICE_X63Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.313ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_109_LDC (LATCH)
  Data Path Delay:      2.313ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_109_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y59.D4      net (fanout=265)      1.824   count_256
    SLICE_X53Y59.D       Tilo                  0.034   temp_110_LDC
                                                       count_256_douta_0[109]_AND_301_o1
    SLICE_X63Y59.CLK     net (fanout=2)        0.357   count_256_douta_0[109]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      2.313ns (0.132ns logic, 2.181ns route)
                                                       (5.7% logic, 94.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_108_LDC = MAXDELAY TO TIMEGRP "TO_temp_108_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.423ns.
--------------------------------------------------------------------------------

Paths for end point temp_108_LDC (SLICE_X28Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_108_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[108]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_108_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y60.A4      net (fanout=265)      3.139   count_256
    SLICE_X37Y60.AMUX    Tilo                  0.186   temp_117_P_117
                                                       count_256_douta_0[108]_AND_304_o1
    SLICE_X28Y60.SR      net (fanout=2)        0.507   count_256_douta_0[108]_AND_304_o
    SLICE_X28Y60.CLK     Trck                  0.254   temp_108_LDC
                                                       temp_108_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (0.777ns logic, 3.646ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_108_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.817ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[108]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_108_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO0  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y60.A5      net (fanout=2)        0.790   douta_0<108>
    SLICE_X37Y60.AMUX    Tilo                  0.193   temp_117_P_117
                                                       count_256_douta_0[108]_AND_304_o1
    SLICE_X28Y60.SR      net (fanout=2)        0.507   count_256_douta_0[108]_AND_304_o
    SLICE_X28Y60.CLK     Trck                  0.254   temp_108_LDC
                                                       temp_108_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.817ns (2.520ns logic, 1.297ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_108_LDC (SLICE_X28Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.976ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_108_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.024ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_108_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y60.A4      net (fanout=265)      3.139   count_256
    SLICE_X37Y60.A       Tilo                  0.068   temp_117_P_117
                                                       count_256_douta_0[108]_AND_303_o1
    SLICE_X28Y60.CLK     net (fanout=2)        0.480   count_256_douta_0[108]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (0.405ns logic, 3.619ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.589ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_108_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_108_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO0  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y60.A5      net (fanout=2)        0.790   douta_0<108>
    SLICE_X37Y60.A       Tilo                  0.068   temp_117_P_117
                                                       count_256_douta_0[108]_AND_303_o1
    SLICE_X28Y60.CLK     net (fanout=2)        0.480   count_256_douta_0[108]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (2.141ns logic, 1.270ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_108_LDC = MAXDELAY TO TIMEGRP "TO_temp_108_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_108_LDC (SLICE_X28Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_108_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.179ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[108]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_108_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO0  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y60.A5      net (fanout=2)        0.398   douta_0<108>
    SLICE_X37Y60.AMUX    Tilo                  0.078   temp_117_P_117
                                                       count_256_douta_0[108]_AND_304_o1
    SLICE_X28Y60.SR      net (fanout=2)        0.195   count_256_douta_0[108]_AND_304_o
    SLICE_X28Y60.CLK     Tremck      (-Th)    -0.054   temp_108_LDC
                                                       temp_108_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.179ns (0.586ns logic, 0.593ns route)
                                                       (49.7% logic, 50.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_108_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.030ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[108]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_108_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y60.A4      net (fanout=265)      1.605   count_256
    SLICE_X37Y60.AMUX    Tilo                  0.078   temp_117_P_117
                                                       count_256_douta_0[108]_AND_304_o1
    SLICE_X28Y60.SR      net (fanout=2)        0.195   count_256_douta_0[108]_AND_304_o
    SLICE_X28Y60.CLK     Tremck      (-Th)    -0.054   temp_108_LDC
                                                       temp_108_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.230ns logic, 1.800ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_108_LDC (SLICE_X28Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.081ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_108_LDC (LATCH)
  Data Path Delay:      1.081ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_108_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOBDO0  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y60.A5      net (fanout=2)        0.398   douta_0<108>
    SLICE_X37Y60.A       Tilo                  0.034   temp_117_P_117
                                                       count_256_douta_0[108]_AND_303_o1
    SLICE_X28Y60.CLK     net (fanout=2)        0.195   count_256_douta_0[108]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (0.488ns logic, 0.593ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_108_LDC (SLICE_X28Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.932ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_108_LDC (LATCH)
  Data Path Delay:      1.932ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_108_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y60.A4      net (fanout=265)      1.605   count_256
    SLICE_X37Y60.A       Tilo                  0.034   temp_117_P_117
                                                       count_256_douta_0[108]_AND_303_o1
    SLICE_X28Y60.CLK     net (fanout=2)        0.195   count_256_douta_0[108]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      1.932ns (0.132ns logic, 1.800ns route)
                                                       (6.8% logic, 93.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_107_LDC = MAXDELAY TO TIMEGRP "TO_temp_107_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.756ns.
--------------------------------------------------------------------------------

Paths for end point temp_107_LDC (SLICE_X52Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_107_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[107]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_107_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y58.A4      net (fanout=265)      3.595   count_256
    SLICE_X52Y58.AMUX    Tilo                  0.190   temp_107_LDC
                                                       count_256_douta_0[107]_AND_306_o1
    SLICE_X52Y58.SR      net (fanout=2)        0.380   count_256_douta_0[107]_AND_306_o
    SLICE_X52Y58.CLK     Trck                  0.254   temp_107_LDC
                                                       temp_107_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (0.781ns logic, 3.975ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_107_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[107]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_107_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP3Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y58.A3      net (fanout=2)        1.069   douta_0<107>
    SLICE_X52Y58.AMUX    Tilo                  0.189   temp_107_LDC
                                                       count_256_douta_0[107]_AND_306_o1
    SLICE_X52Y58.SR      net (fanout=2)        0.380   count_256_douta_0[107]_AND_306_o
    SLICE_X52Y58.CLK     Trck                  0.254   temp_107_LDC
                                                       temp_107_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (2.516ns logic, 1.449ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_107_LDC (SLICE_X52Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.527ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_107_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_107_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y58.A4      net (fanout=265)      3.595   count_256
    SLICE_X52Y58.A       Tilo                  0.068   temp_107_LDC
                                                       count_256_douta_0[107]_AND_305_o1
    SLICE_X52Y58.CLK     net (fanout=2)        0.473   count_256_douta_0[107]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (0.405ns logic, 4.068ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.317ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_107_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.683ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_107_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP3Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y58.A3      net (fanout=2)        1.069   douta_0<107>
    SLICE_X52Y58.A       Tilo                  0.068   temp_107_LDC
                                                       count_256_douta_0[107]_AND_305_o1
    SLICE_X52Y58.CLK     net (fanout=2)        0.473   count_256_douta_0[107]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (2.141ns logic, 1.542ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_107_LDC = MAXDELAY TO TIMEGRP "TO_temp_107_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_107_LDC (SLICE_X52Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_107_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[107]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_107_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP3Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y58.A3      net (fanout=2)        0.539   douta_0<107>
    SLICE_X52Y58.AMUX    Tilo                  0.080   temp_107_LDC
                                                       count_256_douta_0[107]_AND_306_o1
    SLICE_X52Y58.SR      net (fanout=2)        0.148   count_256_douta_0[107]_AND_306_o
    SLICE_X52Y58.CLK     Tremck      (-Th)    -0.054   temp_107_LDC
                                                       temp_107_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.588ns logic, 0.687ns route)
                                                       (46.1% logic, 53.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_107_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.196ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[107]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_107_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y58.A4      net (fanout=265)      1.817   count_256
    SLICE_X52Y58.AMUX    Tilo                  0.079   temp_107_LDC
                                                       count_256_douta_0[107]_AND_306_o1
    SLICE_X52Y58.SR      net (fanout=2)        0.148   count_256_douta_0[107]_AND_306_o
    SLICE_X52Y58.CLK     Tremck      (-Th)    -0.054   temp_107_LDC
                                                       temp_107_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (0.231ns logic, 1.965ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_107_LDC (SLICE_X52Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.218ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_107_LDC (LATCH)
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_107_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP3Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y58.A3      net (fanout=2)        0.539   douta_0<107>
    SLICE_X52Y58.A       Tilo                  0.034   temp_107_LDC
                                                       count_256_douta_0[107]_AND_305_o1
    SLICE_X52Y58.CLK     net (fanout=2)        0.191   count_256_douta_0[107]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.488ns logic, 0.730ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_107_LDC (SLICE_X52Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.140ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_107_LDC (LATCH)
  Data Path Delay:      2.140ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_107_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y58.A4      net (fanout=265)      1.817   count_256
    SLICE_X52Y58.A       Tilo                  0.034   temp_107_LDC
                                                       count_256_douta_0[107]_AND_305_o1
    SLICE_X52Y58.CLK     net (fanout=2)        0.191   count_256_douta_0[107]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      2.140ns (0.132ns logic, 2.008ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_106_LDC = MAXDELAY TO TIMEGRP "TO_temp_106_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.964ns.
--------------------------------------------------------------------------------

Paths for end point temp_106_LDC (SLICE_X42Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_106_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[106]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_106_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y59.B2      net (fanout=265)      3.637   count_256
    SLICE_X47Y59.BMUX    Tilo                  0.197   temp_110_C_110
                                                       count_256_douta_0[106]_AND_308_o1
    SLICE_X42Y59.SR      net (fanout=2)        0.539   count_256_douta_0[106]_AND_308_o
    SLICE_X42Y59.CLK     Trck                  0.254   temp_106_LDC
                                                       temp_106_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (0.788ns logic, 4.176ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_106_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[106]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_106_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO31 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y59.B5      net (fanout=2)        0.731   douta_0<106>
    SLICE_X47Y59.BMUX    Tilo                  0.196   temp_110_C_110
                                                       count_256_douta_0[106]_AND_308_o1
    SLICE_X42Y59.SR      net (fanout=2)        0.539   count_256_douta_0[106]_AND_308_o
    SLICE_X42Y59.CLK     Trck                  0.254   temp_106_LDC
                                                       temp_106_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (2.523ns logic, 1.270ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_106_LDC (SLICE_X42Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.423ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_106_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_106_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y59.B2      net (fanout=265)      3.637   count_256
    SLICE_X47Y59.B       Tilo                  0.068   temp_110_C_110
                                                       count_256_douta_0[106]_AND_307_o1
    SLICE_X42Y59.CLK     net (fanout=2)        0.535   count_256_douta_0[106]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (0.405ns logic, 4.172ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.593ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_106_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.407ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_106_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO31 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y59.B5      net (fanout=2)        0.731   douta_0<106>
    SLICE_X47Y59.B       Tilo                  0.068   temp_110_C_110
                                                       count_256_douta_0[106]_AND_307_o1
    SLICE_X42Y59.CLK     net (fanout=2)        0.535   count_256_douta_0[106]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (2.141ns logic, 1.266ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_106_LDC = MAXDELAY TO TIMEGRP "TO_temp_106_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_106_LDC (SLICE_X42Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_106_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[106]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_106_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO31 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y59.B5      net (fanout=2)        0.407   douta_0<106>
    SLICE_X47Y59.BMUX    Tilo                  0.079   temp_110_C_110
                                                       count_256_douta_0[106]_AND_308_o1
    SLICE_X42Y59.SR      net (fanout=2)        0.235   count_256_douta_0[106]_AND_308_o
    SLICE_X42Y59.CLK     Tremck      (-Th)    -0.054   temp_106_LDC
                                                       temp_106_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.587ns logic, 0.642ns route)
                                                       (47.8% logic, 52.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_106_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.293ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[106]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_106_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y59.B2      net (fanout=265)      1.831   count_256
    SLICE_X47Y59.BMUX    Tilo                  0.075   temp_110_C_110
                                                       count_256_douta_0[106]_AND_308_o1
    SLICE_X42Y59.SR      net (fanout=2)        0.235   count_256_douta_0[106]_AND_308_o
    SLICE_X42Y59.CLK     Tremck      (-Th)    -0.054   temp_106_LDC
                                                       temp_106_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.293ns (0.227ns logic, 2.066ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_106_LDC (SLICE_X42Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.136ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_106_LDC (LATCH)
  Data Path Delay:      1.136ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_106_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO31 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y59.B5      net (fanout=2)        0.407   douta_0<106>
    SLICE_X47Y59.B       Tilo                  0.034   temp_110_C_110
                                                       count_256_douta_0[106]_AND_307_o1
    SLICE_X42Y59.CLK     net (fanout=2)        0.241   count_256_douta_0[106]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (0.488ns logic, 0.648ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_106_LDC (SLICE_X42Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.204ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_106_LDC (LATCH)
  Data Path Delay:      2.204ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_106_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y59.B2      net (fanout=265)      1.831   count_256
    SLICE_X47Y59.B       Tilo                  0.034   temp_110_C_110
                                                       count_256_douta_0[106]_AND_307_o1
    SLICE_X42Y59.CLK     net (fanout=2)        0.241   count_256_douta_0[106]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (0.132ns logic, 2.072ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_105_LDC = MAXDELAY TO TIMEGRP "TO_temp_105_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.215ns.
--------------------------------------------------------------------------------

Paths for end point temp_105_LDC (SLICE_X34Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_105_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[105]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_105_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y59.A5      net (fanout=265)      3.170   count_256
    SLICE_X37Y59.AMUX    Tilo                  0.193   ila/U0/iTRIG_IN<367>
                                                       count_256_douta_0[105]_AND_310_o1
    SLICE_X34Y60.SR      net (fanout=2)        0.261   count_256_douta_0[105]_AND_310_o
    SLICE_X34Y60.CLK     Trck                  0.254   temp_105_LDC
                                                       temp_105_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (0.784ns logic, 3.431ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_105_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[105]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_105_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO30 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y59.A2      net (fanout=2)        0.919   douta_0<105>
    SLICE_X37Y59.AMUX    Tilo                  0.194   ila/U0/iTRIG_IN<367>
                                                       count_256_douta_0[105]_AND_310_o1
    SLICE_X34Y60.SR      net (fanout=2)        0.261   count_256_douta_0[105]_AND_310_o
    SLICE_X34Y60.CLK     Trck                  0.254   temp_105_LDC
                                                       temp_105_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.701ns (2.521ns logic, 1.180ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_105_LDC (SLICE_X34Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.910ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_105_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_105_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y59.A5      net (fanout=265)      3.170   count_256
    SLICE_X37Y59.A       Tilo                  0.068   ila/U0/iTRIG_IN<367>
                                                       count_256_douta_0[105]_AND_309_o1
    SLICE_X34Y60.CLK     net (fanout=2)        0.515   count_256_douta_0[105]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (0.405ns logic, 3.685ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.425ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_105_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_105_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO30 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y59.A2      net (fanout=2)        0.919   douta_0<105>
    SLICE_X37Y59.A       Tilo                  0.068   ila/U0/iTRIG_IN<367>
                                                       count_256_douta_0[105]_AND_309_o1
    SLICE_X34Y60.CLK     net (fanout=2)        0.515   count_256_douta_0[105]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (2.141ns logic, 1.434ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_105_LDC = MAXDELAY TO TIMEGRP "TO_temp_105_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_105_LDC (SLICE_X34Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_105_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.114ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[105]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_105_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO30 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y59.A2      net (fanout=2)        0.421   douta_0<105>
    SLICE_X37Y59.AMUX    Tilo                  0.075   ila/U0/iTRIG_IN<367>
                                                       count_256_douta_0[105]_AND_310_o1
    SLICE_X34Y60.SR      net (fanout=2)        0.110   count_256_douta_0[105]_AND_310_o
    SLICE_X34Y60.CLK     Tremck      (-Th)    -0.054   temp_105_LDC
                                                       temp_105_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.114ns (0.583ns logic, 0.531ns route)
                                                       (52.3% logic, 47.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_105_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.930ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[105]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_105_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y59.A5      net (fanout=265)      1.590   count_256
    SLICE_X37Y59.AMUX    Tilo                  0.078   ila/U0/iTRIG_IN<367>
                                                       count_256_douta_0[105]_AND_310_o1
    SLICE_X34Y60.SR      net (fanout=2)        0.110   count_256_douta_0[105]_AND_310_o
    SLICE_X34Y60.CLK     Tremck      (-Th)    -0.054   temp_105_LDC
                                                       temp_105_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.930ns (0.230ns logic, 1.700ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_105_LDC (SLICE_X34Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.140ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_105_LDC (LATCH)
  Data Path Delay:      1.140ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_105_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO30 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y59.A2      net (fanout=2)        0.421   douta_0<105>
    SLICE_X37Y59.A       Tilo                  0.034   ila/U0/iTRIG_IN<367>
                                                       count_256_douta_0[105]_AND_309_o1
    SLICE_X34Y60.CLK     net (fanout=2)        0.231   count_256_douta_0[105]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.488ns logic, 0.652ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_105_LDC (SLICE_X34Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.953ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_105_LDC (LATCH)
  Data Path Delay:      1.953ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_105_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y59.A5      net (fanout=265)      1.590   count_256
    SLICE_X37Y59.A       Tilo                  0.034   ila/U0/iTRIG_IN<367>
                                                       count_256_douta_0[105]_AND_309_o1
    SLICE_X34Y60.CLK     net (fanout=2)        0.231   count_256_douta_0[105]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.132ns logic, 1.821ns route)
                                                       (6.8% logic, 93.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_104_LDC = MAXDELAY TO TIMEGRP "TO_temp_104_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.979ns.
--------------------------------------------------------------------------------

Paths for end point temp_104_LDC (SLICE_X27Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_104_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[104]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_104_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y59.B2      net (fanout=265)      3.479   count_256
    SLICE_X39Y59.BMUX    Tilo                  0.197   temp_102_LDC
                                                       count_256_douta_0[104]_AND_312_o1
    SLICE_X27Y61.SR      net (fanout=2)        0.669   count_256_douta_0[104]_AND_312_o
    SLICE_X27Y61.CLK     Trck                  0.297   temp_104_LDC
                                                       temp_104_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.979ns (0.831ns logic, 4.148ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_104_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[104]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_104_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO29 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y59.B5      net (fanout=2)        0.497   douta_0<104>
    SLICE_X39Y59.BMUX    Tilo                  0.196   temp_102_LDC
                                                       count_256_douta_0[104]_AND_312_o1
    SLICE_X27Y61.SR      net (fanout=2)        0.669   count_256_douta_0[104]_AND_312_o
    SLICE_X27Y61.CLK     Trck                  0.297   temp_104_LDC
                                                       temp_104_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (2.566ns logic, 1.166ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_104_LDC (SLICE_X27Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.434ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_104_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.566ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_104_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y59.B2      net (fanout=265)      3.479   count_256
    SLICE_X39Y59.B       Tilo                  0.068   temp_102_LDC
                                                       count_256_douta_0[104]_AND_311_o1
    SLICE_X27Y61.CLK     net (fanout=2)        0.682   count_256_douta_0[104]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (0.405ns logic, 4.161ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.680ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_104_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_104_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO29 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y59.B5      net (fanout=2)        0.497   douta_0<104>
    SLICE_X39Y59.B       Tilo                  0.068   temp_102_LDC
                                                       count_256_douta_0[104]_AND_311_o1
    SLICE_X27Y61.CLK     net (fanout=2)        0.682   count_256_douta_0[104]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (2.141ns logic, 1.179ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_104_LDC = MAXDELAY TO TIMEGRP "TO_temp_104_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_104_LDC (SLICE_X27Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_104_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.154ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[104]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_104_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO29 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y59.B5      net (fanout=2)        0.271   douta_0<104>
    SLICE_X39Y59.BMUX    Tilo                  0.079   temp_102_LDC
                                                       count_256_douta_0[104]_AND_312_o1
    SLICE_X27Y61.SR      net (fanout=2)        0.275   count_256_douta_0[104]_AND_312_o
    SLICE_X27Y61.CLK     Tremck      (-Th)    -0.075   temp_104_LDC
                                                       temp_104_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.608ns logic, 0.546ns route)
                                                       (52.7% logic, 47.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_104_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.264ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[104]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_104_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y59.B2      net (fanout=265)      1.741   count_256
    SLICE_X39Y59.BMUX    Tilo                  0.075   temp_102_LDC
                                                       count_256_douta_0[104]_AND_312_o1
    SLICE_X27Y61.SR      net (fanout=2)        0.275   count_256_douta_0[104]_AND_312_o
    SLICE_X27Y61.CLK     Tremck      (-Th)    -0.075   temp_104_LDC
                                                       temp_104_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (0.248ns logic, 2.016ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_104_LDC (SLICE_X27Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.043ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_104_LDC (LATCH)
  Data Path Delay:      1.043ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_104_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO29 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y59.B5      net (fanout=2)        0.271   douta_0<104>
    SLICE_X39Y59.B       Tilo                  0.034   temp_102_LDC
                                                       count_256_douta_0[104]_AND_311_o1
    SLICE_X27Y61.CLK     net (fanout=2)        0.284   count_256_douta_0[104]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      1.043ns (0.488ns logic, 0.555ns route)
                                                       (46.8% logic, 53.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_104_LDC (SLICE_X27Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.157ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_104_LDC (LATCH)
  Data Path Delay:      2.157ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_104_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y59.B2      net (fanout=265)      1.741   count_256
    SLICE_X39Y59.B       Tilo                  0.034   temp_102_LDC
                                                       count_256_douta_0[104]_AND_311_o1
    SLICE_X27Y61.CLK     net (fanout=2)        0.284   count_256_douta_0[104]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      2.157ns (0.132ns logic, 2.025ns route)
                                                       (6.1% logic, 93.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_103_LDC = MAXDELAY TO TIMEGRP "TO_temp_103_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.735ns.
--------------------------------------------------------------------------------

Paths for end point temp_103_LDC (SLICE_X32Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_103_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[103]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_103_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y59.D1      net (fanout=265)      3.502   count_256
    SLICE_X41Y59.DMUX    Tilo                  0.192   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>
                                                       count_256_douta_0[103]_AND_314_o1
    SLICE_X32Y59.SR      net (fanout=2)        0.450   count_256_douta_0[103]_AND_314_o
    SLICE_X32Y59.CLK     Trck                  0.254   temp_103_LDC
                                                       temp_103_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (0.783ns logic, 3.952ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_103_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[103]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_103_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO28 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y59.D4      net (fanout=2)        0.756   douta_0<103>
    SLICE_X41Y59.DMUX    Tilo                  0.186   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>
                                                       count_256_douta_0[103]_AND_314_o1
    SLICE_X32Y59.SR      net (fanout=2)        0.450   count_256_douta_0[103]_AND_314_o
    SLICE_X32Y59.CLK     Trck                  0.254   temp_103_LDC
                                                       temp_103_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (2.513ns logic, 1.206ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_103_LDC (SLICE_X32Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.518ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_103_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.482ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_103_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y59.D1      net (fanout=265)      3.502   count_256
    SLICE_X41Y59.D       Tilo                  0.068   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>
                                                       count_256_douta_0[103]_AND_313_o1
    SLICE_X32Y59.CLK     net (fanout=2)        0.575   count_256_douta_0[103]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      4.482ns (0.405ns logic, 4.077ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.528ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_103_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_103_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO28 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y59.D4      net (fanout=2)        0.756   douta_0<103>
    SLICE_X41Y59.D       Tilo                  0.068   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>
                                                       count_256_douta_0[103]_AND_313_o1
    SLICE_X32Y59.CLK     net (fanout=2)        0.575   count_256_douta_0[103]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (2.141ns logic, 1.331ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_103_LDC = MAXDELAY TO TIMEGRP "TO_temp_103_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_103_LDC (SLICE_X32Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_103_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.179ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[103]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_103_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO28 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y59.D4      net (fanout=2)        0.385   douta_0<103>
    SLICE_X41Y59.DMUX    Tilo                  0.078   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>
                                                       count_256_douta_0[103]_AND_314_o1
    SLICE_X32Y59.SR      net (fanout=2)        0.208   count_256_douta_0[103]_AND_314_o
    SLICE_X32Y59.CLK     Tremck      (-Th)    -0.054   temp_103_LDC
                                                       temp_103_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.179ns (0.586ns logic, 0.593ns route)
                                                       (49.7% logic, 50.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_103_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[103]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_103_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y59.D1      net (fanout=265)      1.722   count_256
    SLICE_X41Y59.DMUX    Tilo                  0.074   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>
                                                       count_256_douta_0[103]_AND_314_o1
    SLICE_X32Y59.SR      net (fanout=2)        0.208   count_256_douta_0[103]_AND_314_o
    SLICE_X32Y59.CLK     Tremck      (-Th)    -0.054   temp_103_LDC
                                                       temp_103_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.226ns logic, 1.930ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_103_LDC (SLICE_X32Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.139ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_103_LDC (LATCH)
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_103_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO28 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y59.D4      net (fanout=2)        0.385   douta_0<103>
    SLICE_X41Y59.D       Tilo                  0.034   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>
                                                       count_256_douta_0[103]_AND_313_o1
    SLICE_X32Y59.CLK     net (fanout=2)        0.266   count_256_douta_0[103]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.488ns logic, 0.651ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_103_LDC (SLICE_X32Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.120ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_103_LDC (LATCH)
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_103_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y59.D1      net (fanout=265)      1.722   count_256
    SLICE_X41Y59.D       Tilo                  0.034   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>
                                                       count_256_douta_0[103]_AND_313_o1
    SLICE_X32Y59.CLK     net (fanout=2)        0.266   count_256_douta_0[103]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.132ns logic, 1.988ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_102_LDC = MAXDELAY TO TIMEGRP "TO_temp_102_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.456ns.
--------------------------------------------------------------------------------

Paths for end point temp_102_LDC (SLICE_X39Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_102_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[102]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_102_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y59.C5      net (fanout=265)      3.225   count_256
    SLICE_X42Y59.CMUX    Tilo                  0.198   temp_106_LDC
                                                       count_256_douta_0[102]_AND_316_o1
    SLICE_X39Y59.SR      net (fanout=2)        0.399   count_256_douta_0[102]_AND_316_o
    SLICE_X39Y59.CLK     Trck                  0.297   temp_102_LDC
                                                       temp_102_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (0.832ns logic, 3.624ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_102_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[102]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_102_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO27 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y59.C4      net (fanout=2)        0.637   douta_0<102>
    SLICE_X42Y59.CMUX    Tilo                  0.194   temp_106_LDC
                                                       count_256_douta_0[102]_AND_316_o1
    SLICE_X39Y59.SR      net (fanout=2)        0.399   count_256_douta_0[102]_AND_316_o
    SLICE_X39Y59.CLK     Trck                  0.297   temp_102_LDC
                                                       temp_102_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.600ns (2.564ns logic, 1.036ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_102_LDC (SLICE_X39Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.846ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_102_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_102_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y59.C5      net (fanout=265)      3.225   count_256
    SLICE_X42Y59.C       Tilo                  0.068   temp_106_LDC
                                                       count_256_douta_0[102]_AND_315_o1
    SLICE_X39Y59.CLK     net (fanout=2)        0.524   count_256_douta_0[102]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (0.405ns logic, 3.749ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.698ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_102_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_102_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO27 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y59.C4      net (fanout=2)        0.637   douta_0<102>
    SLICE_X42Y59.C       Tilo                  0.068   temp_106_LDC
                                                       count_256_douta_0[102]_AND_315_o1
    SLICE_X39Y59.CLK     net (fanout=2)        0.524   count_256_douta_0[102]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (2.141ns logic, 1.161ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_102_LDC = MAXDELAY TO TIMEGRP "TO_temp_102_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_102_LDC (SLICE_X39Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_102_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.122ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[102]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_102_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO27 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y59.C4      net (fanout=2)        0.339   douta_0<102>
    SLICE_X42Y59.CMUX    Tilo                  0.080   temp_106_LDC
                                                       count_256_douta_0[102]_AND_316_o1
    SLICE_X39Y59.SR      net (fanout=2)        0.174   count_256_douta_0[102]_AND_316_o
    SLICE_X39Y59.CLK     Tremck      (-Th)    -0.075   temp_102_LDC
                                                       temp_102_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.609ns logic, 0.513ns route)
                                                       (54.3% logic, 45.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_102_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.061ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[102]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_102_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y59.C5      net (fanout=265)      1.634   count_256
    SLICE_X42Y59.CMUX    Tilo                  0.080   temp_106_LDC
                                                       count_256_douta_0[102]_AND_316_o1
    SLICE_X39Y59.SR      net (fanout=2)        0.174   count_256_douta_0[102]_AND_316_o
    SLICE_X39Y59.CLK     Tremck      (-Th)    -0.075   temp_102_LDC
                                                       temp_102_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (0.253ns logic, 1.808ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_102_LDC (SLICE_X39Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.058ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_102_LDC (LATCH)
  Data Path Delay:      1.058ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_102_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO27 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y59.C4      net (fanout=2)        0.339   douta_0<102>
    SLICE_X42Y59.C       Tilo                  0.034   temp_106_LDC
                                                       count_256_douta_0[102]_AND_315_o1
    SLICE_X39Y59.CLK     net (fanout=2)        0.231   count_256_douta_0[102]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      1.058ns (0.488ns logic, 0.570ns route)
                                                       (46.1% logic, 53.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_102_LDC (SLICE_X39Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.997ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_102_LDC (LATCH)
  Data Path Delay:      1.997ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_102_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y59.C5      net (fanout=265)      1.634   count_256
    SLICE_X42Y59.C       Tilo                  0.034   temp_106_LDC
                                                       count_256_douta_0[102]_AND_315_o1
    SLICE_X39Y59.CLK     net (fanout=2)        0.231   count_256_douta_0[102]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      1.997ns (0.132ns logic, 1.865ns route)
                                                       (6.6% logic, 93.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_101_LDC = MAXDELAY TO TIMEGRP "TO_temp_101_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.577ns.
--------------------------------------------------------------------------------

Paths for end point temp_101_LDC (SLICE_X43Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_101_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[101]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_101_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y58.D1      net (fanout=265)      3.374   count_256
    SLICE_X43Y58.DMUX    Tilo                  0.192   ila/U0/iTRIG_IN<67>
                                                       count_256_douta_0[101]_AND_318_o1
    SLICE_X43Y53.SR      net (fanout=2)        0.377   count_256_douta_0[101]_AND_318_o
    SLICE_X43Y53.CLK     Trck                  0.297   temp_101_LDC
                                                       temp_101_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (0.826ns logic, 3.751ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_101_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[101]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_101_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO26 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y58.D3      net (fanout=2)        0.819   douta_0<101>
    SLICE_X43Y58.DMUX    Tilo                  0.181   ila/U0/iTRIG_IN<67>
                                                       count_256_douta_0[101]_AND_318_o1
    SLICE_X43Y53.SR      net (fanout=2)        0.377   count_256_douta_0[101]_AND_318_o
    SLICE_X43Y53.CLK     Trck                  0.297   temp_101_LDC
                                                       temp_101_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.747ns (2.551ns logic, 1.196ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_101_LDC (SLICE_X43Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.730ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_101_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.270ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_101_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y58.D1      net (fanout=265)      3.374   count_256
    SLICE_X43Y58.D       Tilo                  0.068   ila/U0/iTRIG_IN<67>
                                                       count_256_douta_0[101]_AND_317_o1
    SLICE_X43Y53.CLK     net (fanout=2)        0.491   count_256_douta_0[101]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (0.405ns logic, 3.865ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.549ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_101_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_101_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO26 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y58.D3      net (fanout=2)        0.819   douta_0<101>
    SLICE_X43Y58.D       Tilo                  0.068   ila/U0/iTRIG_IN<67>
                                                       count_256_douta_0[101]_AND_317_o1
    SLICE_X43Y53.CLK     net (fanout=2)        0.491   count_256_douta_0[101]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (2.141ns logic, 1.310ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_101_LDC = MAXDELAY TO TIMEGRP "TO_temp_101_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_101_LDC (SLICE_X43Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_101_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.159ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[101]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_101_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO26 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y58.D3      net (fanout=2)        0.404   douta_0<101>
    SLICE_X43Y58.DMUX    Tilo                  0.078   ila/U0/iTRIG_IN<67>
                                                       count_256_douta_0[101]_AND_318_o1
    SLICE_X43Y53.SR      net (fanout=2)        0.148   count_256_douta_0[101]_AND_318_o
    SLICE_X43Y53.CLK     Tremck      (-Th)    -0.075   temp_101_LDC
                                                       temp_101_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.159ns (0.607ns logic, 0.552ns route)
                                                       (52.4% logic, 47.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_101_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.070ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[101]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_101_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y58.D1      net (fanout=265)      1.675   count_256
    SLICE_X43Y58.DMUX    Tilo                  0.074   ila/U0/iTRIG_IN<67>
                                                       count_256_douta_0[101]_AND_318_o1
    SLICE_X43Y53.SR      net (fanout=2)        0.148   count_256_douta_0[101]_AND_318_o
    SLICE_X43Y53.CLK     Tremck      (-Th)    -0.075   temp_101_LDC
                                                       temp_101_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.070ns (0.247ns logic, 1.823ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_101_LDC (SLICE_X43Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.091ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_101_LDC (LATCH)
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_101_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO26 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y58.D3      net (fanout=2)        0.404   douta_0<101>
    SLICE_X43Y58.D       Tilo                  0.034   ila/U0/iTRIG_IN<67>
                                                       count_256_douta_0[101]_AND_317_o1
    SLICE_X43Y53.CLK     net (fanout=2)        0.199   count_256_douta_0[101]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.488ns logic, 0.603ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_101_LDC (SLICE_X43Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.006ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_101_LDC (LATCH)
  Data Path Delay:      2.006ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_101_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y58.D1      net (fanout=265)      1.675   count_256
    SLICE_X43Y58.D       Tilo                  0.034   ila/U0/iTRIG_IN<67>
                                                       count_256_douta_0[101]_AND_317_o1
    SLICE_X43Y53.CLK     net (fanout=2)        0.199   count_256_douta_0[101]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (0.132ns logic, 1.874ns route)
                                                       (6.6% logic, 93.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_100_LDC = MAXDELAY TO TIMEGRP "TO_temp_100_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.470ns.
--------------------------------------------------------------------------------

Paths for end point temp_100_LDC (SLICE_X31Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_100_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[100]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_100_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y60.D1      net (fanout=265)      3.291   count_256
    SLICE_X35Y60.DMUX    Tilo                  0.192   temp_99_LDC
                                                       count_256_douta_0[100]_AND_320_o1
    SLICE_X31Y60.SR      net (fanout=2)        0.353   count_256_douta_0[100]_AND_320_o
    SLICE_X31Y60.CLK     Trck                  0.297   temp_100_LDC
                                                       temp_100_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (0.826ns logic, 3.644ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_100_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.867ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[100]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_100_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO25 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y60.D2      net (fanout=2)        0.953   douta_0<100>
    SLICE_X35Y60.DMUX    Tilo                  0.191   temp_99_LDC
                                                       count_256_douta_0[100]_AND_320_o1
    SLICE_X31Y60.SR      net (fanout=2)        0.353   count_256_douta_0[100]_AND_320_o
    SLICE_X31Y60.CLK     Trck                  0.297   temp_100_LDC
                                                       temp_100_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.867ns (2.561ns logic, 1.306ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_100_LDC (SLICE_X31Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.842ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_100_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_100_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y60.D1      net (fanout=265)      3.291   count_256
    SLICE_X35Y60.D       Tilo                  0.068   temp_99_LDC
                                                       count_256_douta_0[100]_AND_319_o1
    SLICE_X31Y60.CLK     net (fanout=2)        0.462   count_256_douta_0[100]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (0.405ns logic, 3.753ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.444ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_100_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.556ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_100_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO25 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y60.D2      net (fanout=2)        0.953   douta_0<100>
    SLICE_X35Y60.D       Tilo                  0.068   temp_99_LDC
                                                       count_256_douta_0[100]_AND_319_o1
    SLICE_X31Y60.CLK     net (fanout=2)        0.462   count_256_douta_0[100]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      3.556ns (2.141ns logic, 1.415ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_100_LDC = MAXDELAY TO TIMEGRP "TO_temp_100_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_100_LDC (SLICE_X31Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_100_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.184ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[100]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_100_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO25 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y60.D2      net (fanout=2)        0.444   douta_0<100>
    SLICE_X35Y60.DMUX    Tilo                  0.074   temp_99_LDC
                                                       count_256_douta_0[100]_AND_320_o1
    SLICE_X31Y60.SR      net (fanout=2)        0.137   count_256_douta_0[100]_AND_320_o
    SLICE_X31Y60.CLK     Tremck      (-Th)    -0.075   temp_100_LDC
                                                       temp_100_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.603ns logic, 0.581ns route)
                                                       (50.9% logic, 49.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_100_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.036ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[100]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_100_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y60.D1      net (fanout=265)      1.652   count_256
    SLICE_X35Y60.DMUX    Tilo                  0.074   temp_99_LDC
                                                       count_256_douta_0[100]_AND_320_o1
    SLICE_X31Y60.SR      net (fanout=2)        0.137   count_256_douta_0[100]_AND_320_o
    SLICE_X31Y60.CLK     Tremck      (-Th)    -0.075   temp_100_LDC
                                                       temp_100_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (0.247ns logic, 1.789ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_100_LDC (SLICE_X31Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.119ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_100_LDC (LATCH)
  Data Path Delay:      1.119ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_100_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO25 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y60.D2      net (fanout=2)        0.444   douta_0<100>
    SLICE_X35Y60.D       Tilo                  0.034   temp_99_LDC
                                                       count_256_douta_0[100]_AND_319_o1
    SLICE_X31Y60.CLK     net (fanout=2)        0.187   count_256_douta_0[100]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.488ns logic, 0.631ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_100_LDC (SLICE_X31Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.971ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_100_LDC (LATCH)
  Data Path Delay:      1.971ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_100_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y60.D1      net (fanout=265)      1.652   count_256
    SLICE_X35Y60.D       Tilo                  0.034   temp_99_LDC
                                                       count_256_douta_0[100]_AND_319_o1
    SLICE_X31Y60.CLK     net (fanout=2)        0.187   count_256_douta_0[100]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.132ns logic, 1.839ns route)
                                                       (6.7% logic, 93.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_99_LDC = MAXDELAY TO TIMEGRP "TO_temp_99_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.505ns.
--------------------------------------------------------------------------------

Paths for end point temp_99_LDC (SLICE_X35Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_99_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[99]_AND_321_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_99_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y60.A3      net (fanout=265)      3.318   count_256
    SLICE_X39Y60.AMUX    Tilo                  0.182   temp_103_P_103
                                                       count_256_douta_0[99]_AND_322_o1
    SLICE_X35Y60.SR      net (fanout=2)        0.371   count_256_douta_0[99]_AND_322_o
    SLICE_X35Y60.CLK     Trck                  0.297   temp_99_LDC
                                                       temp_99_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (0.816ns logic, 3.689ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_99_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[99]_AND_321_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_99_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO24 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y60.A2      net (fanout=2)        1.083   douta_0<99>
    SLICE_X39Y60.AMUX    Tilo                  0.194   temp_103_P_103
                                                       count_256_douta_0[99]_AND_322_o1
    SLICE_X35Y60.SR      net (fanout=2)        0.371   count_256_douta_0[99]_AND_322_o
    SLICE_X35Y60.CLK     Trck                  0.297   temp_99_LDC
                                                       temp_99_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (2.564ns logic, 1.454ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_99_LDC (SLICE_X35Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.911ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_99_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_99_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y60.A3      net (fanout=265)      3.318   count_256
    SLICE_X39Y60.A       Tilo                  0.068   temp_103_P_103
                                                       count_256_douta_0[99]_AND_321_o1
    SLICE_X35Y60.CLK     net (fanout=2)        0.366   count_256_douta_0[99]_AND_321_o
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (0.405ns logic, 3.684ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.410ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_99_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_99_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO24 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y60.A2      net (fanout=2)        1.083   douta_0<99>
    SLICE_X39Y60.A       Tilo                  0.068   temp_103_P_103
                                                       count_256_douta_0[99]_AND_321_o1
    SLICE_X35Y60.CLK     net (fanout=2)        0.366   count_256_douta_0[99]_AND_321_o
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (2.141ns logic, 1.449ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_99_LDC = MAXDELAY TO TIMEGRP "TO_temp_99_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_99_LDC (SLICE_X35Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_99_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.245ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[99]_AND_321_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_99_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO24 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y60.A2      net (fanout=2)        0.500   douta_0<99>
    SLICE_X39Y60.AMUX    Tilo                  0.075   temp_103_P_103
                                                       count_256_douta_0[99]_AND_322_o1
    SLICE_X35Y60.SR      net (fanout=2)        0.141   count_256_douta_0[99]_AND_322_o
    SLICE_X35Y60.CLK     Tremck      (-Th)    -0.075   temp_99_LDC
                                                       temp_99_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.604ns logic, 0.641ns route)
                                                       (48.5% logic, 51.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_99_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.066ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[99]_AND_321_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_99_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y60.A3      net (fanout=265)      1.673   count_256
    SLICE_X39Y60.AMUX    Tilo                  0.079   temp_103_P_103
                                                       count_256_douta_0[99]_AND_322_o1
    SLICE_X35Y60.SR      net (fanout=2)        0.141   count_256_douta_0[99]_AND_322_o
    SLICE_X35Y60.CLK     Tremck      (-Th)    -0.075   temp_99_LDC
                                                       temp_99_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.066ns (0.252ns logic, 1.814ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_99_LDC (SLICE_X35Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.135ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_99_LDC (LATCH)
  Data Path Delay:      1.135ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_99_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO24 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y60.A2      net (fanout=2)        0.500   douta_0<99>
    SLICE_X39Y60.A       Tilo                  0.034   temp_103_P_103
                                                       count_256_douta_0[99]_AND_321_o1
    SLICE_X35Y60.CLK     net (fanout=2)        0.147   count_256_douta_0[99]_AND_321_o
    -------------------------------------------------  ---------------------------
    Total                                      1.135ns (0.488ns logic, 0.647ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_99_LDC (SLICE_X35Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.952ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_99_LDC (LATCH)
  Data Path Delay:      1.952ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_99_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y60.A3      net (fanout=265)      1.673   count_256
    SLICE_X39Y60.A       Tilo                  0.034   temp_103_P_103
                                                       count_256_douta_0[99]_AND_321_o1
    SLICE_X35Y60.CLK     net (fanout=2)        0.147   count_256_douta_0[99]_AND_321_o
    -------------------------------------------------  ---------------------------
    Total                                      1.952ns (0.132ns logic, 1.820ns route)
                                                       (6.8% logic, 93.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_98_LDC = MAXDELAY TO TIMEGRP "TO_temp_98_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.519ns.
--------------------------------------------------------------------------------

Paths for end point temp_98_LDC (SLICE_X40Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_98_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[98]_AND_323_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_98_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y57.A3      net (fanout=265)      3.353   count_256
    SLICE_X43Y57.AMUX    Tilo                  0.182   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[98]_AND_324_o1
    SLICE_X40Y52.SR      net (fanout=2)        0.393   count_256_douta_0[98]_AND_324_o
    SLICE_X40Y52.CLK     Trck                  0.254   temp_98_LDC
                                                       temp_98_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (0.773ns logic, 3.746ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_98_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[98]_AND_323_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_98_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP2Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y57.A5      net (fanout=2)        0.655   douta_0<98>
    SLICE_X43Y57.AMUX    Tilo                  0.193   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[98]_AND_324_o1
    SLICE_X40Y52.SR      net (fanout=2)        0.393   count_256_douta_0[98]_AND_324_o
    SLICE_X40Y52.CLK     Trck                  0.254   temp_98_LDC
                                                       temp_98_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (2.520ns logic, 1.048ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_98_LDC (SLICE_X40Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.645ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_98_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_98_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y57.A3      net (fanout=265)      3.353   count_256
    SLICE_X43Y57.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[98]_AND_323_o1
    SLICE_X40Y52.CLK     net (fanout=2)        0.597   count_256_douta_0[98]_AND_323_o
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (0.405ns logic, 3.950ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.607ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_98_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.393ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_98_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP2Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y57.A5      net (fanout=2)        0.655   douta_0<98>
    SLICE_X43Y57.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[98]_AND_323_o1
    SLICE_X40Y52.CLK     net (fanout=2)        0.597   count_256_douta_0[98]_AND_323_o
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (2.141ns logic, 1.252ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_98_LDC = MAXDELAY TO TIMEGRP "TO_temp_98_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_98_LDC (SLICE_X40Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_98_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.092ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[98]_AND_323_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_98_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP2Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y57.A5      net (fanout=2)        0.352   douta_0<98>
    SLICE_X43Y57.AMUX    Tilo                  0.078   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[98]_AND_324_o1
    SLICE_X40Y52.SR      net (fanout=2)        0.154   count_256_douta_0[98]_AND_324_o
    SLICE_X40Y52.CLK     Tremck      (-Th)    -0.054   temp_98_LDC
                                                       temp_98_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.586ns logic, 0.506ns route)
                                                       (53.7% logic, 46.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_98_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.054ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[98]_AND_323_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_98_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y57.A3      net (fanout=265)      1.669   count_256
    SLICE_X43Y57.AMUX    Tilo                  0.079   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[98]_AND_324_o1
    SLICE_X40Y52.SR      net (fanout=2)        0.154   count_256_douta_0[98]_AND_324_o
    SLICE_X40Y52.CLK     Tremck      (-Th)    -0.054   temp_98_LDC
                                                       temp_98_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (0.231ns logic, 1.823ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_98_LDC (SLICE_X40Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.077ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_98_LDC (LATCH)
  Data Path Delay:      1.077ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_98_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP2Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y57.A5      net (fanout=2)        0.352   douta_0<98>
    SLICE_X43Y57.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[98]_AND_323_o1
    SLICE_X40Y52.CLK     net (fanout=2)        0.237   count_256_douta_0[98]_AND_323_o
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.488ns logic, 0.589ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_98_LDC (SLICE_X40Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.038ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_98_LDC (LATCH)
  Data Path Delay:      2.038ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_98_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y57.A3      net (fanout=265)      1.669   count_256
    SLICE_X43Y57.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[98]_AND_323_o1
    SLICE_X40Y52.CLK     net (fanout=2)        0.237   count_256_douta_0[98]_AND_323_o
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.132ns logic, 1.906ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_97_LDC = MAXDELAY TO TIMEGRP "TO_temp_97_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.405ns.
--------------------------------------------------------------------------------

Paths for end point temp_97_LDC (SLICE_X67Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_97_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[97]_AND_325_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_97_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y56.C2      net (fanout=265)      3.448   count_256
    SLICE_X47Y56.CMUX    Tilo                  0.191   temp_3_P_3
                                                       count_256_douta_0[97]_AND_326_o1
    SLICE_X67Y56.SR      net (fanout=2)        1.132   count_256_douta_0[97]_AND_326_o
    SLICE_X67Y56.CLK     Trck                  0.297   temp_97_LDC
                                                       temp_97_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.405ns (0.825ns logic, 4.580ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_97_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[97]_AND_325_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_97_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO23 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y56.C4      net (fanout=2)        0.935   douta_0<97>
    SLICE_X47Y56.CMUX    Tilo                  0.186   temp_3_P_3
                                                       count_256_douta_0[97]_AND_326_o1
    SLICE_X67Y56.SR      net (fanout=2)        1.132   count_256_douta_0[97]_AND_326_o
    SLICE_X67Y56.CLK     Trck                  0.297   temp_97_LDC
                                                       temp_97_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (2.556ns logic, 2.067ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_97_LDC (SLICE_X67Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.036ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_97_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_97_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y56.C2      net (fanout=265)      3.448   count_256
    SLICE_X47Y56.C       Tilo                  0.068   temp_3_P_3
                                                       count_256_douta_0[97]_AND_325_o1
    SLICE_X67Y56.CLK     net (fanout=2)        1.111   count_256_douta_0[97]_AND_325_o
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (0.405ns logic, 4.559ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.813ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_97_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_97_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO23 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y56.C4      net (fanout=2)        0.935   douta_0<97>
    SLICE_X47Y56.C       Tilo                  0.068   temp_3_P_3
                                                       count_256_douta_0[97]_AND_325_o1
    SLICE_X67Y56.CLK     net (fanout=2)        1.111   count_256_douta_0[97]_AND_325_o
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (2.141ns logic, 2.046ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_97_LDC = MAXDELAY TO TIMEGRP "TO_temp_97_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_97_LDC (SLICE_X67Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_97_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.687ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[97]_AND_325_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_97_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO23 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y56.C4      net (fanout=2)        0.474   douta_0<97>
    SLICE_X47Y56.CMUX    Tilo                  0.077   temp_3_P_3
                                                       count_256_douta_0[97]_AND_326_o1
    SLICE_X67Y56.SR      net (fanout=2)        0.607   count_256_douta_0[97]_AND_326_o
    SLICE_X67Y56.CLK     Tremck      (-Th)    -0.075   temp_97_LDC
                                                       temp_97_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (0.606ns logic, 1.081ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_97_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[97]_AND_325_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_97_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y56.C2      net (fanout=265)      1.734   count_256
    SLICE_X47Y56.CMUX    Tilo                  0.073   temp_3_P_3
                                                       count_256_douta_0[97]_AND_326_o1
    SLICE_X67Y56.SR      net (fanout=2)        0.607   count_256_douta_0[97]_AND_326_o
    SLICE_X67Y56.CLK     Tremck      (-Th)    -0.075   temp_97_LDC
                                                       temp_97_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (0.246ns logic, 2.341ns route)
                                                       (9.5% logic, 90.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_97_LDC (SLICE_X67Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.568ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_97_LDC (LATCH)
  Data Path Delay:      1.568ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_97_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO23 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y56.C4      net (fanout=2)        0.474   douta_0<97>
    SLICE_X47Y56.C       Tilo                  0.034   temp_3_P_3
                                                       count_256_douta_0[97]_AND_325_o1
    SLICE_X67Y56.CLK     net (fanout=2)        0.606   count_256_douta_0[97]_AND_325_o
    -------------------------------------------------  ---------------------------
    Total                                      1.568ns (0.488ns logic, 1.080ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_97_LDC (SLICE_X67Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.472ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_97_LDC (LATCH)
  Data Path Delay:      2.472ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_97_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y56.C2      net (fanout=265)      1.734   count_256
    SLICE_X47Y56.C       Tilo                  0.034   temp_3_P_3
                                                       count_256_douta_0[97]_AND_325_o1
    SLICE_X67Y56.CLK     net (fanout=2)        0.606   count_256_douta_0[97]_AND_325_o
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.132ns logic, 2.340ns route)
                                                       (5.3% logic, 94.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_96_LDC = MAXDELAY TO TIMEGRP "TO_temp_96_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.428ns.
--------------------------------------------------------------------------------

Paths for end point temp_96_LDC (SLICE_X44Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_96_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[96]_AND_327_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_96_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y56.D4      net (fanout=265)      3.166   count_256
    SLICE_X44Y56.DMUX    Tilo                  0.191   temp_96_LDC
                                                       count_256_douta_0[96]_AND_328_o1
    SLICE_X44Y56.SR      net (fanout=2)        0.480   count_256_douta_0[96]_AND_328_o
    SLICE_X44Y56.CLK     Trck                  0.254   temp_96_LDC
                                                       temp_96_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.428ns (0.782ns logic, 3.646ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_96_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.037ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[96]_AND_327_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_96_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO22 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y56.D3      net (fanout=2)        1.040   douta_0<96>
    SLICE_X44Y56.DMUX    Tilo                  0.190   temp_96_LDC
                                                       count_256_douta_0[96]_AND_328_o1
    SLICE_X44Y56.SR      net (fanout=2)        0.480   count_256_douta_0[96]_AND_328_o
    SLICE_X44Y56.CLK     Trck                  0.254   temp_96_LDC
                                                       temp_96_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.037ns (2.517ns logic, 1.520ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_96_LDC (SLICE_X44Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.948ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_96_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_96_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y56.D4      net (fanout=265)      3.166   count_256
    SLICE_X44Y56.D       Tilo                  0.068   temp_96_LDC
                                                       count_256_douta_0[96]_AND_327_o1
    SLICE_X44Y56.CLK     net (fanout=2)        0.481   count_256_douta_0[96]_AND_327_o
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (0.405ns logic, 3.647ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.338ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_96_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.662ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_96_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO22 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y56.D3      net (fanout=2)        1.040   douta_0<96>
    SLICE_X44Y56.D       Tilo                  0.068   temp_96_LDC
                                                       count_256_douta_0[96]_AND_327_o1
    SLICE_X44Y56.CLK     net (fanout=2)        0.481   count_256_douta_0[96]_AND_327_o
    -------------------------------------------------  ---------------------------
    Total                                      3.662ns (2.141ns logic, 1.521ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_96_LDC = MAXDELAY TO TIMEGRP "TO_temp_96_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_96_LDC (SLICE_X44Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_96_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.292ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[96]_AND_327_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_96_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO22 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y56.D3      net (fanout=2)        0.519   douta_0<96>
    SLICE_X44Y56.DMUX    Tilo                  0.081   temp_96_LDC
                                                       count_256_douta_0[96]_AND_328_o1
    SLICE_X44Y56.SR      net (fanout=2)        0.184   count_256_douta_0[96]_AND_328_o
    SLICE_X44Y56.CLK     Tremck      (-Th)    -0.054   temp_96_LDC
                                                       temp_96_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (0.589ns logic, 0.703ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_96_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.059ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[96]_AND_327_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_96_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y56.D4      net (fanout=265)      1.643   count_256
    SLICE_X44Y56.DMUX    Tilo                  0.080   temp_96_LDC
                                                       count_256_douta_0[96]_AND_328_o1
    SLICE_X44Y56.SR      net (fanout=2)        0.184   count_256_douta_0[96]_AND_328_o
    SLICE_X44Y56.CLK     Tremck      (-Th)    -0.054   temp_96_LDC
                                                       temp_96_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (0.232ns logic, 1.827ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_96_LDC (SLICE_X44Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.209ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_96_LDC (LATCH)
  Data Path Delay:      1.209ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_96_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO22 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y56.D3      net (fanout=2)        0.519   douta_0<96>
    SLICE_X44Y56.D       Tilo                  0.034   temp_96_LDC
                                                       count_256_douta_0[96]_AND_327_o1
    SLICE_X44Y56.CLK     net (fanout=2)        0.202   count_256_douta_0[96]_AND_327_o
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.488ns logic, 0.721ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_96_LDC (SLICE_X44Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.977ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_96_LDC (LATCH)
  Data Path Delay:      1.977ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_96_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y56.D4      net (fanout=265)      1.643   count_256
    SLICE_X44Y56.D       Tilo                  0.034   temp_96_LDC
                                                       count_256_douta_0[96]_AND_327_o1
    SLICE_X44Y56.CLK     net (fanout=2)        0.202   count_256_douta_0[96]_AND_327_o
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (0.132ns logic, 1.845ns route)
                                                       (6.7% logic, 93.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_95_LDC = MAXDELAY TO TIMEGRP "TO_temp_95_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.502ns.
--------------------------------------------------------------------------------

Paths for end point temp_95_LDC (SLICE_X51Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_95_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[95]_AND_329_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y58.C5      net (fanout=265)      3.322   count_256
    SLICE_X47Y58.CMUX    Tilo                  0.191   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[95]_AND_330_o1
    SLICE_X51Y58.SR      net (fanout=2)        0.355   count_256_douta_0[95]_AND_330_o
    SLICE_X51Y58.CLK     Trck                  0.297   temp_95_LDC
                                                       temp_95_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (0.825ns logic, 3.677ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_95_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[95]_AND_329_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO21 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y58.C2      net (fanout=2)        1.014   douta_0<95>
    SLICE_X47Y58.CMUX    Tilo                  0.191   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[95]_AND_330_o1
    SLICE_X51Y58.SR      net (fanout=2)        0.355   count_256_douta_0[95]_AND_330_o
    SLICE_X51Y58.CLK     Trck                  0.297   temp_95_LDC
                                                       temp_95_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (2.561ns logic, 1.369ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_95_LDC (SLICE_X51Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.904ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_95_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.096ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y58.C5      net (fanout=265)      3.322   count_256
    SLICE_X47Y58.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[95]_AND_329_o1
    SLICE_X51Y58.CLK     net (fanout=2)        0.369   count_256_douta_0[95]_AND_329_o
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (0.405ns logic, 3.691ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.476ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_95_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.524ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO21 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y58.C2      net (fanout=2)        1.014   douta_0<95>
    SLICE_X47Y58.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[95]_AND_329_o1
    SLICE_X51Y58.CLK     net (fanout=2)        0.369   count_256_douta_0[95]_AND_329_o
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (2.141ns logic, 1.383ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_95_LDC = MAXDELAY TO TIMEGRP "TO_temp_95_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_95_LDC (SLICE_X51Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_95_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[95]_AND_329_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO21 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y58.C2      net (fanout=2)        0.505   douta_0<95>
    SLICE_X47Y58.CMUX    Tilo                  0.073   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[95]_AND_330_o1
    SLICE_X51Y58.SR      net (fanout=2)        0.136   count_256_douta_0[95]_AND_330_o
    SLICE_X51Y58.CLK     Tremck      (-Th)    -0.075   temp_95_LDC
                                                       temp_95_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.602ns logic, 0.641ns route)
                                                       (48.4% logic, 51.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_95_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[95]_AND_329_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y58.C5      net (fanout=265)      1.718   count_256
    SLICE_X47Y58.CMUX    Tilo                  0.077   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[95]_AND_330_o1
    SLICE_X51Y58.SR      net (fanout=2)        0.136   count_256_douta_0[95]_AND_330_o
    SLICE_X51Y58.CLK     Tremck      (-Th)    -0.075   temp_95_LDC
                                                       temp_95_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (0.250ns logic, 1.854ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_95_LDC (SLICE_X51Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.142ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_95_LDC (LATCH)
  Data Path Delay:      1.142ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO21 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y58.C2      net (fanout=2)        0.505   douta_0<95>
    SLICE_X47Y58.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[95]_AND_329_o1
    SLICE_X51Y58.CLK     net (fanout=2)        0.149   count_256_douta_0[95]_AND_329_o
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (0.488ns logic, 0.654ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_95_LDC (SLICE_X51Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.999ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_95_LDC (LATCH)
  Data Path Delay:      1.999ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y58.C5      net (fanout=265)      1.718   count_256
    SLICE_X47Y58.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[95]_AND_329_o1
    SLICE_X51Y58.CLK     net (fanout=2)        0.149   count_256_douta_0[95]_AND_329_o
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (0.132ns logic, 1.867ns route)
                                                       (6.6% logic, 93.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_94_LDC = MAXDELAY TO TIMEGRP "TO_temp_94_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.824ns.
--------------------------------------------------------------------------------

Paths for end point temp_94_LDC (SLICE_X31Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_94_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.824ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[94]_AND_331_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y56.B5      net (fanout=265)      3.077   count_256
    SLICE_X44Y56.BMUX    Tilo                  0.205   temp_96_LDC
                                                       count_256_douta_0[94]_AND_332_o1
    SLICE_X31Y56.SR      net (fanout=2)        0.908   count_256_douta_0[94]_AND_332_o
    SLICE_X31Y56.CLK     Trck                  0.297   temp_94_LDC
                                                       temp_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (0.839ns logic, 3.985ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_94_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[94]_AND_331_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO20 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y56.B1      net (fanout=2)        1.097   douta_0<94>
    SLICE_X44Y56.BMUX    Tilo                  0.205   temp_96_LDC
                                                       count_256_douta_0[94]_AND_332_o1
    SLICE_X31Y56.SR      net (fanout=2)        0.908   count_256_douta_0[94]_AND_332_o
    SLICE_X31Y56.CLK     Trck                  0.297   temp_94_LDC
                                                       temp_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (2.575ns logic, 2.005ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_94_LDC (SLICE_X31Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.751ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_94_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.249ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y56.B5      net (fanout=265)      3.077   count_256
    SLICE_X44Y56.B       Tilo                  0.068   temp_96_LDC
                                                       count_256_douta_0[94]_AND_331_o1
    SLICE_X31Y56.CLK     net (fanout=2)        0.767   count_256_douta_0[94]_AND_331_o
    -------------------------------------------------  ---------------------------
    Total                                      4.249ns (0.405ns logic, 3.844ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.995ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_94_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.005ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO20 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y56.B1      net (fanout=2)        1.097   douta_0<94>
    SLICE_X44Y56.B       Tilo                  0.068   temp_96_LDC
                                                       count_256_douta_0[94]_AND_331_o1
    SLICE_X31Y56.CLK     net (fanout=2)        0.767   count_256_douta_0[94]_AND_331_o
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (2.141ns logic, 1.864ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_94_LDC = MAXDELAY TO TIMEGRP "TO_temp_94_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_94_LDC (SLICE_X31Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_94_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.531ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[94]_AND_331_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO20 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y56.B1      net (fanout=2)        0.520   douta_0<94>
    SLICE_X44Y56.BMUX    Tilo                  0.079   temp_96_LDC
                                                       count_256_douta_0[94]_AND_332_o1
    SLICE_X31Y56.SR      net (fanout=2)        0.403   count_256_douta_0[94]_AND_332_o
    SLICE_X31Y56.CLK     Tremck      (-Th)    -0.075   temp_94_LDC
                                                       temp_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.608ns logic, 0.923ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_94_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.274ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[94]_AND_331_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y56.B5      net (fanout=265)      1.615   count_256
    SLICE_X44Y56.BMUX    Tilo                  0.083   temp_96_LDC
                                                       count_256_douta_0[94]_AND_332_o1
    SLICE_X31Y56.SR      net (fanout=2)        0.403   count_256_douta_0[94]_AND_332_o
    SLICE_X31Y56.CLK     Tremck      (-Th)    -0.075   temp_94_LDC
                                                       temp_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.256ns logic, 2.018ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_94_LDC (SLICE_X31Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.364ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_94_LDC (LATCH)
  Data Path Delay:      1.364ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO20 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y56.B1      net (fanout=2)        0.520   douta_0<94>
    SLICE_X44Y56.B       Tilo                  0.034   temp_96_LDC
                                                       count_256_douta_0[94]_AND_331_o1
    SLICE_X31Y56.CLK     net (fanout=2)        0.356   count_256_douta_0[94]_AND_331_o
    -------------------------------------------------  ---------------------------
    Total                                      1.364ns (0.488ns logic, 0.876ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_94_LDC (SLICE_X31Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.103ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_94_LDC (LATCH)
  Data Path Delay:      2.103ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y56.B5      net (fanout=265)      1.615   count_256
    SLICE_X44Y56.B       Tilo                  0.034   temp_96_LDC
                                                       count_256_douta_0[94]_AND_331_o1
    SLICE_X31Y56.CLK     net (fanout=2)        0.356   count_256_douta_0[94]_AND_331_o
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (0.132ns logic, 1.971ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_93_LDC = MAXDELAY TO TIMEGRP "TO_temp_93_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.069ns.
--------------------------------------------------------------------------------

Paths for end point temp_93_LDC (SLICE_X55Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_93_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.069ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[93]_AND_333_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X55Y57.D1      net (fanout=265)      3.764   count_256
    SLICE_X55Y57.DMUX    Tilo                  0.192   temp_93_LDC
                                                       count_256_douta_0[93]_AND_334_o1
    SLICE_X55Y57.SR      net (fanout=2)        0.479   count_256_douta_0[93]_AND_334_o
    SLICE_X55Y57.CLK     Trck                  0.297   temp_93_LDC
                                                       temp_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.069ns (0.826ns logic, 4.243ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_93_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.217ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[93]_AND_333_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO19 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X55Y57.D5      net (fanout=2)        1.177   douta_0<93>
    SLICE_X55Y57.DMUX    Tilo                  0.191   temp_93_LDC
                                                       count_256_douta_0[93]_AND_334_o1
    SLICE_X55Y57.SR      net (fanout=2)        0.479   count_256_douta_0[93]_AND_334_o
    SLICE_X55Y57.CLK     Trck                  0.297   temp_93_LDC
                                                       temp_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.217ns (2.561ns logic, 1.656ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_93_LDC (SLICE_X55Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.467ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_93_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.533ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X55Y57.D1      net (fanout=265)      3.764   count_256
    SLICE_X55Y57.D       Tilo                  0.068   temp_93_LDC
                                                       count_256_douta_0[93]_AND_333_o1
    SLICE_X55Y57.CLK     net (fanout=2)        0.364   count_256_douta_0[93]_AND_333_o
    -------------------------------------------------  ---------------------------
    Total                                      4.533ns (0.405ns logic, 4.128ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.318ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_93_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.682ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO19 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X55Y57.D5      net (fanout=2)        1.177   douta_0<93>
    SLICE_X55Y57.D       Tilo                  0.068   temp_93_LDC
                                                       count_256_douta_0[93]_AND_333_o1
    SLICE_X55Y57.CLK     net (fanout=2)        0.364   count_256_douta_0[93]_AND_333_o
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (2.141ns logic, 1.541ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_93_LDC = MAXDELAY TO TIMEGRP "TO_temp_93_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_93_LDC (SLICE_X55Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_93_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.378ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[93]_AND_333_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO19 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X55Y57.D5      net (fanout=2)        0.588   douta_0<93>
    SLICE_X55Y57.DMUX    Tilo                  0.078   temp_93_LDC
                                                       count_256_douta_0[93]_AND_334_o1
    SLICE_X55Y57.SR      net (fanout=2)        0.183   count_256_douta_0[93]_AND_334_o
    SLICE_X55Y57.CLK     Tremck      (-Th)    -0.075   temp_93_LDC
                                                       temp_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (0.607ns logic, 0.771ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_93_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.304ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[93]_AND_333_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X55Y57.D1      net (fanout=265)      1.874   count_256
    SLICE_X55Y57.DMUX    Tilo                  0.074   temp_93_LDC
                                                       count_256_douta_0[93]_AND_334_o1
    SLICE_X55Y57.SR      net (fanout=2)        0.183   count_256_douta_0[93]_AND_334_o
    SLICE_X55Y57.CLK     Tremck      (-Th)    -0.075   temp_93_LDC
                                                       temp_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.304ns (0.247ns logic, 2.057ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_93_LDC (SLICE_X55Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.223ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_93_LDC (LATCH)
  Data Path Delay:      1.223ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO19 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X55Y57.D5      net (fanout=2)        0.588   douta_0<93>
    SLICE_X55Y57.D       Tilo                  0.034   temp_93_LDC
                                                       count_256_douta_0[93]_AND_333_o1
    SLICE_X55Y57.CLK     net (fanout=2)        0.147   count_256_douta_0[93]_AND_333_o
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.488ns logic, 0.735ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_93_LDC (SLICE_X55Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.153ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_93_LDC (LATCH)
  Data Path Delay:      2.153ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X55Y57.D1      net (fanout=265)      1.874   count_256
    SLICE_X55Y57.D       Tilo                  0.034   temp_93_LDC
                                                       count_256_douta_0[93]_AND_333_o1
    SLICE_X55Y57.CLK     net (fanout=2)        0.147   count_256_douta_0[93]_AND_333_o
    -------------------------------------------------  ---------------------------
    Total                                      2.153ns (0.132ns logic, 2.021ns route)
                                                       (6.1% logic, 93.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_92_LDC = MAXDELAY TO TIMEGRP "TO_temp_92_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.590ns.
--------------------------------------------------------------------------------

Paths for end point temp_92_LDC (SLICE_X31Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_92_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[92]_AND_335_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y58.C5      net (fanout=265)      3.100   count_256
    SLICE_X41Y58.CMUX    Tilo                  0.191   empty_1
                                                       count_256_douta_0[92]_AND_336_o1
    SLICE_X31Y59.SR      net (fanout=2)        0.665   count_256_douta_0[92]_AND_336_o
    SLICE_X31Y59.CLK     Trck                  0.297   temp_92_LDC
                                                       temp_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (0.825ns logic, 3.765ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_92_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[92]_AND_335_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO18 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y58.C4      net (fanout=2)        0.755   douta_0<92>
    SLICE_X41Y58.CMUX    Tilo                  0.186   empty_1
                                                       count_256_douta_0[92]_AND_336_o1
    SLICE_X31Y59.SR      net (fanout=2)        0.665   count_256_douta_0[92]_AND_336_o
    SLICE_X31Y59.CLK     Trck                  0.297   temp_92_LDC
                                                       temp_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (2.556ns logic, 1.420ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_92_LDC (SLICE_X31Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.794ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_92_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y58.C5      net (fanout=265)      3.100   count_256
    SLICE_X41Y58.C       Tilo                  0.068   empty_1
                                                       count_256_douta_0[92]_AND_335_o1
    SLICE_X31Y59.CLK     net (fanout=2)        0.701   count_256_douta_0[92]_AND_335_o
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (0.405ns logic, 3.801ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.403ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_92_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO18 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y58.C4      net (fanout=2)        0.755   douta_0<92>
    SLICE_X41Y58.C       Tilo                  0.068   empty_1
                                                       count_256_douta_0[92]_AND_335_o1
    SLICE_X31Y59.CLK     net (fanout=2)        0.701   count_256_douta_0[92]_AND_335_o
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (2.141ns logic, 1.456ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_92_LDC = MAXDELAY TO TIMEGRP "TO_temp_92_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_92_LDC (SLICE_X31Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_92_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.269ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[92]_AND_335_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO18 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y58.C4      net (fanout=2)        0.385   douta_0<92>
    SLICE_X41Y58.CMUX    Tilo                  0.077   empty_1
                                                       count_256_douta_0[92]_AND_336_o1
    SLICE_X31Y59.SR      net (fanout=2)        0.278   count_256_douta_0[92]_AND_336_o
    SLICE_X31Y59.CLK     Tremck      (-Th)    -0.075   temp_92_LDC
                                                       temp_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (0.606ns logic, 0.663ns route)
                                                       (47.8% logic, 52.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_92_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.107ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[92]_AND_335_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y58.C5      net (fanout=265)      1.579   count_256
    SLICE_X41Y58.CMUX    Tilo                  0.077   empty_1
                                                       count_256_douta_0[92]_AND_336_o1
    SLICE_X31Y59.SR      net (fanout=2)        0.278   count_256_douta_0[92]_AND_336_o
    SLICE_X31Y59.CLK     Tremck      (-Th)    -0.075   temp_92_LDC
                                                       temp_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (0.250ns logic, 1.857ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_92_LDC (SLICE_X31Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.186ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_92_LDC (LATCH)
  Data Path Delay:      1.186ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO18 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y58.C4      net (fanout=2)        0.385   douta_0<92>
    SLICE_X41Y58.C       Tilo                  0.034   empty_1
                                                       count_256_douta_0[92]_AND_335_o1
    SLICE_X31Y59.CLK     net (fanout=2)        0.313   count_256_douta_0[92]_AND_335_o
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.488ns logic, 0.698ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_92_LDC (SLICE_X31Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.024ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_92_LDC (LATCH)
  Data Path Delay:      2.024ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y58.C5      net (fanout=265)      1.579   count_256
    SLICE_X41Y58.C       Tilo                  0.034   empty_1
                                                       count_256_douta_0[92]_AND_335_o1
    SLICE_X31Y59.CLK     net (fanout=2)        0.313   count_256_douta_0[92]_AND_335_o
    -------------------------------------------------  ---------------------------
    Total                                      2.024ns (0.132ns logic, 1.892ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_90_LDC = MAXDELAY TO TIMEGRP "TO_temp_90_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.237ns.
--------------------------------------------------------------------------------

Paths for end point temp_90_LDC (SLICE_X23Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_90_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.237ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[90]_AND_339_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y56.C2      net (fanout=265)      3.347   count_256
    SLICE_X45Y56.CMUX    Tilo                  0.191   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[90]_AND_340_o1
    SLICE_X23Y56.SR      net (fanout=2)        1.065   count_256_douta_0[90]_AND_340_o
    SLICE_X23Y56.CLK     Trck                  0.297   temp_90_LDC
                                                       temp_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.237ns (0.825ns logic, 4.412ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_90_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[90]_AND_339_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO16 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y56.C3      net (fanout=2)        0.886   douta_0<90>
    SLICE_X45Y56.CMUX    Tilo                  0.179   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[90]_AND_340_o1
    SLICE_X23Y56.SR      net (fanout=2)        1.065   count_256_douta_0[90]_AND_340_o
    SLICE_X23Y56.CLK     Trck                  0.297   temp_90_LDC
                                                       temp_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.500ns (2.549ns logic, 1.951ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_90_LDC (SLICE_X23Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.300ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_90_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y56.C2      net (fanout=265)      3.347   count_256
    SLICE_X45Y56.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[90]_AND_339_o1
    SLICE_X23Y56.CLK     net (fanout=2)        0.948   count_256_douta_0[90]_AND_339_o
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (0.405ns logic, 4.295ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.025ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_90_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.975ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO16 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y56.C3      net (fanout=2)        0.886   douta_0<90>
    SLICE_X45Y56.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[90]_AND_339_o1
    SLICE_X23Y56.CLK     net (fanout=2)        0.948   count_256_douta_0[90]_AND_339_o
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (2.141ns logic, 1.834ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_90_LDC = MAXDELAY TO TIMEGRP "TO_temp_90_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_90_LDC (SLICE_X23Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_90_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.542ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[90]_AND_339_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO16 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y56.C3      net (fanout=2)        0.458   douta_0<90>
    SLICE_X45Y56.CMUX    Tilo                  0.078   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[90]_AND_340_o1
    SLICE_X23Y56.SR      net (fanout=2)        0.477   count_256_douta_0[90]_AND_340_o
    SLICE_X23Y56.CLK     Tremck      (-Th)    -0.075   temp_90_LDC
                                                       temp_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (0.607ns logic, 0.935ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_90_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.429ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[90]_AND_339_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y56.C2      net (fanout=265)      1.706   count_256
    SLICE_X45Y56.CMUX    Tilo                  0.073   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[90]_AND_340_o1
    SLICE_X23Y56.SR      net (fanout=2)        0.477   count_256_douta_0[90]_AND_340_o
    SLICE_X23Y56.CLK     Tremck      (-Th)    -0.075   temp_90_LDC
                                                       temp_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.246ns logic, 2.183ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_90_LDC (SLICE_X23Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.398ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_90_LDC (LATCH)
  Data Path Delay:      1.398ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO16 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y56.C3      net (fanout=2)        0.458   douta_0<90>
    SLICE_X45Y56.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[90]_AND_339_o1
    SLICE_X23Y56.CLK     net (fanout=2)        0.452   count_256_douta_0[90]_AND_339_o
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.488ns logic, 0.910ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_90_LDC (SLICE_X23Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.290ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_90_LDC (LATCH)
  Data Path Delay:      2.290ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y56.C2      net (fanout=265)      1.706   count_256
    SLICE_X45Y56.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[90]_AND_339_o1
    SLICE_X23Y56.CLK     net (fanout=2)        0.452   count_256_douta_0[90]_AND_339_o
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (0.132ns logic, 2.158ns route)
                                                       (5.8% logic, 94.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_91_LDC = MAXDELAY TO TIMEGRP "TO_temp_91_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.537ns.
--------------------------------------------------------------------------------

Paths for end point temp_91_LDC (SLICE_X37Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_91_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[91]_AND_337_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X36Y57.B1      net (fanout=265)      3.340   count_256
    SLICE_X36Y57.BMUX    Tilo                  0.205   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[91]_AND_338_o1
    SLICE_X37Y58.SR      net (fanout=2)        0.358   count_256_douta_0[91]_AND_338_o
    SLICE_X37Y58.CLK     Trck                  0.297   temp_91_LDC
                                                       temp_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.537ns (0.839ns logic, 3.698ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_91_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.733ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[91]_AND_337_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO17 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y57.B2      net (fanout=2)        0.800   douta_0<91>
    SLICE_X36Y57.BMUX    Tilo                  0.205   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[91]_AND_338_o1
    SLICE_X37Y58.SR      net (fanout=2)        0.358   count_256_douta_0[91]_AND_338_o
    SLICE_X37Y58.CLK     Trck                  0.297   temp_91_LDC
                                                       temp_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.733ns (2.575ns logic, 1.158ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_91_LDC (SLICE_X37Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.897ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_91_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.103ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X36Y57.B1      net (fanout=265)      3.340   count_256
    SLICE_X36Y57.B       Tilo                  0.068   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[91]_AND_337_o1
    SLICE_X37Y58.CLK     net (fanout=2)        0.358   count_256_douta_0[91]_AND_337_o
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (0.405ns logic, 3.698ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.701ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_91_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO17 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y57.B2      net (fanout=2)        0.800   douta_0<91>
    SLICE_X36Y57.B       Tilo                  0.068   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[91]_AND_337_o1
    SLICE_X37Y58.CLK     net (fanout=2)        0.358   count_256_douta_0[91]_AND_337_o
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (2.141ns logic, 1.158ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_91_LDC = MAXDELAY TO TIMEGRP "TO_temp_91_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_91_LDC (SLICE_X37Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_91_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.119ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[91]_AND_337_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO17 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y57.B2      net (fanout=2)        0.374   douta_0<91>
    SLICE_X36Y57.BMUX    Tilo                  0.079   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[91]_AND_338_o1
    SLICE_X37Y58.SR      net (fanout=2)        0.137   count_256_douta_0[91]_AND_338_o
    SLICE_X37Y58.CLK     Tremck      (-Th)    -0.075   temp_91_LDC
                                                       temp_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.608ns logic, 0.511ns route)
                                                       (54.3% logic, 45.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_91_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.030ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[91]_AND_337_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X36Y57.B1      net (fanout=265)      1.641   count_256
    SLICE_X36Y57.BMUX    Tilo                  0.079   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[91]_AND_338_o1
    SLICE_X37Y58.SR      net (fanout=2)        0.137   count_256_douta_0[91]_AND_338_o
    SLICE_X37Y58.CLK     Tremck      (-Th)    -0.075   temp_91_LDC
                                                       temp_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.252ns logic, 1.778ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_91_LDC (SLICE_X37Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.007ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_91_LDC (LATCH)
  Data Path Delay:      1.007ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO17 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y57.B2      net (fanout=2)        0.374   douta_0<91>
    SLICE_X36Y57.B       Tilo                  0.034   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[91]_AND_337_o1
    SLICE_X37Y58.CLK     net (fanout=2)        0.145   count_256_douta_0[91]_AND_337_o
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.488ns logic, 0.519ns route)
                                                       (48.5% logic, 51.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_91_LDC (SLICE_X37Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.918ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_91_LDC (LATCH)
  Data Path Delay:      1.918ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X36Y57.B1      net (fanout=265)      1.641   count_256
    SLICE_X36Y57.B       Tilo                  0.034   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[91]_AND_337_o1
    SLICE_X37Y58.CLK     net (fanout=2)        0.145   count_256_douta_0[91]_AND_337_o
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (0.132ns logic, 1.786ns route)
                                                       (6.9% logic, 93.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_89_LDC = MAXDELAY TO TIMEGRP "TO_temp_89_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.317ns.
--------------------------------------------------------------------------------

Paths for end point temp_89_LDC (SLICE_X66Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_89_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[89]_AND_341_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X66Y58.A4      net (fanout=265)      4.118   count_256
    SLICE_X66Y58.AMUX    Tilo                  0.186   temp_89_LDC
                                                       count_256_douta_0[89]_AND_342_o1
    SLICE_X66Y58.SR      net (fanout=2)        0.379   count_256_douta_0[89]_AND_342_o
    SLICE_X66Y58.CLK     Trck                  0.297   temp_89_LDC
                                                       temp_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (0.820ns logic, 4.497ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_89_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[89]_AND_341_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP1Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X66Y58.A5      net (fanout=2)        1.654   douta_0<89>
    SLICE_X66Y58.AMUX    Tilo                  0.193   temp_89_LDC
                                                       count_256_douta_0[89]_AND_342_o1
    SLICE_X66Y58.SR      net (fanout=2)        0.379   count_256_douta_0[89]_AND_342_o
    SLICE_X66Y58.CLK     Trck                  0.297   temp_89_LDC
                                                       temp_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (2.563ns logic, 2.033ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_89_LDC (SLICE_X66Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.997ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_89_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.003ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X66Y58.A4      net (fanout=265)      4.118   count_256
    SLICE_X66Y58.A       Tilo                  0.068   temp_89_LDC
                                                       count_256_douta_0[89]_AND_341_o1
    SLICE_X66Y58.CLK     net (fanout=2)        0.480   count_256_douta_0[89]_AND_341_o
    -------------------------------------------------  ---------------------------
    Total                                      5.003ns (0.405ns logic, 4.598ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.725ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_89_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.275ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP1Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X66Y58.A5      net (fanout=2)        1.654   douta_0<89>
    SLICE_X66Y58.A       Tilo                  0.068   temp_89_LDC
                                                       count_256_douta_0[89]_AND_341_o1
    SLICE_X66Y58.CLK     net (fanout=2)        0.480   count_256_douta_0[89]_AND_341_o
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (2.141ns logic, 2.134ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_89_LDC = MAXDELAY TO TIMEGRP "TO_temp_89_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_89_LDC (SLICE_X66Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_89_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.645ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[89]_AND_341_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP1Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X66Y58.A5      net (fanout=2)        0.891   douta_0<89>
    SLICE_X66Y58.AMUX    Tilo                  0.078   temp_89_LDC
                                                       count_256_douta_0[89]_AND_342_o1
    SLICE_X66Y58.SR      net (fanout=2)        0.147   count_256_douta_0[89]_AND_342_o
    SLICE_X66Y58.CLK     Tremck      (-Th)    -0.075   temp_89_LDC
                                                       temp_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (0.607ns logic, 1.038ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_89_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.603ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[89]_AND_341_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X66Y58.A4      net (fanout=265)      2.205   count_256
    SLICE_X66Y58.AMUX    Tilo                  0.078   temp_89_LDC
                                                       count_256_douta_0[89]_AND_342_o1
    SLICE_X66Y58.SR      net (fanout=2)        0.147   count_256_douta_0[89]_AND_342_o
    SLICE_X66Y58.CLK     Tremck      (-Th)    -0.075   temp_89_LDC
                                                       temp_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (0.251ns logic, 2.352ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_89_LDC (SLICE_X66Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.574ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_89_LDC (LATCH)
  Data Path Delay:      1.574ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP1Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X66Y58.A5      net (fanout=2)        0.891   douta_0<89>
    SLICE_X66Y58.A       Tilo                  0.034   temp_89_LDC
                                                       count_256_douta_0[89]_AND_341_o1
    SLICE_X66Y58.CLK     net (fanout=2)        0.195   count_256_douta_0[89]_AND_341_o
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (0.488ns logic, 1.086ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_89_LDC (SLICE_X66Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.532ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_89_LDC (LATCH)
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X66Y58.A4      net (fanout=265)      2.205   count_256
    SLICE_X66Y58.A       Tilo                  0.034   temp_89_LDC
                                                       count_256_douta_0[89]_AND_341_o1
    SLICE_X66Y58.CLK     net (fanout=2)        0.195   count_256_douta_0[89]_AND_341_o
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (0.132ns logic, 2.400ns route)
                                                       (5.2% logic, 94.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_88_LDC = MAXDELAY TO TIMEGRP "TO_temp_88_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.674ns.
--------------------------------------------------------------------------------

Paths for end point temp_88_LDC (SLICE_X29Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_88_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[88]_AND_343_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y58.B1      net (fanout=265)      3.337   count_256
    SLICE_X37Y58.BMUX    Tilo                  0.197   temp_91_LDC
                                                       count_256_douta_0[88]_AND_344_o1
    SLICE_X29Y58.SR      net (fanout=2)        0.506   count_256_douta_0[88]_AND_344_o
    SLICE_X29Y58.CLK     Trck                  0.297   temp_88_LDC
                                                       temp_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (0.831ns logic, 3.843ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_88_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[88]_AND_343_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO15 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y58.B2      net (fanout=2)        0.926   douta_0<88>
    SLICE_X37Y58.BMUX    Tilo                  0.197   temp_91_LDC
                                                       count_256_douta_0[88]_AND_344_o1
    SLICE_X29Y58.SR      net (fanout=2)        0.506   count_256_douta_0[88]_AND_344_o
    SLICE_X29Y58.CLK     Trck                  0.297   temp_88_LDC
                                                       temp_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (2.567ns logic, 1.432ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_88_LDC (SLICE_X29Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.778ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_88_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y58.B1      net (fanout=265)      3.337   count_256
    SLICE_X37Y58.B       Tilo                  0.068   temp_91_LDC
                                                       count_256_douta_0[88]_AND_343_o1
    SLICE_X29Y58.CLK     net (fanout=2)        0.480   count_256_douta_0[88]_AND_343_o
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (0.405ns logic, 3.817ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.453ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_88_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.547ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO15 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y58.B2      net (fanout=2)        0.926   douta_0<88>
    SLICE_X37Y58.B       Tilo                  0.068   temp_91_LDC
                                                       count_256_douta_0[88]_AND_343_o1
    SLICE_X29Y58.CLK     net (fanout=2)        0.480   count_256_douta_0[88]_AND_343_o
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (2.141ns logic, 1.406ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_88_LDC = MAXDELAY TO TIMEGRP "TO_temp_88_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_88_LDC (SLICE_X29Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_88_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.227ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[88]_AND_343_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO15 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y58.B2      net (fanout=2)        0.429   douta_0<88>
    SLICE_X37Y58.BMUX    Tilo                  0.075   temp_91_LDC
                                                       count_256_douta_0[88]_AND_344_o1
    SLICE_X29Y58.SR      net (fanout=2)        0.194   count_256_douta_0[88]_AND_344_o
    SLICE_X29Y58.CLK     Tremck      (-Th)    -0.075   temp_88_LDC
                                                       temp_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.604ns logic, 0.623ns route)
                                                       (49.2% logic, 50.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_88_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[88]_AND_343_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y58.B1      net (fanout=265)      1.642   count_256
    SLICE_X37Y58.BMUX    Tilo                  0.075   temp_91_LDC
                                                       count_256_douta_0[88]_AND_344_o1
    SLICE_X29Y58.SR      net (fanout=2)        0.194   count_256_douta_0[88]_AND_344_o
    SLICE_X29Y58.CLK     Tremck      (-Th)    -0.075   temp_88_LDC
                                                       temp_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (0.248ns logic, 1.836ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_88_LDC (SLICE_X29Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.111ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_88_LDC (LATCH)
  Data Path Delay:      1.111ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO15 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y58.B2      net (fanout=2)        0.429   douta_0<88>
    SLICE_X37Y58.B       Tilo                  0.034   temp_91_LDC
                                                       count_256_douta_0[88]_AND_343_o1
    SLICE_X29Y58.CLK     net (fanout=2)        0.194   count_256_douta_0[88]_AND_343_o
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.488ns logic, 0.623ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_88_LDC (SLICE_X29Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.968ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_88_LDC (LATCH)
  Data Path Delay:      1.968ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y58.B1      net (fanout=265)      1.642   count_256
    SLICE_X37Y58.B       Tilo                  0.034   temp_91_LDC
                                                       count_256_douta_0[88]_AND_343_o1
    SLICE_X29Y58.CLK     net (fanout=2)        0.194   count_256_douta_0[88]_AND_343_o
    -------------------------------------------------  ---------------------------
    Total                                      1.968ns (0.132ns logic, 1.836ns route)
                                                       (6.7% logic, 93.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_87_LDC = MAXDELAY TO TIMEGRP "TO_temp_87_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.762ns.
--------------------------------------------------------------------------------

Paths for end point temp_87_LDC (SLICE_X50Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_87_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[87]_AND_345_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y58.D1      net (fanout=265)      3.605   count_256
    SLICE_X47Y58.DMUX    Tilo                  0.192   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[87]_AND_346_o1
    SLICE_X50Y58.SR      net (fanout=2)        0.374   count_256_douta_0[87]_AND_346_o
    SLICE_X50Y58.CLK     Trck                  0.254   temp_87_LDC
                                                       temp_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.762ns (0.783ns logic, 3.979ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_87_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.651ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[87]_AND_345_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO14 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y58.D5      net (fanout=2)        0.759   douta_0<87>
    SLICE_X47Y58.DMUX    Tilo                  0.191   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[87]_AND_346_o1
    SLICE_X50Y58.SR      net (fanout=2)        0.374   count_256_douta_0[87]_AND_346_o
    SLICE_X50Y58.CLK     Trck                  0.254   temp_87_LDC
                                                       temp_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (2.518ns logic, 1.133ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_87_LDC (SLICE_X50Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.513ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_87_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.487ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y58.D1      net (fanout=265)      3.605   count_256
    SLICE_X47Y58.D       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[87]_AND_345_o1
    SLICE_X50Y58.CLK     net (fanout=2)        0.477   count_256_douta_0[87]_AND_345_o
    -------------------------------------------------  ---------------------------
    Total                                      4.487ns (0.405ns logic, 4.082ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.623ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_87_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.377ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO14 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y58.D5      net (fanout=2)        0.759   douta_0<87>
    SLICE_X47Y58.D       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[87]_AND_345_o1
    SLICE_X50Y58.CLK     net (fanout=2)        0.477   count_256_douta_0[87]_AND_345_o
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (2.141ns logic, 1.236ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_87_LDC = MAXDELAY TO TIMEGRP "TO_temp_87_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_87_LDC (SLICE_X50Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_87_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.150ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[87]_AND_345_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO14 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y58.D5      net (fanout=2)        0.420   douta_0<87>
    SLICE_X47Y58.DMUX    Tilo                  0.078   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[87]_AND_346_o1
    SLICE_X50Y58.SR      net (fanout=2)        0.144   count_256_douta_0[87]_AND_346_o
    SLICE_X50Y58.CLK     Tremck      (-Th)    -0.054   temp_87_LDC
                                                       temp_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (0.586ns logic, 0.564ns route)
                                                       (51.0% logic, 49.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_87_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.184ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[87]_AND_345_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y58.D1      net (fanout=265)      1.814   count_256
    SLICE_X47Y58.DMUX    Tilo                  0.074   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[87]_AND_346_o1
    SLICE_X50Y58.SR      net (fanout=2)        0.144   count_256_douta_0[87]_AND_346_o
    SLICE_X50Y58.CLK     Tremck      (-Th)    -0.054   temp_87_LDC
                                                       temp_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (0.226ns logic, 1.958ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_87_LDC (SLICE_X50Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.100ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_87_LDC (LATCH)
  Data Path Delay:      1.100ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO14 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y58.D5      net (fanout=2)        0.420   douta_0<87>
    SLICE_X47Y58.D       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[87]_AND_345_o1
    SLICE_X50Y58.CLK     net (fanout=2)        0.192   count_256_douta_0[87]_AND_345_o
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (0.488ns logic, 0.612ns route)
                                                       (44.4% logic, 55.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_87_LDC (SLICE_X50Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.138ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_87_LDC (LATCH)
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y58.D1      net (fanout=265)      1.814   count_256
    SLICE_X47Y58.D       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<99>
                                                       count_256_douta_0[87]_AND_345_o1
    SLICE_X50Y58.CLK     net (fanout=2)        0.192   count_256_douta_0[87]_AND_345_o
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.132ns logic, 2.006ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_86_LDC = MAXDELAY TO TIMEGRP "TO_temp_86_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.309ns.
--------------------------------------------------------------------------------

Paths for end point temp_86_LDC (SLICE_X25Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_86_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[86]_AND_347_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y56.B2      net (fanout=265)      3.358   count_256
    SLICE_X45Y56.BMUX    Tilo                  0.197   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[86]_AND_348_o1
    SLICE_X25Y56.SR      net (fanout=2)        1.120   count_256_douta_0[86]_AND_348_o
    SLICE_X25Y56.CLK     Trck                  0.297   temp_86_LDC
                                                       temp_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.309ns (0.831ns logic, 4.478ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_86_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[86]_AND_347_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO13 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y56.B5      net (fanout=2)        0.844   douta_0<86>
    SLICE_X45Y56.BMUX    Tilo                  0.196   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[86]_AND_348_o1
    SLICE_X25Y56.SR      net (fanout=2)        1.120   count_256_douta_0[86]_AND_348_o
    SLICE_X25Y56.CLK     Trck                  0.297   temp_86_LDC
                                                       temp_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (2.566ns logic, 1.964ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_86_LDC (SLICE_X25Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.367ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_86_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.633ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y56.B2      net (fanout=265)      3.358   count_256
    SLICE_X45Y56.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[86]_AND_347_o1
    SLICE_X25Y56.CLK     net (fanout=2)        0.870   count_256_douta_0[86]_AND_347_o
    -------------------------------------------------  ---------------------------
    Total                                      4.633ns (0.405ns logic, 4.228ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.145ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_86_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO13 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y56.B5      net (fanout=2)        0.844   douta_0<86>
    SLICE_X45Y56.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[86]_AND_347_o1
    SLICE_X25Y56.CLK     net (fanout=2)        0.870   count_256_douta_0[86]_AND_347_o
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (2.141ns logic, 1.714ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_86_LDC = MAXDELAY TO TIMEGRP "TO_temp_86_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_86_LDC (SLICE_X25Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_86_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.533ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[86]_AND_347_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO13 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y56.B5      net (fanout=2)        0.444   douta_0<86>
    SLICE_X45Y56.BMUX    Tilo                  0.079   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[86]_AND_348_o1
    SLICE_X25Y56.SR      net (fanout=2)        0.481   count_256_douta_0[86]_AND_348_o
    SLICE_X25Y56.CLK     Tremck      (-Th)    -0.075   temp_86_LDC
                                                       temp_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.608ns logic, 0.925ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_86_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.438ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[86]_AND_347_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y56.B2      net (fanout=265)      1.709   count_256
    SLICE_X45Y56.BMUX    Tilo                  0.075   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[86]_AND_348_o1
    SLICE_X25Y56.SR      net (fanout=2)        0.481   count_256_douta_0[86]_AND_348_o
    SLICE_X25Y56.CLK     Tremck      (-Th)    -0.075   temp_86_LDC
                                                       temp_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (0.248ns logic, 2.190ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_86_LDC (SLICE_X25Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.322ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_86_LDC (LATCH)
  Data Path Delay:      1.322ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO13 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y56.B5      net (fanout=2)        0.444   douta_0<86>
    SLICE_X45Y56.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[86]_AND_347_o1
    SLICE_X25Y56.CLK     net (fanout=2)        0.390   count_256_douta_0[86]_AND_347_o
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.488ns logic, 0.834ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_86_LDC (SLICE_X25Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.231ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_86_LDC (LATCH)
  Data Path Delay:      2.231ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y56.B2      net (fanout=265)      1.709   count_256
    SLICE_X45Y56.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[86]_AND_347_o1
    SLICE_X25Y56.CLK     net (fanout=2)        0.390   count_256_douta_0[86]_AND_347_o
    -------------------------------------------------  ---------------------------
    Total                                      2.231ns (0.132ns logic, 2.099ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_85_LDC = MAXDELAY TO TIMEGRP "TO_temp_85_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.806ns.
--------------------------------------------------------------------------------

Paths for end point temp_85_LDC (SLICE_X63Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_85_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.806ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[85]_AND_349_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X62Y56.D5      net (fanout=265)      3.740   count_256
    SLICE_X62Y56.DMUX    Tilo                  0.191   temp_85_C_85
                                                       count_256_douta_0[85]_AND_350_o1
    SLICE_X63Y56.SR      net (fanout=2)        0.241   count_256_douta_0[85]_AND_350_o
    SLICE_X63Y56.CLK     Trck                  0.297   temp_85_LDC
                                                       temp_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.806ns (0.825ns logic, 3.981ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_85_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.196ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[85]_AND_349_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO12 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X62Y56.D3      net (fanout=2)        1.404   douta_0<85>
    SLICE_X62Y56.DMUX    Tilo                  0.181   temp_85_C_85
                                                       count_256_douta_0[85]_AND_350_o1
    SLICE_X63Y56.SR      net (fanout=2)        0.241   count_256_douta_0[85]_AND_350_o
    SLICE_X63Y56.CLK     Trck                  0.297   temp_85_LDC
                                                       temp_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.196ns (2.551ns logic, 1.645ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_85_LDC (SLICE_X63Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.385ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_85_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.615ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X62Y56.D5      net (fanout=265)      3.740   count_256
    SLICE_X62Y56.D       Tilo                  0.068   temp_85_C_85
                                                       count_256_douta_0[85]_AND_349_o1
    SLICE_X63Y56.CLK     net (fanout=2)        0.470   count_256_douta_0[85]_AND_349_o
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (0.405ns logic, 4.210ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.985ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_85_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO12 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X62Y56.D3      net (fanout=2)        1.404   douta_0<85>
    SLICE_X62Y56.D       Tilo                  0.068   temp_85_C_85
                                                       count_256_douta_0[85]_AND_349_o1
    SLICE_X63Y56.CLK     net (fanout=2)        0.470   count_256_douta_0[85]_AND_349_o
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (2.141ns logic, 1.874ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_85_LDC = MAXDELAY TO TIMEGRP "TO_temp_85_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_85_LDC (SLICE_X63Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_85_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.399ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[85]_AND_349_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO12 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X62Y56.D3      net (fanout=2)        0.700   douta_0<85>
    SLICE_X62Y56.DMUX    Tilo                  0.078   temp_85_C_85
                                                       count_256_douta_0[85]_AND_350_o1
    SLICE_X63Y56.SR      net (fanout=2)        0.092   count_256_douta_0[85]_AND_350_o
    SLICE_X63Y56.CLK     Tremck      (-Th)    -0.075   temp_85_LDC
                                                       temp_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.607ns logic, 0.792ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_85_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.273ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[85]_AND_349_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X62Y56.D5      net (fanout=265)      1.930   count_256
    SLICE_X62Y56.DMUX    Tilo                  0.078   temp_85_C_85
                                                       count_256_douta_0[85]_AND_350_o1
    SLICE_X63Y56.SR      net (fanout=2)        0.092   count_256_douta_0[85]_AND_350_o
    SLICE_X63Y56.CLK     Tremck      (-Th)    -0.075   temp_85_LDC
                                                       temp_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (0.251ns logic, 2.022ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_85_LDC (SLICE_X63Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.379ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_85_LDC (LATCH)
  Data Path Delay:      1.379ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO12 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X62Y56.D3      net (fanout=2)        0.700   douta_0<85>
    SLICE_X62Y56.D       Tilo                  0.034   temp_85_C_85
                                                       count_256_douta_0[85]_AND_349_o1
    SLICE_X63Y56.CLK     net (fanout=2)        0.191   count_256_douta_0[85]_AND_349_o
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (0.488ns logic, 0.891ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_85_LDC (SLICE_X63Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.253ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_85_LDC (LATCH)
  Data Path Delay:      2.253ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X62Y56.D5      net (fanout=265)      1.930   count_256
    SLICE_X62Y56.D       Tilo                  0.034   temp_85_C_85
                                                       count_256_douta_0[85]_AND_349_o1
    SLICE_X63Y56.CLK     net (fanout=2)        0.191   count_256_douta_0[85]_AND_349_o
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (0.132ns logic, 2.121ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_84_LDC = MAXDELAY TO TIMEGRP "TO_temp_84_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.752ns.
--------------------------------------------------------------------------------

Paths for end point temp_84_LDC (SLICE_X23Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_84_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[84]_AND_351_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X36Y58.B3      net (fanout=265)      3.214   count_256
    SLICE_X36Y58.BMUX    Tilo                  0.198   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[84]_AND_352_o1
    SLICE_X23Y58.SR      net (fanout=2)        0.706   count_256_douta_0[84]_AND_352_o
    SLICE_X23Y58.CLK     Trck                  0.297   temp_84_LDC
                                                       temp_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (0.832ns logic, 3.920ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_84_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[84]_AND_351_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO11 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y58.B5      net (fanout=2)        0.639   douta_0<84>
    SLICE_X36Y58.BMUX    Tilo                  0.205   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[84]_AND_352_o1
    SLICE_X23Y58.SR      net (fanout=2)        0.706   count_256_douta_0[84]_AND_352_o
    SLICE_X23Y58.CLK     Trck                  0.297   temp_84_LDC
                                                       temp_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.920ns (2.575ns logic, 1.345ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_84_LDC (SLICE_X23Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.570ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_84_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.430ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X36Y58.B3      net (fanout=265)      3.214   count_256
    SLICE_X36Y58.B       Tilo                  0.068   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[84]_AND_351_o1
    SLICE_X23Y58.CLK     net (fanout=2)        0.811   count_256_douta_0[84]_AND_351_o
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (0.405ns logic, 4.025ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.409ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_84_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO11 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y58.B5      net (fanout=2)        0.639   douta_0<84>
    SLICE_X36Y58.B       Tilo                  0.068   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[84]_AND_351_o1
    SLICE_X23Y58.CLK     net (fanout=2)        0.811   count_256_douta_0[84]_AND_351_o
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (2.141ns logic, 1.450ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_84_LDC = MAXDELAY TO TIMEGRP "TO_temp_84_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_84_LDC (SLICE_X23Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_84_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[84]_AND_351_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO11 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y58.B5      net (fanout=2)        0.328   douta_0<84>
    SLICE_X36Y58.BMUX    Tilo                  0.083   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[84]_AND_352_o1
    SLICE_X23Y58.SR      net (fanout=2)        0.298   count_256_douta_0[84]_AND_352_o
    SLICE_X23Y58.CLK     Tremck      (-Th)    -0.075   temp_84_LDC
                                                       temp_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.612ns logic, 0.626ns route)
                                                       (49.4% logic, 50.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_84_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[84]_AND_351_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X36Y58.B3      net (fanout=265)      1.601   count_256
    SLICE_X36Y58.BMUX    Tilo                  0.083   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[84]_AND_352_o1
    SLICE_X23Y58.SR      net (fanout=2)        0.298   count_256_douta_0[84]_AND_352_o
    SLICE_X23Y58.CLK     Tremck      (-Th)    -0.075   temp_84_LDC
                                                       temp_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (0.256ns logic, 1.899ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_84_LDC (SLICE_X23Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.165ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_84_LDC (LATCH)
  Data Path Delay:      1.165ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO11 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X36Y58.B5      net (fanout=2)        0.328   douta_0<84>
    SLICE_X36Y58.B       Tilo                  0.034   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[84]_AND_351_o1
    SLICE_X23Y58.CLK     net (fanout=2)        0.349   count_256_douta_0[84]_AND_351_o
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (0.488ns logic, 0.677ns route)
                                                       (41.9% logic, 58.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_84_LDC (SLICE_X23Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.082ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_84_LDC (LATCH)
  Data Path Delay:      2.082ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X36Y58.B3      net (fanout=265)      1.601   count_256
    SLICE_X36Y58.B       Tilo                  0.034   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       count_256_douta_0[84]_AND_351_o1
    SLICE_X23Y58.CLK     net (fanout=2)        0.349   count_256_douta_0[84]_AND_351_o
    -------------------------------------------------  ---------------------------
    Total                                      2.082ns (0.132ns logic, 1.950ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_83_LDC = MAXDELAY TO TIMEGRP "TO_temp_83_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.741ns.
--------------------------------------------------------------------------------

Paths for end point temp_83_LDC (SLICE_X35Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_83_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.741ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[83]_AND_353_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y56.A4      net (fanout=265)      3.169   count_256
    SLICE_X45Y56.AMUX    Tilo                  0.186   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[83]_AND_354_o1
    SLICE_X35Y57.SR      net (fanout=2)        0.752   count_256_douta_0[83]_AND_354_o
    SLICE_X35Y57.CLK     Trck                  0.297   temp_83_LDC
                                                       temp_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.741ns (0.820ns logic, 3.921ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_83_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[83]_AND_353_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO10 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y56.A1      net (fanout=2)        1.095   douta_0<83>
    SLICE_X45Y56.AMUX    Tilo                  0.194   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[83]_AND_354_o1
    SLICE_X35Y57.SR      net (fanout=2)        0.752   count_256_douta_0[83]_AND_354_o
    SLICE_X35Y57.CLK     Trck                  0.297   temp_83_LDC
                                                       temp_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.411ns (2.564ns logic, 1.847ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_83_LDC (SLICE_X35Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.727ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_83_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.273ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y56.A4      net (fanout=265)      3.169   count_256
    SLICE_X45Y56.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[83]_AND_353_o1
    SLICE_X35Y57.CLK     net (fanout=2)        0.699   count_256_douta_0[83]_AND_353_o
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (0.405ns logic, 3.868ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.065ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_83_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.935ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO10 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y56.A1      net (fanout=2)        1.095   douta_0<83>
    SLICE_X45Y56.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[83]_AND_353_o1
    SLICE_X35Y57.CLK     net (fanout=2)        0.699   count_256_douta_0[83]_AND_353_o
    -------------------------------------------------  ---------------------------
    Total                                      3.935ns (2.141ns logic, 1.794ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_83_LDC = MAXDELAY TO TIMEGRP "TO_temp_83_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_83_LDC (SLICE_X35Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_83_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.456ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[83]_AND_353_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO10 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y56.A1      net (fanout=2)        0.517   douta_0<83>
    SLICE_X45Y56.AMUX    Tilo                  0.074   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[83]_AND_354_o1
    SLICE_X35Y57.SR      net (fanout=2)        0.336   count_256_douta_0[83]_AND_354_o
    SLICE_X35Y57.CLK     Tremck      (-Th)    -0.075   temp_83_LDC
                                                       temp_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.603ns logic, 0.853ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_83_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.230ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[83]_AND_353_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y56.A4      net (fanout=265)      1.643   count_256
    SLICE_X45Y56.AMUX    Tilo                  0.078   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[83]_AND_354_o1
    SLICE_X35Y57.SR      net (fanout=2)        0.336   count_256_douta_0[83]_AND_354_o
    SLICE_X35Y57.CLK     Tremck      (-Th)    -0.075   temp_83_LDC
                                                       temp_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (0.251ns logic, 1.979ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_83_LDC (SLICE_X35Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.324ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_83_LDC (LATCH)
  Data Path Delay:      1.324ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO10 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y56.A1      net (fanout=2)        0.517   douta_0<83>
    SLICE_X45Y56.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[83]_AND_353_o1
    SLICE_X35Y57.CLK     net (fanout=2)        0.319   count_256_douta_0[83]_AND_353_o
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (0.488ns logic, 0.836ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_83_LDC (SLICE_X35Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.094ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_83_LDC (LATCH)
  Data Path Delay:      2.094ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y56.A4      net (fanout=265)      1.643   count_256
    SLICE_X45Y56.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<83>
                                                       count_256_douta_0[83]_AND_353_o1
    SLICE_X35Y57.CLK     net (fanout=2)        0.319   count_256_douta_0[83]_AND_353_o
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (0.132ns logic, 1.962ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_82_LDC = MAXDELAY TO TIMEGRP "TO_temp_82_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.692ns.
--------------------------------------------------------------------------------

Paths for end point temp_82_LDC (SLICE_X32Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_82_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[82]_AND_355_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y56.A4      net (fanout=265)      3.176   count_256
    SLICE_X44Y56.AMUX    Tilo                  0.190   temp_96_LDC
                                                       count_256_douta_0[82]_AND_356_o1
    SLICE_X32Y56.SR      net (fanout=2)        0.735   count_256_douta_0[82]_AND_356_o
    SLICE_X32Y56.CLK     Trck                  0.254   temp_82_LDC
                                                       temp_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (0.781ns logic, 3.911ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_82_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[82]_AND_355_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO9  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y56.A3      net (fanout=2)        1.010   douta_0<82>
    SLICE_X44Y56.AMUX    Tilo                  0.189   temp_96_LDC
                                                       count_256_douta_0[82]_AND_356_o1
    SLICE_X32Y56.SR      net (fanout=2)        0.735   count_256_douta_0[82]_AND_356_o
    SLICE_X32Y56.CLK     Trck                  0.254   temp_82_LDC
                                                       temp_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (2.516ns logic, 1.745ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_82_LDC (SLICE_X32Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.708ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_82_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.292ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y56.A4      net (fanout=265)      3.176   count_256
    SLICE_X44Y56.A       Tilo                  0.068   temp_96_LDC
                                                       count_256_douta_0[82]_AND_355_o1
    SLICE_X32Y56.CLK     net (fanout=2)        0.711   count_256_douta_0[82]_AND_355_o
    -------------------------------------------------  ---------------------------
    Total                                      4.292ns (0.405ns logic, 3.887ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.138ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_82_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.862ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO9  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y56.A3      net (fanout=2)        1.010   douta_0<82>
    SLICE_X44Y56.A       Tilo                  0.068   temp_96_LDC
                                                       count_256_douta_0[82]_AND_355_o1
    SLICE_X32Y56.CLK     net (fanout=2)        0.711   count_256_douta_0[82]_AND_355_o
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (2.141ns logic, 1.721ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_82_LDC = MAXDELAY TO TIMEGRP "TO_temp_82_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_82_LDC (SLICE_X32Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_82_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.419ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[82]_AND_355_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO9  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y56.A3      net (fanout=2)        0.506   douta_0<82>
    SLICE_X44Y56.AMUX    Tilo                  0.080   temp_96_LDC
                                                       count_256_douta_0[82]_AND_356_o1
    SLICE_X32Y56.SR      net (fanout=2)        0.325   count_256_douta_0[82]_AND_356_o
    SLICE_X32Y56.CLK     Tremck      (-Th)    -0.054   temp_82_LDC
                                                       temp_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.588ns logic, 0.831ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_82_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.203ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[82]_AND_355_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y56.A4      net (fanout=265)      1.647   count_256
    SLICE_X44Y56.AMUX    Tilo                  0.079   temp_96_LDC
                                                       count_256_douta_0[82]_AND_356_o1
    SLICE_X32Y56.SR      net (fanout=2)        0.325   count_256_douta_0[82]_AND_356_o
    SLICE_X32Y56.CLK     Tremck      (-Th)    -0.054   temp_82_LDC
                                                       temp_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (0.231ns logic, 1.972ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_82_LDC (SLICE_X32Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.323ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_82_LDC (LATCH)
  Data Path Delay:      1.323ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO9  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y56.A3      net (fanout=2)        0.506   douta_0<82>
    SLICE_X44Y56.A       Tilo                  0.034   temp_96_LDC
                                                       count_256_douta_0[82]_AND_355_o1
    SLICE_X32Y56.CLK     net (fanout=2)        0.329   count_256_douta_0[82]_AND_355_o
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (0.488ns logic, 0.835ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_82_LDC (SLICE_X32Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.108ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_82_LDC (LATCH)
  Data Path Delay:      2.108ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y56.A4      net (fanout=265)      1.647   count_256
    SLICE_X44Y56.A       Tilo                  0.034   temp_96_LDC
                                                       count_256_douta_0[82]_AND_355_o1
    SLICE_X32Y56.CLK     net (fanout=2)        0.329   count_256_douta_0[82]_AND_355_o
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.132ns logic, 1.976ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_81_LDC = MAXDELAY TO TIMEGRP "TO_temp_81_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.068ns.
--------------------------------------------------------------------------------

Paths for end point temp_81_LDC (SLICE_X27Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_81_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.068ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[81]_AND_357_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y57.C2      net (fanout=265)      3.476   count_256
    SLICE_X44Y57.CMUX    Tilo                  0.198   temp_95_P_95
                                                       count_256_douta_0[81]_AND_358_o1
    SLICE_X27Y57.SR      net (fanout=2)        0.760   count_256_douta_0[81]_AND_358_o
    SLICE_X27Y57.CLK     Trck                  0.297   temp_81_LDC
                                                       temp_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.068ns (0.832ns logic, 4.236ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_81_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[81]_AND_357_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO8  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y57.C4      net (fanout=2)        0.828   douta_0<81>
    SLICE_X44Y57.CMUX    Tilo                  0.194   temp_95_P_95
                                                       count_256_douta_0[81]_AND_358_o1
    SLICE_X27Y57.SR      net (fanout=2)        0.760   count_256_douta_0[81]_AND_358_o
    SLICE_X27Y57.CLK     Trck                  0.297   temp_81_LDC
                                                       temp_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (2.564ns logic, 1.588ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_81_LDC (SLICE_X27Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.204ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_81_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y57.C2      net (fanout=265)      3.476   count_256
    SLICE_X44Y57.C       Tilo                  0.068   temp_95_P_95
                                                       count_256_douta_0[81]_AND_357_o1
    SLICE_X27Y57.CLK     net (fanout=2)        0.915   count_256_douta_0[81]_AND_357_o
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (0.405ns logic, 4.391ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.116ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_81_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.884ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO8  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y57.C4      net (fanout=2)        0.828   douta_0<81>
    SLICE_X44Y57.C       Tilo                  0.068   temp_95_P_95
                                                       count_256_douta_0[81]_AND_357_o1
    SLICE_X27Y57.CLK     net (fanout=2)        0.915   count_256_douta_0[81]_AND_357_o
    -------------------------------------------------  ---------------------------
    Total                                      3.884ns (2.141ns logic, 1.743ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_81_LDC = MAXDELAY TO TIMEGRP "TO_temp_81_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_81_LDC (SLICE_X27Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_81_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.389ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[81]_AND_357_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO8  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y57.C4      net (fanout=2)        0.441   douta_0<81>
    SLICE_X44Y57.CMUX    Tilo                  0.080   temp_95_P_95
                                                       count_256_douta_0[81]_AND_358_o1
    SLICE_X27Y57.SR      net (fanout=2)        0.339   count_256_douta_0[81]_AND_358_o
    SLICE_X27Y57.CLK     Tremck      (-Th)    -0.075   temp_81_LDC
                                                       temp_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.609ns logic, 0.780ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_81_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.344ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[81]_AND_357_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y57.C2      net (fanout=265)      1.756   count_256
    SLICE_X44Y57.CMUX    Tilo                  0.076   temp_95_P_95
                                                       count_256_douta_0[81]_AND_358_o1
    SLICE_X27Y57.SR      net (fanout=2)        0.339   count_256_douta_0[81]_AND_358_o
    SLICE_X27Y57.CLK     Tremck      (-Th)    -0.075   temp_81_LDC
                                                       temp_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (0.249ns logic, 2.095ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_81_LDC (SLICE_X27Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.346ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_81_LDC (LATCH)
  Data Path Delay:      1.346ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO8  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y57.C4      net (fanout=2)        0.441   douta_0<81>
    SLICE_X44Y57.C       Tilo                  0.034   temp_95_P_95
                                                       count_256_douta_0[81]_AND_357_o1
    SLICE_X27Y57.CLK     net (fanout=2)        0.417   count_256_douta_0[81]_AND_357_o
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.488ns logic, 0.858ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_81_LDC (SLICE_X27Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.305ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_81_LDC (LATCH)
  Data Path Delay:      2.305ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y57.C2      net (fanout=265)      1.756   count_256
    SLICE_X44Y57.C       Tilo                  0.034   temp_95_P_95
                                                       count_256_douta_0[81]_AND_357_o1
    SLICE_X27Y57.CLK     net (fanout=2)        0.417   count_256_douta_0[81]_AND_357_o
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (0.132ns logic, 2.173ns route)
                                                       (5.7% logic, 94.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_80_LDC = MAXDELAY TO TIMEGRP "TO_temp_80_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.821ns.
--------------------------------------------------------------------------------

Paths for end point temp_80_LDC (SLICE_X25Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_80_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[80]_AND_359_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y58.A3      net (fanout=265)      3.263   count_256
    SLICE_X42Y58.AMUX    Tilo                  0.189   temp_96_P_96
                                                       count_256_douta_0[80]_AND_360_o1
    SLICE_X25Y58.SR      net (fanout=2)        0.735   count_256_douta_0[80]_AND_360_o
    SLICE_X25Y58.CLK     Trck                  0.297   temp_80_LDC
                                                       temp_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (0.823ns logic, 3.998ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_80_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.320ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[80]_AND_359_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP0Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y58.A4      net (fanout=2)        1.025   douta_0<80>
    SLICE_X42Y58.AMUX    Tilo                  0.190   temp_96_P_96
                                                       count_256_douta_0[80]_AND_360_o1
    SLICE_X25Y58.SR      net (fanout=2)        0.735   count_256_douta_0[80]_AND_360_o
    SLICE_X25Y58.CLK     Trck                  0.297   temp_80_LDC
                                                       temp_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (2.560ns logic, 1.760ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_80_LDC (SLICE_X25Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.498ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_80_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y58.A3      net (fanout=265)      3.263   count_256
    SLICE_X42Y58.A       Tilo                  0.068   temp_96_P_96
                                                       count_256_douta_0[80]_AND_359_o1
    SLICE_X25Y58.CLK     net (fanout=2)        0.834   count_256_douta_0[80]_AND_359_o
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (0.405ns logic, 4.097ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.000ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_80_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.000ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP0Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y58.A4      net (fanout=2)        1.025   douta_0<80>
    SLICE_X42Y58.A       Tilo                  0.068   temp_96_P_96
                                                       count_256_douta_0[80]_AND_359_o1
    SLICE_X25Y58.CLK     net (fanout=2)        0.834   count_256_douta_0[80]_AND_359_o
    -------------------------------------------------  ---------------------------
    Total                                      4.000ns (2.141ns logic, 1.859ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_80_LDC = MAXDELAY TO TIMEGRP "TO_temp_80_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_80_LDC (SLICE_X25Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_80_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.489ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[80]_AND_359_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP0Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y58.A4      net (fanout=2)        0.556   douta_0<80>
    SLICE_X42Y58.AMUX    Tilo                  0.079   temp_96_P_96
                                                       count_256_douta_0[80]_AND_360_o1
    SLICE_X25Y58.SR      net (fanout=2)        0.325   count_256_douta_0[80]_AND_360_o
    SLICE_X25Y58.CLK     Tremck      (-Th)    -0.075   temp_80_LDC
                                                       temp_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.608ns logic, 0.881ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_80_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.217ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[80]_AND_359_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y58.A3      net (fanout=265)      1.639   count_256
    SLICE_X42Y58.AMUX    Tilo                  0.080   temp_96_P_96
                                                       count_256_douta_0[80]_AND_360_o1
    SLICE_X25Y58.SR      net (fanout=2)        0.325   count_256_douta_0[80]_AND_360_o
    SLICE_X25Y58.CLK     Tremck      (-Th)    -0.075   temp_80_LDC
                                                       temp_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.217ns (0.253ns logic, 1.964ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_80_LDC (SLICE_X25Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.399ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_80_LDC (LATCH)
  Data Path Delay:      1.399ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOPADOP0Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y58.A4      net (fanout=2)        0.556   douta_0<80>
    SLICE_X42Y58.A       Tilo                  0.034   temp_96_P_96
                                                       count_256_douta_0[80]_AND_359_o1
    SLICE_X25Y58.CLK     net (fanout=2)        0.355   count_256_douta_0[80]_AND_359_o
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.488ns logic, 0.911ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_80_LDC (SLICE_X25Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.126ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_80_LDC (LATCH)
  Data Path Delay:      2.126ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y58.A3      net (fanout=265)      1.639   count_256
    SLICE_X42Y58.A       Tilo                  0.034   temp_96_P_96
                                                       count_256_douta_0[80]_AND_359_o1
    SLICE_X25Y58.CLK     net (fanout=2)        0.355   count_256_douta_0[80]_AND_359_o
    -------------------------------------------------  ---------------------------
    Total                                      2.126ns (0.132ns logic, 1.994ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_79_LDC = MAXDELAY TO TIMEGRP "TO_temp_79_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.256ns.
--------------------------------------------------------------------------------

Paths for end point temp_79_LDC (SLICE_X33Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_79_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.256ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[79]_AND_361_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X33Y56.B2      net (fanout=265)      3.186   count_256
    SLICE_X33Y56.BMUX    Tilo                  0.197   temp_79_LDC
                                                       count_256_douta_0[79]_AND_362_o1
    SLICE_X33Y56.SR      net (fanout=2)        0.239   count_256_douta_0[79]_AND_362_o
    SLICE_X33Y56.CLK     Trck                  0.297   temp_79_LDC
                                                       temp_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (0.831ns logic, 3.425ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_79_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.853ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[79]_AND_361_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO7  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y56.B1      net (fanout=2)        1.047   douta_0<79>
    SLICE_X33Y56.BMUX    Tilo                  0.197   temp_79_LDC
                                                       count_256_douta_0[79]_AND_362_o1
    SLICE_X33Y56.SR      net (fanout=2)        0.239   count_256_douta_0[79]_AND_362_o
    SLICE_X33Y56.CLK     Trck                  0.297   temp_79_LDC
                                                       temp_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (2.567ns logic, 1.286ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_79_LDC (SLICE_X33Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.174ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_79_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X33Y56.B2      net (fanout=265)      3.186   count_256
    SLICE_X33Y56.B       Tilo                  0.068   temp_79_LDC
                                                       count_256_douta_0[79]_AND_361_o1
    SLICE_X33Y56.CLK     net (fanout=2)        0.235   count_256_douta_0[79]_AND_361_o
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (0.405ns logic, 3.421ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.577ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_79_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO7  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y56.B1      net (fanout=2)        1.047   douta_0<79>
    SLICE_X33Y56.B       Tilo                  0.068   temp_79_LDC
                                                       count_256_douta_0[79]_AND_361_o1
    SLICE_X33Y56.CLK     net (fanout=2)        0.235   count_256_douta_0[79]_AND_361_o
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (2.141ns logic, 1.282ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_79_LDC = MAXDELAY TO TIMEGRP "TO_temp_79_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_79_LDC (SLICE_X33Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_79_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[79]_AND_361_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO7  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y56.B1      net (fanout=2)        0.472   douta_0<79>
    SLICE_X33Y56.BMUX    Tilo                  0.075   temp_79_LDC
                                                       count_256_douta_0[79]_AND_362_o1
    SLICE_X33Y56.SR      net (fanout=2)        0.090   count_256_douta_0[79]_AND_362_o
    SLICE_X33Y56.CLK     Tremck      (-Th)    -0.075   temp_79_LDC
                                                       temp_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.604ns logic, 0.562ns route)
                                                       (51.8% logic, 48.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_79_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.909ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[79]_AND_361_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X33Y56.B2      net (fanout=265)      1.571   count_256
    SLICE_X33Y56.BMUX    Tilo                  0.075   temp_79_LDC
                                                       count_256_douta_0[79]_AND_362_o1
    SLICE_X33Y56.SR      net (fanout=2)        0.090   count_256_douta_0[79]_AND_362_o
    SLICE_X33Y56.CLK     Tremck      (-Th)    -0.075   temp_79_LDC
                                                       temp_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (0.248ns logic, 1.661ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_79_LDC (SLICE_X33Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.057ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_79_LDC (LATCH)
  Data Path Delay:      1.057ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO7  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y56.B1      net (fanout=2)        0.472   douta_0<79>
    SLICE_X33Y56.B       Tilo                  0.034   temp_79_LDC
                                                       count_256_douta_0[79]_AND_361_o1
    SLICE_X33Y56.CLK     net (fanout=2)        0.097   count_256_douta_0[79]_AND_361_o
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.488ns logic, 0.569ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_79_LDC (SLICE_X33Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.800ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_79_LDC (LATCH)
  Data Path Delay:      1.800ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X33Y56.B2      net (fanout=265)      1.571   count_256
    SLICE_X33Y56.B       Tilo                  0.034   temp_79_LDC
                                                       count_256_douta_0[79]_AND_361_o1
    SLICE_X33Y56.CLK     net (fanout=2)        0.097   count_256_douta_0[79]_AND_361_o
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (0.132ns logic, 1.668ns route)
                                                       (7.3% logic, 92.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_78_LDC = MAXDELAY TO TIMEGRP "TO_temp_78_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.330ns.
--------------------------------------------------------------------------------

Paths for end point temp_78_LDC (SLICE_X46Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_78_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[78]_AND_363_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y55.C5      net (fanout=265)      3.058   count_256
    SLICE_X46Y55.CMUX    Tilo                  0.198   temp_78_LDC
                                                       count_256_douta_0[78]_AND_364_o1
    SLICE_X46Y55.SR      net (fanout=2)        0.483   count_256_douta_0[78]_AND_364_o
    SLICE_X46Y55.CLK     Trck                  0.254   temp_78_LDC
                                                       temp_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (0.789ns logic, 3.541ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_78_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[78]_AND_363_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO6  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y55.C3      net (fanout=2)        1.011   douta_0<78>
    SLICE_X46Y55.CMUX    Tilo                  0.192   temp_78_LDC
                                                       count_256_douta_0[78]_AND_364_o1
    SLICE_X46Y55.SR      net (fanout=2)        0.483   count_256_douta_0[78]_AND_364_o
    SLICE_X46Y55.CLK     Trck                  0.254   temp_78_LDC
                                                       temp_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (2.519ns logic, 1.494ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_78_LDC (SLICE_X46Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.173ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_78_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.827ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y55.C5      net (fanout=265)      3.058   count_256
    SLICE_X46Y55.C       Tilo                  0.068   temp_78_LDC
                                                       count_256_douta_0[78]_AND_363_o1
    SLICE_X46Y55.CLK     net (fanout=2)        0.364   count_256_douta_0[78]_AND_363_o
    -------------------------------------------------  ---------------------------
    Total                                      3.827ns (0.405ns logic, 3.422ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.484ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_78_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.516ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO6  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y55.C3      net (fanout=2)        1.011   douta_0<78>
    SLICE_X46Y55.C       Tilo                  0.068   temp_78_LDC
                                                       count_256_douta_0[78]_AND_363_o1
    SLICE_X46Y55.CLK     net (fanout=2)        0.364   count_256_douta_0[78]_AND_363_o
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (2.141ns logic, 1.375ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_78_LDC = MAXDELAY TO TIMEGRP "TO_temp_78_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_78_LDC (SLICE_X46Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_78_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.285ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[78]_AND_363_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO6  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y55.C3      net (fanout=2)        0.510   douta_0<78>
    SLICE_X46Y55.CMUX    Tilo                  0.080   temp_78_LDC
                                                       count_256_douta_0[78]_AND_364_o1
    SLICE_X46Y55.SR      net (fanout=2)        0.187   count_256_douta_0[78]_AND_364_o
    SLICE_X46Y55.CLK     Tremck      (-Th)    -0.054   temp_78_LDC
                                                       temp_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.285ns (0.588ns logic, 0.697ns route)
                                                       (45.8% logic, 54.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_78_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.016ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[78]_AND_363_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y55.C5      net (fanout=265)      1.597   count_256
    SLICE_X46Y55.CMUX    Tilo                  0.080   temp_78_LDC
                                                       count_256_douta_0[78]_AND_364_o1
    SLICE_X46Y55.SR      net (fanout=2)        0.187   count_256_douta_0[78]_AND_364_o
    SLICE_X46Y55.CLK     Tremck      (-Th)    -0.054   temp_78_LDC
                                                       temp_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (0.232ns logic, 1.784ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_78_LDC (SLICE_X46Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.145ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_78_LDC (LATCH)
  Data Path Delay:      1.145ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO6  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y55.C3      net (fanout=2)        0.510   douta_0<78>
    SLICE_X46Y55.C       Tilo                  0.034   temp_78_LDC
                                                       count_256_douta_0[78]_AND_363_o1
    SLICE_X46Y55.CLK     net (fanout=2)        0.147   count_256_douta_0[78]_AND_363_o
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.488ns logic, 0.657ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_78_LDC (SLICE_X46Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.876ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_78_LDC (LATCH)
  Data Path Delay:      1.876ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y55.C5      net (fanout=265)      1.597   count_256
    SLICE_X46Y55.C       Tilo                  0.034   temp_78_LDC
                                                       count_256_douta_0[78]_AND_363_o1
    SLICE_X46Y55.CLK     net (fanout=2)        0.147   count_256_douta_0[78]_AND_363_o
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (0.132ns logic, 1.744ns route)
                                                       (7.0% logic, 93.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_77_LDC = MAXDELAY TO TIMEGRP "TO_temp_77_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.106ns.
--------------------------------------------------------------------------------

Paths for end point temp_77_LDC (SLICE_X25Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_77_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[77]_AND_365_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X27Y54.A1      net (fanout=265)      2.920   count_256
    SLICE_X27Y54.AMUX    Tilo                  0.194   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[77]_AND_366_o1
    SLICE_X25Y54.SR      net (fanout=2)        0.358   count_256_douta_0[77]_AND_366_o
    SLICE_X25Y54.CLK     Trck                  0.297   temp_77_LDC
                                                       temp_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (0.828ns logic, 3.278ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_77_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.058ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[77]_AND_365_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO5  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X27Y54.A4      net (fanout=2)        1.144   douta_0<77>
    SLICE_X27Y54.AMUX    Tilo                  0.186   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[77]_AND_366_o1
    SLICE_X25Y54.SR      net (fanout=2)        0.358   count_256_douta_0[77]_AND_366_o
    SLICE_X25Y54.CLK     Trck                  0.297   temp_77_LDC
                                                       temp_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.058ns (2.556ns logic, 1.502ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_77_LDC (SLICE_X25Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.241ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_77_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.759ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X27Y54.A1      net (fanout=265)      2.920   count_256
    SLICE_X27Y54.A       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[77]_AND_365_o1
    SLICE_X25Y54.CLK     net (fanout=2)        0.434   count_256_douta_0[77]_AND_365_o
    -------------------------------------------------  ---------------------------
    Total                                      3.759ns (0.405ns logic, 3.354ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.281ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_77_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.719ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO5  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X27Y54.A4      net (fanout=2)        1.144   douta_0<77>
    SLICE_X27Y54.A       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[77]_AND_365_o1
    SLICE_X25Y54.CLK     net (fanout=2)        0.434   count_256_douta_0[77]_AND_365_o
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (2.141ns logic, 1.578ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_77_LDC = MAXDELAY TO TIMEGRP "TO_temp_77_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_77_LDC (SLICE_X25Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_77_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.259ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[77]_AND_365_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO5  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X27Y54.A4      net (fanout=2)        0.516   douta_0<77>
    SLICE_X27Y54.AMUX    Tilo                  0.078   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[77]_AND_366_o1
    SLICE_X25Y54.SR      net (fanout=2)        0.136   count_256_douta_0[77]_AND_366_o
    SLICE_X25Y54.CLK     Tremck      (-Th)    -0.075   temp_77_LDC
                                                       temp_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.607ns logic, 0.652ns route)
                                                       (48.2% logic, 51.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_77_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.849ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[77]_AND_365_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X27Y54.A1      net (fanout=265)      1.466   count_256
    SLICE_X27Y54.AMUX    Tilo                  0.074   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[77]_AND_366_o1
    SLICE_X25Y54.SR      net (fanout=2)        0.136   count_256_douta_0[77]_AND_366_o
    SLICE_X25Y54.CLK     Tremck      (-Th)    -0.075   temp_77_LDC
                                                       temp_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (0.247ns logic, 1.602ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_77_LDC (SLICE_X25Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.223ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_77_LDC (LATCH)
  Data Path Delay:      1.223ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO5  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X27Y54.A4      net (fanout=2)        0.516   douta_0<77>
    SLICE_X27Y54.A       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[77]_AND_365_o1
    SLICE_X25Y54.CLK     net (fanout=2)        0.219   count_256_douta_0[77]_AND_365_o
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.488ns logic, 0.735ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_77_LDC (SLICE_X25Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.817ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_77_LDC (LATCH)
  Data Path Delay:      1.817ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X27Y54.A1      net (fanout=265)      1.466   count_256
    SLICE_X27Y54.A       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[77]_AND_365_o1
    SLICE_X25Y54.CLK     net (fanout=2)        0.219   count_256_douta_0[77]_AND_365_o
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.132ns logic, 1.685ns route)
                                                       (7.3% logic, 92.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_76_LDC = MAXDELAY TO TIMEGRP "TO_temp_76_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.750ns.
--------------------------------------------------------------------------------

Paths for end point temp_76_LDC (SLICE_X29Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_76_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[76]_AND_367_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y57.C5      net (fanout=265)      3.187   count_256
    SLICE_X43Y57.CMUX    Tilo                  0.191   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[76]_AND_368_o1
    SLICE_X29Y57.SR      net (fanout=2)        0.738   count_256_douta_0[76]_AND_368_o
    SLICE_X29Y57.CLK     Trck                  0.297   temp_76_LDC
                                                       temp_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.750ns (0.825ns logic, 3.925ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_76_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[76]_AND_367_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO4  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y57.C1      net (fanout=2)        0.945   douta_0<76>
    SLICE_X43Y57.CMUX    Tilo                  0.191   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[76]_AND_368_o1
    SLICE_X29Y57.SR      net (fanout=2)        0.738   count_256_douta_0[76]_AND_368_o
    SLICE_X29Y57.CLK     Trck                  0.297   temp_76_LDC
                                                       temp_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (2.561ns logic, 1.683ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_76_LDC (SLICE_X29Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.710ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_76_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y57.C5      net (fanout=265)      3.187   count_256
    SLICE_X43Y57.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[76]_AND_367_o1
    SLICE_X29Y57.CLK     net (fanout=2)        0.698   count_256_douta_0[76]_AND_367_o
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (0.405ns logic, 3.885ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.216ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_76_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.784ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO4  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y57.C1      net (fanout=2)        0.945   douta_0<76>
    SLICE_X43Y57.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[76]_AND_367_o1
    SLICE_X29Y57.CLK     net (fanout=2)        0.698   count_256_douta_0[76]_AND_367_o
    -------------------------------------------------  ---------------------------
    Total                                      3.784ns (2.141ns logic, 1.643ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_76_LDC = MAXDELAY TO TIMEGRP "TO_temp_76_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_76_LDC (SLICE_X29Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_76_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.382ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[76]_AND_367_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO4  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y57.C1      net (fanout=2)        0.455   douta_0<76>
    SLICE_X43Y57.CMUX    Tilo                  0.073   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[76]_AND_368_o1
    SLICE_X29Y57.SR      net (fanout=2)        0.325   count_256_douta_0[76]_AND_368_o
    SLICE_X29Y57.CLK     Tremck      (-Th)    -0.075   temp_76_LDC
                                                       temp_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.602ns logic, 0.780ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_76_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.189ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[76]_AND_367_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y57.C5      net (fanout=265)      1.614   count_256
    SLICE_X43Y57.CMUX    Tilo                  0.077   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[76]_AND_368_o1
    SLICE_X29Y57.SR      net (fanout=2)        0.325   count_256_douta_0[76]_AND_368_o
    SLICE_X29Y57.CLK     Tremck      (-Th)    -0.075   temp_76_LDC
                                                       temp_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (0.250ns logic, 1.939ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_76_LDC (SLICE_X29Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.258ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_76_LDC (LATCH)
  Data Path Delay:      1.258ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO4  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y57.C1      net (fanout=2)        0.455   douta_0<76>
    SLICE_X43Y57.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[76]_AND_367_o1
    SLICE_X29Y57.CLK     net (fanout=2)        0.315   count_256_douta_0[76]_AND_367_o
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (0.488ns logic, 0.770ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_76_LDC (SLICE_X29Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.061ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_76_LDC (LATCH)
  Data Path Delay:      2.061ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y57.C5      net (fanout=265)      1.614   count_256
    SLICE_X43Y57.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<91>
                                                       count_256_douta_0[76]_AND_367_o1
    SLICE_X29Y57.CLK     net (fanout=2)        0.315   count_256_douta_0[76]_AND_367_o
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (0.132ns logic, 1.929ns route)
                                                       (6.4% logic, 93.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_73_LDC = MAXDELAY TO TIMEGRP "TO_temp_73_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.696ns.
--------------------------------------------------------------------------------

Paths for end point temp_73_LDC (SLICE_X27Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_73_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.696ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[73]_AND_373_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y56.D2      net (fanout=265)      3.344   count_256
    SLICE_X39Y56.DMUX    Tilo                  0.191   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       count_256_douta_0[73]_AND_374_o1
    SLICE_X27Y55.SR      net (fanout=2)        0.527   count_256_douta_0[73]_AND_374_o
    SLICE_X27Y55.CLK     Trck                  0.297   temp_73_LDC
                                                       temp_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (0.825ns logic, 3.871ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_73_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.670ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[73]_AND_373_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO1  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y56.D4      net (fanout=2)        0.587   douta_0<73>
    SLICE_X39Y56.DMUX    Tilo                  0.186   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       count_256_douta_0[73]_AND_374_o1
    SLICE_X27Y55.SR      net (fanout=2)        0.527   count_256_douta_0[73]_AND_374_o
    SLICE_X27Y55.CLK     Trck                  0.297   temp_73_LDC
                                                       temp_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.670ns (2.556ns logic, 1.114ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_73_LDC (SLICE_X27Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.614ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_73_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y56.D2      net (fanout=265)      3.344   count_256
    SLICE_X39Y56.D       Tilo                  0.068   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       count_256_douta_0[73]_AND_373_o1
    SLICE_X27Y55.CLK     net (fanout=2)        0.637   count_256_douta_0[73]_AND_373_o
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (0.405ns logic, 3.981ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.635ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_73_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO1  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y56.D4      net (fanout=2)        0.587   douta_0<73>
    SLICE_X39Y56.D       Tilo                  0.068   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       count_256_douta_0[73]_AND_373_o1
    SLICE_X27Y55.CLK     net (fanout=2)        0.637   count_256_douta_0[73]_AND_373_o
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (2.141ns logic, 1.224ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_73_LDC = MAXDELAY TO TIMEGRP "TO_temp_73_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_73_LDC (SLICE_X27Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_73_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[73]_AND_373_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO1  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y56.D4      net (fanout=2)        0.295   douta_0<73>
    SLICE_X39Y56.DMUX    Tilo                  0.078   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       count_256_douta_0[73]_AND_374_o1
    SLICE_X27Y55.SR      net (fanout=2)        0.208   count_256_douta_0[73]_AND_374_o
    SLICE_X27Y55.CLK     Tremck      (-Th)    -0.075   temp_73_LDC
                                                       temp_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.607ns logic, 0.503ns route)
                                                       (54.7% logic, 45.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_73_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[73]_AND_373_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y56.D2      net (fanout=265)      1.642   count_256
    SLICE_X39Y56.DMUX    Tilo                  0.074   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       count_256_douta_0[73]_AND_374_o1
    SLICE_X27Y55.SR      net (fanout=2)        0.208   count_256_douta_0[73]_AND_374_o
    SLICE_X27Y55.CLK     Tremck      (-Th)    -0.075   temp_73_LDC
                                                       temp_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (0.247ns logic, 1.850ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_73_LDC (SLICE_X27Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.041ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_73_LDC (LATCH)
  Data Path Delay:      1.041ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO1  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y56.D4      net (fanout=2)        0.295   douta_0<73>
    SLICE_X39Y56.D       Tilo                  0.034   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       count_256_douta_0[73]_AND_373_o1
    SLICE_X27Y55.CLK     net (fanout=2)        0.258   count_256_douta_0[73]_AND_373_o
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.488ns logic, 0.553ns route)
                                                       (46.9% logic, 53.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_73_LDC (SLICE_X27Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.032ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_73_LDC (LATCH)
  Data Path Delay:      2.032ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y56.D2      net (fanout=265)      1.642   count_256
    SLICE_X39Y56.D       Tilo                  0.034   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       count_256_douta_0[73]_AND_373_o1
    SLICE_X27Y55.CLK     net (fanout=2)        0.258   count_256_douta_0[73]_AND_373_o
    -------------------------------------------------  ---------------------------
    Total                                      2.032ns (0.132ns logic, 1.900ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_75_LDC = MAXDELAY TO TIMEGRP "TO_temp_75_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.717ns.
--------------------------------------------------------------------------------

Paths for end point temp_75_LDC (SLICE_X59Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_75_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[75]_AND_369_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y54.D4      net (fanout=265)      3.018   count_256
    SLICE_X44Y54.DMUX    Tilo                  0.191   temp_75_P_75
                                                       count_256_douta_0[75]_AND_370_o1
    SLICE_X59Y55.SR      net (fanout=2)        0.874   count_256_douta_0[75]_AND_370_o
    SLICE_X59Y55.CLK     Trck                  0.297   temp_75_LDC
                                                       temp_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.717ns (0.825ns logic, 3.892ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_75_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[75]_AND_369_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO3  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y54.D1      net (fanout=2)        1.158   douta_0<75>
    SLICE_X44Y54.DMUX    Tilo                  0.196   temp_75_P_75
                                                       count_256_douta_0[75]_AND_370_o1
    SLICE_X59Y55.SR      net (fanout=2)        0.874   count_256_douta_0[75]_AND_370_o
    SLICE_X59Y55.CLK     Trck                  0.297   temp_75_LDC
                                                       temp_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (2.566ns logic, 2.032ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_75_LDC (SLICE_X59Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.702ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_75_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.298ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X44Y54.D4      net (fanout=265)      3.018   count_256
    SLICE_X44Y54.D       Tilo                  0.068   temp_75_P_75
                                                       count_256_douta_0[75]_AND_369_o1
    SLICE_X59Y55.CLK     net (fanout=2)        0.875   count_256_douta_0[75]_AND_369_o
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (0.405ns logic, 3.893ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.826ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_75_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO3  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y54.D1      net (fanout=2)        1.158   douta_0<75>
    SLICE_X44Y54.D       Tilo                  0.068   temp_75_P_75
                                                       count_256_douta_0[75]_AND_369_o1
    SLICE_X59Y55.CLK     net (fanout=2)        0.875   count_256_douta_0[75]_AND_369_o
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (2.141ns logic, 2.033ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_75_LDC = MAXDELAY TO TIMEGRP "TO_temp_75_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_75_LDC (SLICE_X59Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_75_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.534ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[75]_AND_369_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO3  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y54.D1      net (fanout=2)        0.556   douta_0<75>
    SLICE_X44Y54.DMUX    Tilo                  0.077   temp_75_P_75
                                                       count_256_douta_0[75]_AND_370_o1
    SLICE_X59Y55.SR      net (fanout=2)        0.372   count_256_douta_0[75]_AND_370_o
    SLICE_X59Y55.CLK     Tremck      (-Th)    -0.075   temp_75_LDC
                                                       temp_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.534ns (0.606ns logic, 0.928ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_75_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.198ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[75]_AND_369_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y54.D4      net (fanout=265)      1.573   count_256
    SLICE_X44Y54.DMUX    Tilo                  0.080   temp_75_P_75
                                                       count_256_douta_0[75]_AND_370_o1
    SLICE_X59Y55.SR      net (fanout=2)        0.372   count_256_douta_0[75]_AND_370_o
    SLICE_X59Y55.CLK     Tremck      (-Th)    -0.075   temp_75_LDC
                                                       temp_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.198ns (0.253ns logic, 1.945ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_75_LDC (SLICE_X59Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.440ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_75_LDC (LATCH)
  Data Path Delay:      1.440ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO3  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X44Y54.D1      net (fanout=2)        0.556   douta_0<75>
    SLICE_X44Y54.D       Tilo                  0.034   temp_75_P_75
                                                       count_256_douta_0[75]_AND_369_o1
    SLICE_X59Y55.CLK     net (fanout=2)        0.396   count_256_douta_0[75]_AND_369_o
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.488ns logic, 0.952ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_75_LDC (SLICE_X59Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.101ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_75_LDC (LATCH)
  Data Path Delay:      2.101ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X44Y54.D4      net (fanout=265)      1.573   count_256
    SLICE_X44Y54.D       Tilo                  0.034   temp_75_P_75
                                                       count_256_douta_0[75]_AND_369_o1
    SLICE_X59Y55.CLK     net (fanout=2)        0.396   count_256_douta_0[75]_AND_369_o
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (0.132ns logic, 1.969ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_74_LDC = MAXDELAY TO TIMEGRP "TO_temp_74_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.510ns.
--------------------------------------------------------------------------------

Paths for end point temp_74_LDC (SLICE_X43Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_74_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[74]_AND_371_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y54.A3      net (fanout=265)      3.104   count_256
    SLICE_X43Y54.AMUX    Tilo                  0.182   temp_74_LDC
                                                       count_256_douta_0[74]_AND_372_o1
    SLICE_X43Y54.SR      net (fanout=2)        0.590   count_256_douta_0[74]_AND_372_o
    SLICE_X43Y54.CLK     Trck                  0.297   temp_74_LDC
                                                       temp_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (0.816ns logic, 3.694ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_74_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[74]_AND_371_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO2  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y54.A4      net (fanout=2)        0.757   douta_0<74>
    SLICE_X43Y54.AMUX    Tilo                  0.186   temp_74_LDC
                                                       count_256_douta_0[74]_AND_372_o1
    SLICE_X43Y54.SR      net (fanout=2)        0.590   count_256_douta_0[74]_AND_372_o
    SLICE_X43Y54.CLK     Trck                  0.297   temp_74_LDC
                                                       temp_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (2.556ns logic, 1.347ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_74_LDC (SLICE_X43Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.998ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_74_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.002ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y54.A3      net (fanout=265)      3.104   count_256
    SLICE_X43Y54.A       Tilo                  0.068   temp_74_LDC
                                                       count_256_douta_0[74]_AND_371_o1
    SLICE_X43Y54.CLK     net (fanout=2)        0.493   count_256_douta_0[74]_AND_371_o
    -------------------------------------------------  ---------------------------
    Total                                      4.002ns (0.405ns logic, 3.597ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.609ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_74_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO2  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y54.A4      net (fanout=2)        0.757   douta_0<74>
    SLICE_X43Y54.A       Tilo                  0.068   temp_74_LDC
                                                       count_256_douta_0[74]_AND_371_o1
    SLICE_X43Y54.CLK     net (fanout=2)        0.493   count_256_douta_0[74]_AND_371_o
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (2.141ns logic, 1.250ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_74_LDC = MAXDELAY TO TIMEGRP "TO_temp_74_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_74_LDC (SLICE_X43Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_74_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.224ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[74]_AND_371_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO2  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y54.A4      net (fanout=2)        0.387   douta_0<74>
    SLICE_X43Y54.AMUX    Tilo                  0.078   temp_74_LDC
                                                       count_256_douta_0[74]_AND_372_o1
    SLICE_X43Y54.SR      net (fanout=2)        0.230   count_256_douta_0[74]_AND_372_o
    SLICE_X43Y54.CLK     Tremck      (-Th)    -0.075   temp_74_LDC
                                                       temp_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.224ns (0.607ns logic, 0.617ns route)
                                                       (49.6% logic, 50.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_74_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.052ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[74]_AND_371_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y54.A3      net (fanout=265)      1.570   count_256
    SLICE_X43Y54.AMUX    Tilo                  0.079   temp_74_LDC
                                                       count_256_douta_0[74]_AND_372_o1
    SLICE_X43Y54.SR      net (fanout=2)        0.230   count_256_douta_0[74]_AND_372_o
    SLICE_X43Y54.CLK     Tremck      (-Th)    -0.075   temp_74_LDC
                                                       temp_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (0.252ns logic, 1.800ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_74_LDC (SLICE_X43Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.083ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_74_LDC (LATCH)
  Data Path Delay:      1.083ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO2  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y54.A4      net (fanout=2)        0.387   douta_0<74>
    SLICE_X43Y54.A       Tilo                  0.034   temp_74_LDC
                                                       count_256_douta_0[74]_AND_371_o1
    SLICE_X43Y54.CLK     net (fanout=2)        0.208   count_256_douta_0[74]_AND_371_o
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.488ns logic, 0.595ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_74_LDC (SLICE_X43Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.910ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_74_LDC (LATCH)
  Data Path Delay:      1.910ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y54.A3      net (fanout=265)      1.570   count_256
    SLICE_X43Y54.A       Tilo                  0.034   temp_74_LDC
                                                       count_256_douta_0[74]_AND_371_o1
    SLICE_X43Y54.CLK     net (fanout=2)        0.208   count_256_douta_0[74]_AND_371_o
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (0.132ns logic, 1.778ns route)
                                                       (6.9% logic, 93.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_72_LDC = MAXDELAY TO TIMEGRP "TO_temp_72_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.170ns.
--------------------------------------------------------------------------------

Paths for end point temp_72_LDC (SLICE_X28Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_72_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[72]_AND_375_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X34Y55.A5      net (fanout=265)      2.795   count_256
    SLICE_X34Y55.AMUX    Tilo                  0.196   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[72]_AND_376_o1
    SLICE_X28Y54.SR      net (fanout=2)        0.588   count_256_douta_0[72]_AND_376_o
    SLICE_X28Y54.CLK     Trck                  0.254   temp_72_LDC
                                                       temp_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.170ns (0.787ns logic, 3.383ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_72_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.896ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[72]_AND_375_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO0  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X34Y55.A3      net (fanout=2)        0.792   douta_0<72>
    SLICE_X34Y55.AMUX    Tilo                  0.189   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[72]_AND_376_o1
    SLICE_X28Y54.SR      net (fanout=2)        0.588   count_256_douta_0[72]_AND_376_o
    SLICE_X28Y54.CLK     Trck                  0.254   temp_72_LDC
                                                       temp_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.896ns (2.516ns logic, 1.380ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_72_LDC (SLICE_X28Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.323ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_72_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.677ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X34Y55.A5      net (fanout=265)      2.795   count_256
    SLICE_X34Y55.A       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[72]_AND_375_o1
    SLICE_X28Y54.CLK     net (fanout=2)        0.477   count_256_douta_0[72]_AND_375_o
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (0.405ns logic, 3.272ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.590ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_72_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.410ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO0  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X34Y55.A3      net (fanout=2)        0.792   douta_0<72>
    SLICE_X34Y55.A       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[72]_AND_375_o1
    SLICE_X28Y54.CLK     net (fanout=2)        0.477   count_256_douta_0[72]_AND_375_o
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (2.141ns logic, 1.269ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_72_LDC = MAXDELAY TO TIMEGRP "TO_temp_72_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_72_LDC (SLICE_X28Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_72_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[72]_AND_375_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO0  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X34Y55.A3      net (fanout=2)        0.376   douta_0<72>
    SLICE_X34Y55.AMUX    Tilo                  0.080   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[72]_AND_376_o1
    SLICE_X28Y54.SR      net (fanout=2)        0.228   count_256_douta_0[72]_AND_376_o
    SLICE_X28Y54.CLK     Tremck      (-Th)    -0.054   temp_72_LDC
                                                       temp_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.588ns logic, 0.604ns route)
                                                       (49.3% logic, 50.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_72_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[72]_AND_375_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X34Y55.A5      net (fanout=265)      1.438   count_256
    SLICE_X34Y55.AMUX    Tilo                  0.079   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[72]_AND_376_o1
    SLICE_X28Y54.SR      net (fanout=2)        0.228   count_256_douta_0[72]_AND_376_o
    SLICE_X28Y54.CLK     Tremck      (-Th)    -0.054   temp_72_LDC
                                                       temp_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (0.231ns logic, 1.666ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_72_LDC (SLICE_X28Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.057ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_72_LDC (LATCH)
  Data Path Delay:      1.057ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO0  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X34Y55.A3      net (fanout=2)        0.376   douta_0<72>
    SLICE_X34Y55.A       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[72]_AND_375_o1
    SLICE_X28Y54.CLK     net (fanout=2)        0.193   count_256_douta_0[72]_AND_375_o
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.488ns logic, 0.569ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_72_LDC (SLICE_X28Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.763ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_72_LDC (LATCH)
  Data Path Delay:      1.763ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X34Y55.A5      net (fanout=265)      1.438   count_256
    SLICE_X34Y55.A       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[296].SYNC_IN_CELL/sync_r_out
                                                       count_256_douta_0[72]_AND_375_o1
    SLICE_X28Y54.CLK     net (fanout=2)        0.193   count_256_douta_0[72]_AND_375_o
    -------------------------------------------------  ---------------------------
    Total                                      1.763ns (0.132ns logic, 1.631ns route)
                                                       (7.5% logic, 92.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_71_LDC = MAXDELAY TO TIMEGRP "TO_temp_71_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.640ns.
--------------------------------------------------------------------------------

Paths for end point temp_71_LDC (SLICE_X49Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_71_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.640ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[71]_AND_377_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X49Y53.D2      net (fanout=265)      3.333   count_256
    SLICE_X49Y53.DMUX    Tilo                  0.191   temp_71_LDC
                                                       count_256_douta_0[71]_AND_378_o1
    SLICE_X49Y53.SR      net (fanout=2)        0.482   count_256_douta_0[71]_AND_378_o
    SLICE_X49Y53.CLK     Trck                  0.297   temp_71_LDC
                                                       temp_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.640ns (0.825ns logic, 3.815ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_71_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[71]_AND_377_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP3 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y53.D5      net (fanout=2)        0.831   douta_0<71>
    SLICE_X49Y53.DMUX    Tilo                  0.191   temp_71_LDC
                                                       count_256_douta_0[71]_AND_378_o1
    SLICE_X49Y53.SR      net (fanout=2)        0.482   count_256_douta_0[71]_AND_378_o
    SLICE_X49Y53.CLK     Trck                  0.297   temp_71_LDC
                                                       temp_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (2.561ns logic, 1.313ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_71_LDC (SLICE_X49Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.898ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_71_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.102ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X49Y53.D2      net (fanout=265)      3.333   count_256
    SLICE_X49Y53.D       Tilo                  0.068   temp_71_LDC
                                                       count_256_douta_0[71]_AND_377_o1
    SLICE_X49Y53.CLK     net (fanout=2)        0.364   count_256_douta_0[71]_AND_377_o
    -------------------------------------------------  ---------------------------
    Total                                      4.102ns (0.405ns logic, 3.697ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.664ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_71_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP3 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y53.D5      net (fanout=2)        0.831   douta_0<71>
    SLICE_X49Y53.D       Tilo                  0.068   temp_71_LDC
                                                       count_256_douta_0[71]_AND_377_o1
    SLICE_X49Y53.CLK     net (fanout=2)        0.364   count_256_douta_0[71]_AND_377_o
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (2.141ns logic, 1.195ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_71_LDC = MAXDELAY TO TIMEGRP "TO_temp_71_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_71_LDC (SLICE_X49Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_71_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[71]_AND_377_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP3 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y53.D5      net (fanout=2)        0.411   douta_0<71>
    SLICE_X49Y53.DMUX    Tilo                  0.078   temp_71_LDC
                                                       count_256_douta_0[71]_AND_378_o1
    SLICE_X49Y53.SR      net (fanout=2)        0.186   count_256_douta_0[71]_AND_378_o
    SLICE_X49Y53.CLK     Tremck      (-Th)    -0.075   temp_71_LDC
                                                       temp_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.607ns logic, 0.597ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_71_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[71]_AND_377_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X49Y53.D2      net (fanout=265)      1.689   count_256
    SLICE_X49Y53.DMUX    Tilo                  0.074   temp_71_LDC
                                                       count_256_douta_0[71]_AND_378_o1
    SLICE_X49Y53.SR      net (fanout=2)        0.186   count_256_douta_0[71]_AND_378_o
    SLICE_X49Y53.CLK     Tremck      (-Th)    -0.075   temp_71_LDC
                                                       temp_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (0.247ns logic, 1.875ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_71_LDC (SLICE_X49Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.046ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_71_LDC (LATCH)
  Data Path Delay:      1.046ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP3 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y53.D5      net (fanout=2)        0.411   douta_0<71>
    SLICE_X49Y53.D       Tilo                  0.034   temp_71_LDC
                                                       count_256_douta_0[71]_AND_377_o1
    SLICE_X49Y53.CLK     net (fanout=2)        0.147   count_256_douta_0[71]_AND_377_o
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.488ns logic, 0.558ns route)
                                                       (46.7% logic, 53.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_71_LDC (SLICE_X49Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.968ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_71_LDC (LATCH)
  Data Path Delay:      1.968ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X49Y53.D2      net (fanout=265)      1.689   count_256
    SLICE_X49Y53.D       Tilo                  0.034   temp_71_LDC
                                                       count_256_douta_0[71]_AND_377_o1
    SLICE_X49Y53.CLK     net (fanout=2)        0.147   count_256_douta_0[71]_AND_377_o
    -------------------------------------------------  ---------------------------
    Total                                      1.968ns (0.132ns logic, 1.836ns route)
                                                       (6.7% logic, 93.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_70_LDC = MAXDELAY TO TIMEGRP "TO_temp_70_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.342ns.
--------------------------------------------------------------------------------

Paths for end point temp_70_LDC (SLICE_X35Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_70_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.342ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[70]_AND_379_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO31  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y54.B4      net (fanout=2)        1.426   douta_0<70>
    SLICE_X35Y54.BMUX    Tilo                  0.191   ila/U0/iTRIG_IN<331>
                                                       count_256_douta_0[70]_AND_380_o1
    SLICE_X35Y53.SR      net (fanout=2)        0.355   count_256_douta_0[70]_AND_380_o
    SLICE_X35Y53.CLK     Trck                  0.297   temp_70_LDC
                                                       temp_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (2.561ns logic, 1.781ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_70_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[70]_AND_379_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y54.B5      net (fanout=265)      2.783   count_256
    SLICE_X35Y54.BMUX    Tilo                  0.196   ila/U0/iTRIG_IN<331>
                                                       count_256_douta_0[70]_AND_380_o1
    SLICE_X35Y53.SR      net (fanout=2)        0.355   count_256_douta_0[70]_AND_380_o
    SLICE_X35Y53.CLK     Trck                  0.297   temp_70_LDC
                                                       temp_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (0.830ns logic, 3.138ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_70_LDC (SLICE_X35Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.082ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_70_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.918ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO31  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y54.B4      net (fanout=2)        1.426   douta_0<70>
    SLICE_X35Y54.B       Tilo                  0.068   ila/U0/iTRIG_IN<331>
                                                       count_256_douta_0[70]_AND_379_o1
    SLICE_X35Y53.CLK     net (fanout=2)        0.351   count_256_douta_0[70]_AND_379_o
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (2.141ns logic, 1.777ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.461ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_70_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.539ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y54.B5      net (fanout=265)      2.783   count_256
    SLICE_X35Y54.B       Tilo                  0.068   ila/U0/iTRIG_IN<331>
                                                       count_256_douta_0[70]_AND_379_o1
    SLICE_X35Y53.CLK     net (fanout=2)        0.351   count_256_douta_0[70]_AND_379_o
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (0.405ns logic, 3.134ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_70_LDC = MAXDELAY TO TIMEGRP "TO_temp_70_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_70_LDC (SLICE_X35Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_70_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.429ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[70]_AND_379_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO31  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y54.B4      net (fanout=2)        0.686   douta_0<70>
    SLICE_X35Y54.BMUX    Tilo                  0.079   ila/U0/iTRIG_IN<331>
                                                       count_256_douta_0[70]_AND_380_o1
    SLICE_X35Y53.SR      net (fanout=2)        0.135   count_256_douta_0[70]_AND_380_o
    SLICE_X35Y53.CLK     Tremck      (-Th)    -0.075   temp_70_LDC
                                                       temp_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (0.608ns logic, 0.821ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_70_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.818ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[70]_AND_379_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y54.B5      net (fanout=265)      1.431   count_256
    SLICE_X35Y54.BMUX    Tilo                  0.079   ila/U0/iTRIG_IN<331>
                                                       count_256_douta_0[70]_AND_380_o1
    SLICE_X35Y53.SR      net (fanout=2)        0.135   count_256_douta_0[70]_AND_380_o
    SLICE_X35Y53.CLK     Tremck      (-Th)    -0.075   temp_70_LDC
                                                       temp_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (0.252ns logic, 1.566ns route)
                                                       (13.9% logic, 86.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_70_LDC (SLICE_X35Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.316ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_70_LDC (LATCH)
  Data Path Delay:      1.316ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO31  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y54.B4      net (fanout=2)        0.686   douta_0<70>
    SLICE_X35Y54.B       Tilo                  0.034   ila/U0/iTRIG_IN<331>
                                                       count_256_douta_0[70]_AND_379_o1
    SLICE_X35Y53.CLK     net (fanout=2)        0.142   count_256_douta_0[70]_AND_379_o
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.488ns logic, 0.828ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_70_LDC (SLICE_X35Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.705ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_70_LDC (LATCH)
  Data Path Delay:      1.705ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y54.B5      net (fanout=265)      1.431   count_256
    SLICE_X35Y54.B       Tilo                  0.034   ila/U0/iTRIG_IN<331>
                                                       count_256_douta_0[70]_AND_379_o1
    SLICE_X35Y53.CLK     net (fanout=2)        0.142   count_256_douta_0[70]_AND_379_o
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (0.132ns logic, 1.573ns route)
                                                       (7.7% logic, 92.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_69_LDC = MAXDELAY TO TIMEGRP "TO_temp_69_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.667ns.
--------------------------------------------------------------------------------

Paths for end point temp_69_LDC (SLICE_X27Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_69_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[69]_AND_381_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO30  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y52.C1      net (fanout=2)        1.607   douta_0<69>
    SLICE_X37Y52.CMUX    Tilo                  0.191   temp_61_LDC
                                                       count_256_douta_0[69]_AND_382_o1
    SLICE_X27Y52.SR      net (fanout=2)        0.499   count_256_douta_0[69]_AND_382_o
    SLICE_X27Y52.CLK     Trck                  0.297   temp_69_LDC
                                                       temp_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.667ns (2.561ns logic, 2.106ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_69_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[69]_AND_381_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y52.C2      net (fanout=265)      3.052   count_256
    SLICE_X37Y52.CMUX    Tilo                  0.191   temp_61_LDC
                                                       count_256_douta_0[69]_AND_382_o1
    SLICE_X27Y52.SR      net (fanout=2)        0.499   count_256_douta_0[69]_AND_382_o
    SLICE_X27Y52.CLK     Trck                  0.297   temp_69_LDC
                                                       temp_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (0.825ns logic, 3.551ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_69_LDC (SLICE_X27Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.603ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_69_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.397ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO30  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y52.C1      net (fanout=2)        1.607   douta_0<69>
    SLICE_X37Y52.C       Tilo                  0.068   temp_61_LDC
                                                       count_256_douta_0[69]_AND_381_o1
    SLICE_X27Y52.CLK     net (fanout=2)        0.649   count_256_douta_0[69]_AND_381_o
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (2.141ns logic, 2.256ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.894ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_69_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y52.C2      net (fanout=265)      3.052   count_256
    SLICE_X37Y52.C       Tilo                  0.068   temp_61_LDC
                                                       count_256_douta_0[69]_AND_381_o1
    SLICE_X27Y52.CLK     net (fanout=2)        0.649   count_256_douta_0[69]_AND_381_o
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (0.405ns logic, 3.701ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_69_LDC = MAXDELAY TO TIMEGRP "TO_temp_69_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_69_LDC (SLICE_X27Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_69_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.541ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[69]_AND_381_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO30  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y52.C1      net (fanout=2)        0.746   douta_0<69>
    SLICE_X37Y52.CMUX    Tilo                  0.073   temp_61_LDC
                                                       count_256_douta_0[69]_AND_382_o1
    SLICE_X27Y52.SR      net (fanout=2)        0.193   count_256_douta_0[69]_AND_382_o
    SLICE_X27Y52.CLK     Tremck      (-Th)    -0.075   temp_69_LDC
                                                       temp_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.541ns (0.602ns logic, 0.939ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.961ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_69_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.961ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[69]_AND_381_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y52.C2      net (fanout=265)      1.522   count_256
    SLICE_X37Y52.CMUX    Tilo                  0.073   temp_61_LDC
                                                       count_256_douta_0[69]_AND_382_o1
    SLICE_X27Y52.SR      net (fanout=2)        0.193   count_256_douta_0[69]_AND_382_o
    SLICE_X27Y52.CLK     Tremck      (-Th)    -0.075   temp_69_LDC
                                                       temp_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (0.246ns logic, 1.715ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_69_LDC (SLICE_X27Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.496ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_69_LDC (LATCH)
  Data Path Delay:      1.496ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO30  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y52.C1      net (fanout=2)        0.746   douta_0<69>
    SLICE_X37Y52.C       Tilo                  0.034   temp_61_LDC
                                                       count_256_douta_0[69]_AND_381_o1
    SLICE_X27Y52.CLK     net (fanout=2)        0.262   count_256_douta_0[69]_AND_381_o
    -------------------------------------------------  ---------------------------
    Total                                      1.496ns (0.488ns logic, 1.008ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_69_LDC (SLICE_X27Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.916ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_69_LDC (LATCH)
  Data Path Delay:      1.916ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y52.C2      net (fanout=265)      1.522   count_256
    SLICE_X37Y52.C       Tilo                  0.034   temp_61_LDC
                                                       count_256_douta_0[69]_AND_381_o1
    SLICE_X27Y52.CLK     net (fanout=2)        0.262   count_256_douta_0[69]_AND_381_o
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (0.132ns logic, 1.784ns route)
                                                       (6.9% logic, 93.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_68_LDC = MAXDELAY TO TIMEGRP "TO_temp_68_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.940ns.
--------------------------------------------------------------------------------

Paths for end point temp_68_LDC (SLICE_X37Y51.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_68_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[68]_AND_383_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y51.B2      net (fanout=265)      3.392   count_256
    SLICE_X41Y51.BMUX    Tilo                  0.197   temp_38_P_38
                                                       count_256_douta_0[68]_AND_384_o1
    SLICE_X37Y51.SR      net (fanout=2)        0.717   count_256_douta_0[68]_AND_384_o
    SLICE_X37Y51.CLK     Trck                  0.297   temp_68_LDC
                                                       temp_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (0.831ns logic, 4.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_68_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[68]_AND_383_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO29  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y51.B5      net (fanout=2)        0.978   douta_0<68>
    SLICE_X41Y51.BMUX    Tilo                  0.196   temp_38_P_38
                                                       count_256_douta_0[68]_AND_384_o1
    SLICE_X37Y51.SR      net (fanout=2)        0.717   count_256_douta_0[68]_AND_384_o
    SLICE_X37Y51.CLK     Trck                  0.297   temp_68_LDC
                                                       temp_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (2.566ns logic, 1.695ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_68_LDC (SLICE_X37Y51.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.680ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_68_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.320ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y51.B2      net (fanout=265)      3.392   count_256
    SLICE_X41Y51.B       Tilo                  0.068   temp_38_P_38
                                                       count_256_douta_0[68]_AND_383_o1
    SLICE_X37Y51.CLK     net (fanout=2)        0.523   count_256_douta_0[68]_AND_383_o
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (0.405ns logic, 3.915ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.358ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_68_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.642ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO29  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y51.B5      net (fanout=2)        0.978   douta_0<68>
    SLICE_X41Y51.B       Tilo                  0.068   temp_38_P_38
                                                       count_256_douta_0[68]_AND_383_o1
    SLICE_X37Y51.CLK     net (fanout=2)        0.523   count_256_douta_0[68]_AND_383_o
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (2.141ns logic, 1.501ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_68_LDC = MAXDELAY TO TIMEGRP "TO_temp_68_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_68_LDC (SLICE_X37Y51.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_68_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[68]_AND_383_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO29  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y51.B5      net (fanout=2)        0.474   douta_0<68>
    SLICE_X41Y51.BMUX    Tilo                  0.079   temp_38_P_38
                                                       count_256_douta_0[68]_AND_384_o1
    SLICE_X37Y51.SR      net (fanout=2)        0.315   count_256_douta_0[68]_AND_384_o
    SLICE_X37Y51.CLK     Tremck      (-Th)    -0.075   temp_68_LDC
                                                       temp_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (0.608ns logic, 0.789ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_68_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.254ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[68]_AND_383_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y51.B2      net (fanout=265)      1.691   count_256
    SLICE_X41Y51.BMUX    Tilo                  0.075   temp_38_P_38
                                                       count_256_douta_0[68]_AND_384_o1
    SLICE_X37Y51.SR      net (fanout=2)        0.315   count_256_douta_0[68]_AND_384_o
    SLICE_X37Y51.CLK     Tremck      (-Th)    -0.075   temp_68_LDC
                                                       temp_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (0.248ns logic, 2.006ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_68_LDC (SLICE_X37Y51.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.191ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_68_LDC (LATCH)
  Data Path Delay:      1.191ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO29  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y51.B5      net (fanout=2)        0.474   douta_0<68>
    SLICE_X41Y51.B       Tilo                  0.034   temp_38_P_38
                                                       count_256_douta_0[68]_AND_383_o1
    SLICE_X37Y51.CLK     net (fanout=2)        0.229   count_256_douta_0[68]_AND_383_o
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.488ns logic, 0.703ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_68_LDC (SLICE_X37Y51.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.052ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_68_LDC (LATCH)
  Data Path Delay:      2.052ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y51.B2      net (fanout=265)      1.691   count_256
    SLICE_X41Y51.B       Tilo                  0.034   temp_38_P_38
                                                       count_256_douta_0[68]_AND_383_o1
    SLICE_X37Y51.CLK     net (fanout=2)        0.229   count_256_douta_0[68]_AND_383_o
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (0.132ns logic, 1.920ns route)
                                                       (6.4% logic, 93.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_67_LDC = MAXDELAY TO TIMEGRP "TO_temp_67_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.590ns.
--------------------------------------------------------------------------------

Paths for end point temp_67_LDC (SLICE_X42Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_67_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[67]_AND_385_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y51.C2      net (fanout=265)      3.181   count_256
    SLICE_X45Y51.CMUX    Tilo                  0.191   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<19>
                                                       count_256_douta_0[67]_AND_386_o1
    SLICE_X42Y46.SR      net (fanout=2)        0.627   count_256_douta_0[67]_AND_386_o
    SLICE_X42Y46.CLK     Trck                  0.254   temp_67_LDC
                                                       temp_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (0.782ns logic, 3.808ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_67_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[67]_AND_385_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO28  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y51.C5      net (fanout=2)        1.081   douta_0<67>
    SLICE_X45Y51.CMUX    Tilo                  0.191   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<19>
                                                       count_256_douta_0[67]_AND_386_o1
    SLICE_X42Y46.SR      net (fanout=2)        0.627   count_256_douta_0[67]_AND_386_o
    SLICE_X42Y46.CLK     Trck                  0.254   temp_67_LDC
                                                       temp_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (2.518ns logic, 1.708ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_67_LDC (SLICE_X42Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.775ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_67_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.225ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y51.C2      net (fanout=265)      3.181   count_256
    SLICE_X45Y51.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<19>
                                                       count_256_douta_0[67]_AND_385_o1
    SLICE_X42Y46.CLK     net (fanout=2)        0.639   count_256_douta_0[67]_AND_385_o
    -------------------------------------------------  ---------------------------
    Total                                      4.225ns (0.405ns logic, 3.820ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.139ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_67_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO28  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y51.C5      net (fanout=2)        1.081   douta_0<67>
    SLICE_X45Y51.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<19>
                                                       count_256_douta_0[67]_AND_385_o1
    SLICE_X42Y46.CLK     net (fanout=2)        0.639   count_256_douta_0[67]_AND_385_o
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (2.141ns logic, 1.720ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_67_LDC = MAXDELAY TO TIMEGRP "TO_temp_67_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_67_LDC (SLICE_X42Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_67_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.342ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[67]_AND_385_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO28  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y51.C5      net (fanout=2)        0.507   douta_0<67>
    SLICE_X45Y51.CMUX    Tilo                  0.077   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<19>
                                                       count_256_douta_0[67]_AND_386_o1
    SLICE_X42Y46.SR      net (fanout=2)        0.250   count_256_douta_0[67]_AND_386_o
    SLICE_X42Y46.CLK     Tremck      (-Th)    -0.054   temp_67_LDC
                                                       temp_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (0.585ns logic, 0.757ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_67_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.100ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[67]_AND_385_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y51.C2      net (fanout=265)      1.625   count_256
    SLICE_X45Y51.CMUX    Tilo                  0.073   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<19>
                                                       count_256_douta_0[67]_AND_386_o1
    SLICE_X42Y46.SR      net (fanout=2)        0.250   count_256_douta_0[67]_AND_386_o
    SLICE_X42Y46.CLK     Tremck      (-Th)    -0.054   temp_67_LDC
                                                       temp_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (0.225ns logic, 1.875ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_67_LDC (SLICE_X42Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.255ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_67_LDC (LATCH)
  Data Path Delay:      1.255ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO28  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y51.C5      net (fanout=2)        0.507   douta_0<67>
    SLICE_X45Y51.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<19>
                                                       count_256_douta_0[67]_AND_385_o1
    SLICE_X42Y46.CLK     net (fanout=2)        0.260   count_256_douta_0[67]_AND_385_o
    -------------------------------------------------  ---------------------------
    Total                                      1.255ns (0.488ns logic, 0.767ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_67_LDC (SLICE_X42Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.017ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_67_LDC (LATCH)
  Data Path Delay:      2.017ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y51.C2      net (fanout=265)      1.625   count_256
    SLICE_X45Y51.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<19>
                                                       count_256_douta_0[67]_AND_385_o1
    SLICE_X42Y46.CLK     net (fanout=2)        0.260   count_256_douta_0[67]_AND_385_o
    -------------------------------------------------  ---------------------------
    Total                                      2.017ns (0.132ns logic, 1.885ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_66_LDC = MAXDELAY TO TIMEGRP "TO_temp_66_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.330ns.
--------------------------------------------------------------------------------

Paths for end point temp_66_LDC (SLICE_X34Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_66_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[66]_AND_387_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y53.B1      net (fanout=265)      3.303   count_256
    SLICE_X35Y53.BMUX    Tilo                  0.197   temp_70_LDC
                                                       count_256_douta_0[66]_AND_388_o1
    SLICE_X34Y53.SR      net (fanout=2)        0.239   count_256_douta_0[66]_AND_388_o
    SLICE_X34Y53.CLK     Trck                  0.254   temp_66_LDC
                                                       temp_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (0.788ns logic, 3.542ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_66_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[66]_AND_387_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO27  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y53.B3      net (fanout=2)        1.474   douta_0<66>
    SLICE_X35Y53.BMUX    Tilo                  0.186   temp_70_LDC
                                                       count_256_douta_0[66]_AND_388_o1
    SLICE_X34Y53.SR      net (fanout=2)        0.239   count_256_douta_0[66]_AND_388_o
    SLICE_X34Y53.CLK     Trck                  0.254   temp_66_LDC
                                                       temp_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (2.513ns logic, 1.713ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_66_LDC (SLICE_X34Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.057ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_66_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.943ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y53.B1      net (fanout=265)      3.303   count_256
    SLICE_X35Y53.B       Tilo                  0.068   temp_70_LDC
                                                       count_256_douta_0[66]_AND_387_o1
    SLICE_X34Y53.CLK     net (fanout=2)        0.235   count_256_douta_0[66]_AND_387_o
    -------------------------------------------------  ---------------------------
    Total                                      3.943ns (0.405ns logic, 3.538ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.150ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_66_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.850ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO27  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y53.B3      net (fanout=2)        1.474   douta_0<66>
    SLICE_X35Y53.B       Tilo                  0.068   temp_70_LDC
                                                       count_256_douta_0[66]_AND_387_o1
    SLICE_X34Y53.CLK     net (fanout=2)        0.235   count_256_douta_0[66]_AND_387_o
    -------------------------------------------------  ---------------------------
    Total                                      3.850ns (2.141ns logic, 1.709ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_66_LDC = MAXDELAY TO TIMEGRP "TO_temp_66_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_66_LDC (SLICE_X34Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_66_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.364ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[66]_AND_387_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO27  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y53.B3      net (fanout=2)        0.687   douta_0<66>
    SLICE_X35Y53.BMUX    Tilo                  0.079   temp_70_LDC
                                                       count_256_douta_0[66]_AND_388_o1
    SLICE_X34Y53.SR      net (fanout=2)        0.090   count_256_douta_0[66]_AND_388_o
    SLICE_X34Y53.CLK     Tremck      (-Th)    -0.054   temp_66_LDC
                                                       temp_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.364ns (0.587ns logic, 0.777ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_66_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.935ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[66]_AND_387_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y53.B1      net (fanout=265)      1.618   count_256
    SLICE_X35Y53.BMUX    Tilo                  0.075   temp_70_LDC
                                                       count_256_douta_0[66]_AND_388_o1
    SLICE_X34Y53.SR      net (fanout=2)        0.090   count_256_douta_0[66]_AND_388_o
    SLICE_X34Y53.CLK     Tremck      (-Th)    -0.054   temp_66_LDC
                                                       temp_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (0.227ns logic, 1.708ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_66_LDC (SLICE_X34Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.272ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_66_LDC (LATCH)
  Data Path Delay:      1.272ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO27  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y53.B3      net (fanout=2)        0.687   douta_0<66>
    SLICE_X35Y53.B       Tilo                  0.034   temp_70_LDC
                                                       count_256_douta_0[66]_AND_387_o1
    SLICE_X34Y53.CLK     net (fanout=2)        0.097   count_256_douta_0[66]_AND_387_o
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.488ns logic, 0.784ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_66_LDC (SLICE_X34Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.847ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_66_LDC (LATCH)
  Data Path Delay:      1.847ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y53.B1      net (fanout=265)      1.618   count_256
    SLICE_X35Y53.B       Tilo                  0.034   temp_70_LDC
                                                       count_256_douta_0[66]_AND_387_o1
    SLICE_X34Y53.CLK     net (fanout=2)        0.097   count_256_douta_0[66]_AND_387_o
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.132ns logic, 1.715ns route)
                                                       (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_65_LDC = MAXDELAY TO TIMEGRP "TO_temp_65_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.676ns.
--------------------------------------------------------------------------------

Paths for end point temp_65_LDC (SLICE_X33Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_65_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[65]_AND_389_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO26  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y52.C2      net (fanout=2)        1.636   douta_0<65>
    SLICE_X35Y52.CMUX    Tilo                  0.191   temp_65_P_65
                                                       count_256_douta_0[65]_AND_390_o1
    SLICE_X33Y53.SR      net (fanout=2)        0.479   count_256_douta_0[65]_AND_390_o
    SLICE_X33Y53.CLK     Trck                  0.297   temp_65_LDC
                                                       temp_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (2.561ns logic, 2.115ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_65_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[65]_AND_389_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y52.C3      net (fanout=265)      3.061   count_256
    SLICE_X35Y52.CMUX    Tilo                  0.179   temp_65_P_65
                                                       count_256_douta_0[65]_AND_390_o1
    SLICE_X33Y53.SR      net (fanout=2)        0.479   count_256_douta_0[65]_AND_390_o
    SLICE_X33Y53.CLK     Trck                  0.297   temp_65_LDC
                                                       temp_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (0.813ns logic, 3.540ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_65_LDC (SLICE_X33Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.880ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_65_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.120ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO26  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y52.C2      net (fanout=2)        1.636   douta_0<65>
    SLICE_X35Y52.C       Tilo                  0.068   temp_65_P_65
                                                       count_256_douta_0[65]_AND_389_o1
    SLICE_X33Y53.CLK     net (fanout=2)        0.343   count_256_douta_0[65]_AND_389_o
    -------------------------------------------------  ---------------------------
    Total                                      4.120ns (2.141ns logic, 1.979ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.191ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_65_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.809ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y52.C3      net (fanout=265)      3.061   count_256
    SLICE_X35Y52.C       Tilo                  0.068   temp_65_P_65
                                                       count_256_douta_0[65]_AND_389_o1
    SLICE_X33Y53.CLK     net (fanout=2)        0.343   count_256_douta_0[65]_AND_389_o
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (0.405ns logic, 3.404ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_65_LDC = MAXDELAY TO TIMEGRP "TO_temp_65_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_65_LDC (SLICE_X33Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_65_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.543ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[65]_AND_389_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO26  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y52.C2      net (fanout=2)        0.760   douta_0<65>
    SLICE_X35Y52.CMUX    Tilo                  0.073   temp_65_P_65
                                                       count_256_douta_0[65]_AND_390_o1
    SLICE_X33Y53.SR      net (fanout=2)        0.181   count_256_douta_0[65]_AND_390_o
    SLICE_X33Y53.CLK     Tremck      (-Th)    -0.075   temp_65_LDC
                                                       temp_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.543ns (0.602ns logic, 0.941ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.960ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_65_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.960ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[65]_AND_389_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y52.C3      net (fanout=265)      1.528   count_256
    SLICE_X35Y52.CMUX    Tilo                  0.078   temp_65_P_65
                                                       count_256_douta_0[65]_AND_390_o1
    SLICE_X33Y53.SR      net (fanout=2)        0.181   count_256_douta_0[65]_AND_390_o
    SLICE_X33Y53.CLK     Tremck      (-Th)    -0.075   temp_65_LDC
                                                       temp_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.960ns (0.251ns logic, 1.709ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_65_LDC (SLICE_X33Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.387ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_65_LDC (LATCH)
  Data Path Delay:      1.387ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO26  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y52.C2      net (fanout=2)        0.760   douta_0<65>
    SLICE_X35Y52.C       Tilo                  0.034   temp_65_P_65
                                                       count_256_douta_0[65]_AND_389_o1
    SLICE_X33Y53.CLK     net (fanout=2)        0.139   count_256_douta_0[65]_AND_389_o
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.488ns logic, 0.899ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_65_LDC (SLICE_X33Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.799ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_65_LDC (LATCH)
  Data Path Delay:      1.799ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y52.C3      net (fanout=265)      1.528   count_256
    SLICE_X35Y52.C       Tilo                  0.034   temp_65_P_65
                                                       count_256_douta_0[65]_AND_389_o1
    SLICE_X33Y53.CLK     net (fanout=2)        0.139   count_256_douta_0[65]_AND_389_o
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.132ns logic, 1.667ns route)
                                                       (7.3% logic, 92.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_64_LDC = MAXDELAY TO TIMEGRP "TO_temp_64_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.646ns.
--------------------------------------------------------------------------------

Paths for end point temp_64_LDC (SLICE_X29Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_64_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[64]_AND_391_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO25  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y52.D2      net (fanout=2)        1.601   douta_0<64>
    SLICE_X37Y52.DMUX    Tilo                  0.191   temp_61_LDC
                                                       count_256_douta_0[64]_AND_392_o1
    SLICE_X29Y52.SR      net (fanout=2)        0.484   count_256_douta_0[64]_AND_392_o
    SLICE_X29Y52.CLK     Trck                  0.297   temp_64_LDC
                                                       temp_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (2.561ns logic, 2.085ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_64_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[64]_AND_391_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y52.D4      net (fanout=265)      2.860   count_256
    SLICE_X37Y52.DMUX    Tilo                  0.186   temp_61_LDC
                                                       count_256_douta_0[64]_AND_392_o1
    SLICE_X29Y52.SR      net (fanout=2)        0.484   count_256_douta_0[64]_AND_392_o
    SLICE_X29Y52.CLK     Trck                  0.297   temp_64_LDC
                                                       temp_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (0.820ns logic, 3.344ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_64_LDC (SLICE_X29Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.542ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_64_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.458ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO25  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y52.D2      net (fanout=2)        1.601   douta_0<64>
    SLICE_X37Y52.D       Tilo                  0.068   temp_61_LDC
                                                       count_256_douta_0[64]_AND_391_o1
    SLICE_X29Y52.CLK     net (fanout=2)        0.716   count_256_douta_0[64]_AND_391_o
    -------------------------------------------------  ---------------------------
    Total                                      4.458ns (2.141ns logic, 2.317ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.019ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_64_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.981ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y52.D4      net (fanout=265)      2.860   count_256
    SLICE_X37Y52.D       Tilo                  0.068   temp_61_LDC
                                                       count_256_douta_0[64]_AND_391_o1
    SLICE_X29Y52.CLK     net (fanout=2)        0.716   count_256_douta_0[64]_AND_391_o
    -------------------------------------------------  ---------------------------
    Total                                      3.981ns (0.405ns logic, 3.576ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_64_LDC = MAXDELAY TO TIMEGRP "TO_temp_64_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_64_LDC (SLICE_X29Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_64_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.527ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[64]_AND_391_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO25  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y52.D2      net (fanout=2)        0.737   douta_0<64>
    SLICE_X37Y52.DMUX    Tilo                  0.074   temp_61_LDC
                                                       count_256_douta_0[64]_AND_392_o1
    SLICE_X29Y52.SR      net (fanout=2)        0.187   count_256_douta_0[64]_AND_392_o
    SLICE_X29Y52.CLK     Tremck      (-Th)    -0.075   temp_64_LDC
                                                       temp_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.527ns (0.603ns logic, 0.924ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_64_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.891ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[64]_AND_391_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y52.D4      net (fanout=265)      1.453   count_256
    SLICE_X37Y52.DMUX    Tilo                  0.078   temp_61_LDC
                                                       count_256_douta_0[64]_AND_392_o1
    SLICE_X29Y52.SR      net (fanout=2)        0.187   count_256_douta_0[64]_AND_392_o
    SLICE_X29Y52.CLK     Tremck      (-Th)    -0.075   temp_64_LDC
                                                       temp_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.891ns (0.251ns logic, 1.640ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_64_LDC (SLICE_X29Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.512ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_64_LDC (LATCH)
  Data Path Delay:      1.512ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO25  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y52.D2      net (fanout=2)        0.737   douta_0<64>
    SLICE_X37Y52.D       Tilo                  0.034   temp_61_LDC
                                                       count_256_douta_0[64]_AND_391_o1
    SLICE_X29Y52.CLK     net (fanout=2)        0.287   count_256_douta_0[64]_AND_391_o
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.488ns logic, 1.024ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_64_LDC (SLICE_X29Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.872ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_64_LDC (LATCH)
  Data Path Delay:      1.872ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y52.D4      net (fanout=265)      1.453   count_256
    SLICE_X37Y52.D       Tilo                  0.034   temp_61_LDC
                                                       count_256_douta_0[64]_AND_391_o1
    SLICE_X29Y52.CLK     net (fanout=2)        0.287   count_256_douta_0[64]_AND_391_o
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (0.132ns logic, 1.740ns route)
                                                       (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_63_LDC = MAXDELAY TO TIMEGRP "TO_temp_63_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.206ns.
--------------------------------------------------------------------------------

Paths for end point temp_63_LDC (SLICE_X43Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_63_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[63]_AND_393_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y46.D5      net (fanout=265)      3.148   count_256
    SLICE_X42Y46.DMUX    Tilo                  0.196   temp_67_LDC
                                                       count_256_douta_0[63]_AND_394_o1
    SLICE_X43Y45.SR      net (fanout=2)        0.228   count_256_douta_0[63]_AND_394_o
    SLICE_X43Y45.CLK     Trck                  0.297   temp_63_LDC
                                                       temp_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (0.830ns logic, 3.376ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_63_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[63]_AND_393_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO24  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y46.D3      net (fanout=2)        1.008   douta_0<63>
    SLICE_X42Y46.DMUX    Tilo                  0.190   temp_67_LDC
                                                       count_256_douta_0[63]_AND_394_o1
    SLICE_X43Y45.SR      net (fanout=2)        0.228   count_256_douta_0[63]_AND_394_o
    SLICE_X43Y45.CLK     Trck                  0.297   temp_63_LDC
                                                       temp_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (2.560ns logic, 1.236ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_63_LDC (SLICE_X43Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.105ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_63_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y46.D5      net (fanout=265)      3.148   count_256
    SLICE_X42Y46.D       Tilo                  0.068   temp_67_LDC
                                                       count_256_douta_0[63]_AND_393_o1
    SLICE_X43Y45.CLK     net (fanout=2)        0.342   count_256_douta_0[63]_AND_393_o
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (0.405ns logic, 3.490ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.509ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_63_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.491ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO24  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y46.D3      net (fanout=2)        1.008   douta_0<63>
    SLICE_X42Y46.D       Tilo                  0.068   temp_67_LDC
                                                       count_256_douta_0[63]_AND_393_o1
    SLICE_X43Y45.CLK     net (fanout=2)        0.342   count_256_douta_0[63]_AND_393_o
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (2.141ns logic, 1.350ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_63_LDC = MAXDELAY TO TIMEGRP "TO_temp_63_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_63_LDC (SLICE_X43Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_63_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.178ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[63]_AND_393_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO24  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y46.D3      net (fanout=2)        0.481   douta_0<63>
    SLICE_X42Y46.DMUX    Tilo                  0.081   temp_67_LDC
                                                       count_256_douta_0[63]_AND_394_o1
    SLICE_X43Y45.SR      net (fanout=2)        0.087   count_256_douta_0[63]_AND_394_o
    SLICE_X43Y45.CLK     Tremck      (-Th)    -0.075   temp_63_LDC
                                                       temp_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.610ns logic, 0.568ns route)
                                                       (51.8% logic, 48.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.949ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_63_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.949ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[63]_AND_393_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y46.D5      net (fanout=265)      1.608   count_256
    SLICE_X42Y46.DMUX    Tilo                  0.081   temp_67_LDC
                                                       count_256_douta_0[63]_AND_394_o1
    SLICE_X43Y45.SR      net (fanout=2)        0.087   count_256_douta_0[63]_AND_394_o
    SLICE_X43Y45.CLK     Tremck      (-Th)    -0.075   temp_63_LDC
                                                       temp_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (0.254ns logic, 1.695ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_63_LDC (SLICE_X43Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.108ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_63_LDC (LATCH)
  Data Path Delay:      1.108ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO24  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y46.D3      net (fanout=2)        0.481   douta_0<63>
    SLICE_X42Y46.D       Tilo                  0.034   temp_67_LDC
                                                       count_256_douta_0[63]_AND_393_o1
    SLICE_X43Y45.CLK     net (fanout=2)        0.139   count_256_douta_0[63]_AND_393_o
    -------------------------------------------------  ---------------------------
    Total                                      1.108ns (0.488ns logic, 0.620ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_63_LDC (SLICE_X43Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.879ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_63_LDC (LATCH)
  Data Path Delay:      1.879ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y46.D5      net (fanout=265)      1.608   count_256
    SLICE_X42Y46.D       Tilo                  0.034   temp_67_LDC
                                                       count_256_douta_0[63]_AND_393_o1
    SLICE_X43Y45.CLK     net (fanout=2)        0.139   count_256_douta_0[63]_AND_393_o
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (0.132ns logic, 1.747ns route)
                                                       (7.0% logic, 93.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_62_LDC = MAXDELAY TO TIMEGRP "TO_temp_62_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.907ns.
--------------------------------------------------------------------------------

Paths for end point temp_62_LDC (SLICE_X33Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    36.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_62_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[62]_AND_395_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y46.D4      net (fanout=265)      2.855   count_256
    SLICE_X35Y46.DMUX    Tilo                  0.186   count_256_douta_0[62]_AND_395_o
                                                       count_256_douta_0[62]_AND_396_o1
    SLICE_X33Y46.SR      net (fanout=2)        0.232   count_256_douta_0[62]_AND_396_o
    SLICE_X33Y46.CLK     Trck                  0.297   temp_62_LDC
                                                       temp_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (0.820ns logic, 3.087ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_62_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.888ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[62]_AND_395_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP2 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y46.D5      net (fanout=2)        1.095   douta_0<62>
    SLICE_X35Y46.DMUX    Tilo                  0.191   count_256_douta_0[62]_AND_395_o
                                                       count_256_douta_0[62]_AND_396_o1
    SLICE_X33Y46.SR      net (fanout=2)        0.232   count_256_douta_0[62]_AND_396_o
    SLICE_X33Y46.CLK     Trck                  0.297   temp_62_LDC
                                                       temp_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.888ns (2.561ns logic, 1.327ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_62_LDC (SLICE_X33Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.384ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_62_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y46.D4      net (fanout=265)      2.855   count_256
    SLICE_X35Y46.D       Tilo                  0.068   count_256_douta_0[62]_AND_395_o
                                                       count_256_douta_0[62]_AND_395_o1
    SLICE_X33Y46.CLK     net (fanout=2)        0.356   count_256_douta_0[62]_AND_395_o
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (0.405ns logic, 3.211ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.408ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_62_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.592ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP2 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y46.D5      net (fanout=2)        1.095   douta_0<62>
    SLICE_X35Y46.D       Tilo                  0.068   count_256_douta_0[62]_AND_395_o
                                                       count_256_douta_0[62]_AND_395_o1
    SLICE_X33Y46.CLK     net (fanout=2)        0.356   count_256_douta_0[62]_AND_395_o
    -------------------------------------------------  ---------------------------
    Total                                      3.592ns (2.141ns logic, 1.451ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_62_LDC = MAXDELAY TO TIMEGRP "TO_temp_62_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_62_LDC (SLICE_X33Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_62_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.258ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[62]_AND_395_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP2 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y46.D5      net (fanout=2)        0.563   douta_0<62>
    SLICE_X35Y46.DMUX    Tilo                  0.078   count_256_douta_0[62]_AND_395_o
                                                       count_256_douta_0[62]_AND_396_o1
    SLICE_X33Y46.SR      net (fanout=2)        0.088   count_256_douta_0[62]_AND_396_o
    SLICE_X33Y46.CLK     Tremck      (-Th)    -0.075   temp_62_LDC
                                                       temp_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (0.607ns logic, 0.651ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_62_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.787ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[62]_AND_395_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y46.D4      net (fanout=265)      1.448   count_256
    SLICE_X35Y46.DMUX    Tilo                  0.078   count_256_douta_0[62]_AND_395_o
                                                       count_256_douta_0[62]_AND_396_o1
    SLICE_X33Y46.SR      net (fanout=2)        0.088   count_256_douta_0[62]_AND_396_o
    SLICE_X33Y46.CLK     Tremck      (-Th)    -0.075   temp_62_LDC
                                                       temp_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.787ns (0.251ns logic, 1.536ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_62_LDC (SLICE_X33Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.196ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_62_LDC (LATCH)
  Data Path Delay:      1.196ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP2 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y46.D5      net (fanout=2)        0.563   douta_0<62>
    SLICE_X35Y46.D       Tilo                  0.034   count_256_douta_0[62]_AND_395_o
                                                       count_256_douta_0[62]_AND_395_o1
    SLICE_X33Y46.CLK     net (fanout=2)        0.145   count_256_douta_0[62]_AND_395_o
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.488ns logic, 0.708ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_62_LDC (SLICE_X33Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.725ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_62_LDC (LATCH)
  Data Path Delay:      1.725ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y46.D4      net (fanout=265)      1.448   count_256
    SLICE_X35Y46.D       Tilo                  0.034   count_256_douta_0[62]_AND_395_o
                                                       count_256_douta_0[62]_AND_395_o1
    SLICE_X33Y46.CLK     net (fanout=2)        0.145   count_256_douta_0[62]_AND_395_o
    -------------------------------------------------  ---------------------------
    Total                                      1.725ns (0.132ns logic, 1.593ns route)
                                                       (7.7% logic, 92.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_61_LDC = MAXDELAY TO TIMEGRP "TO_temp_61_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.173ns.
--------------------------------------------------------------------------------

Paths for end point temp_61_LDC (SLICE_X37Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_61_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[61]_AND_397_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO23  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y52.C4      net (fanout=2)        1.262   douta_0<61>
    SLICE_X39Y52.CMUX    Tilo                  0.186   temp_42_C_42
                                                       count_256_douta_0[61]_AND_398_o1
    SLICE_X37Y52.SR      net (fanout=2)        0.355   count_256_douta_0[61]_AND_398_o
    SLICE_X37Y52.CLK     Trck                  0.297   temp_61_LDC
                                                       temp_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (2.556ns logic, 1.617ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_61_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[61]_AND_397_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y52.C5      net (fanout=265)      2.891   count_256
    SLICE_X39Y52.CMUX    Tilo                  0.191   temp_42_C_42
                                                       count_256_douta_0[61]_AND_398_o1
    SLICE_X37Y52.SR      net (fanout=2)        0.355   count_256_douta_0[61]_AND_398_o
    SLICE_X37Y52.CLK     Trck                  0.297   temp_61_LDC
                                                       temp_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (0.825ns logic, 3.246ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_61_LDC (SLICE_X37Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.115ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_61_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.885ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO23  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y52.C4      net (fanout=2)        1.262   douta_0<61>
    SLICE_X39Y52.C       Tilo                  0.068   temp_42_C_42
                                                       count_256_douta_0[61]_AND_397_o1
    SLICE_X37Y52.CLK     net (fanout=2)        0.482   count_256_douta_0[61]_AND_397_o
    -------------------------------------------------  ---------------------------
    Total                                      3.885ns (2.141ns logic, 1.744ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.222ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_61_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y52.C5      net (fanout=265)      2.891   count_256
    SLICE_X39Y52.C       Tilo                  0.068   temp_42_C_42
                                                       count_256_douta_0[61]_AND_397_o1
    SLICE_X37Y52.CLK     net (fanout=2)        0.482   count_256_douta_0[61]_AND_397_o
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (0.405ns logic, 3.373ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_61_LDC = MAXDELAY TO TIMEGRP "TO_temp_61_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_61_LDC (SLICE_X37Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_61_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.346ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[61]_AND_397_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO23  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y52.C4      net (fanout=2)        0.605   douta_0<61>
    SLICE_X39Y52.CMUX    Tilo                  0.077   temp_42_C_42
                                                       count_256_douta_0[61]_AND_398_o1
    SLICE_X37Y52.SR      net (fanout=2)        0.135   count_256_douta_0[61]_AND_398_o
    SLICE_X37Y52.CLK     Tremck      (-Th)    -0.075   temp_61_LDC
                                                       temp_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.606ns logic, 0.740ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_61_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.861ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[61]_AND_397_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y52.C5      net (fanout=265)      1.476   count_256
    SLICE_X39Y52.CMUX    Tilo                  0.077   temp_42_C_42
                                                       count_256_douta_0[61]_AND_398_o1
    SLICE_X37Y52.SR      net (fanout=2)        0.135   count_256_douta_0[61]_AND_398_o
    SLICE_X37Y52.CLK     Tremck      (-Th)    -0.075   temp_61_LDC
                                                       temp_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (0.250ns logic, 1.611ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_61_LDC (SLICE_X37Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.285ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_61_LDC (LATCH)
  Data Path Delay:      1.285ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO23  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y52.C4      net (fanout=2)        0.605   douta_0<61>
    SLICE_X39Y52.C       Tilo                  0.034   temp_42_C_42
                                                       count_256_douta_0[61]_AND_397_o1
    SLICE_X37Y52.CLK     net (fanout=2)        0.192   count_256_douta_0[61]_AND_397_o
    -------------------------------------------------  ---------------------------
    Total                                      1.285ns (0.488ns logic, 0.797ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_61_LDC (SLICE_X37Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.800ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_61_LDC (LATCH)
  Data Path Delay:      1.800ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y52.C5      net (fanout=265)      1.476   count_256
    SLICE_X39Y52.C       Tilo                  0.034   temp_42_C_42
                                                       count_256_douta_0[61]_AND_397_o1
    SLICE_X37Y52.CLK     net (fanout=2)        0.192   count_256_douta_0[61]_AND_397_o
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (0.132ns logic, 1.668ns route)
                                                       (7.3% logic, 92.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_60_LDC = MAXDELAY TO TIMEGRP "TO_temp_60_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.475ns.
--------------------------------------------------------------------------------

Paths for end point temp_60_LDC (SLICE_X31Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_60_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[60]_AND_399_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO22  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y51.D4      net (fanout=2)        1.561   douta_0<60>
    SLICE_X33Y51.DMUX    Tilo                  0.186   temp_62_P_62
                                                       count_256_douta_0[60]_AND_400_o1
    SLICE_X31Y49.SR      net (fanout=2)        0.358   count_256_douta_0[60]_AND_400_o
    SLICE_X31Y49.CLK     Trck                  0.297   temp_60_LDC
                                                       temp_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (2.556ns logic, 1.919ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_60_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[60]_AND_399_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X33Y51.D5      net (fanout=265)      2.676   count_256
    SLICE_X33Y51.DMUX    Tilo                  0.191   temp_62_P_62
                                                       count_256_douta_0[60]_AND_400_o1
    SLICE_X31Y49.SR      net (fanout=2)        0.358   count_256_douta_0[60]_AND_400_o
    SLICE_X31Y49.CLK     Trck                  0.297   temp_60_LDC
                                                       temp_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (0.825ns logic, 3.034ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_60_LDC (SLICE_X31Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.824ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_60_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO22  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y51.D4      net (fanout=2)        1.561   douta_0<60>
    SLICE_X33Y51.D       Tilo                  0.068   temp_62_P_62
                                                       count_256_douta_0[60]_AND_399_o1
    SLICE_X31Y49.CLK     net (fanout=2)        0.474   count_256_douta_0[60]_AND_399_o
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (2.141ns logic, 2.035ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.445ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_60_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X33Y51.D5      net (fanout=265)      2.676   count_256
    SLICE_X33Y51.D       Tilo                  0.068   temp_62_P_62
                                                       count_256_douta_0[60]_AND_399_o1
    SLICE_X31Y49.CLK     net (fanout=2)        0.474   count_256_douta_0[60]_AND_399_o
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (0.405ns logic, 3.150ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_60_LDC = MAXDELAY TO TIMEGRP "TO_temp_60_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_60_LDC (SLICE_X31Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_60_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.481ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[60]_AND_399_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO22  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y51.D4      net (fanout=2)        0.736   douta_0<60>
    SLICE_X33Y51.DMUX    Tilo                  0.078   temp_62_P_62
                                                       count_256_douta_0[60]_AND_400_o1
    SLICE_X31Y49.SR      net (fanout=2)        0.138   count_256_douta_0[60]_AND_400_o
    SLICE_X31Y49.CLK     Tremck      (-Th)    -0.075   temp_60_LDC
                                                       temp_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (0.607ns logic, 0.874ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_60_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[60]_AND_399_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X33Y51.D5      net (fanout=265)      1.386   count_256
    SLICE_X33Y51.DMUX    Tilo                  0.078   temp_62_P_62
                                                       count_256_douta_0[60]_AND_400_o1
    SLICE_X31Y49.SR      net (fanout=2)        0.138   count_256_douta_0[60]_AND_400_o
    SLICE_X31Y49.CLK     Tremck      (-Th)    -0.075   temp_60_LDC
                                                       temp_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.251ns logic, 1.524ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_60_LDC (SLICE_X31Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.415ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_60_LDC (LATCH)
  Data Path Delay:      1.415ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO22  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X33Y51.D4      net (fanout=2)        0.736   douta_0<60>
    SLICE_X33Y51.D       Tilo                  0.034   temp_62_P_62
                                                       count_256_douta_0[60]_AND_399_o1
    SLICE_X31Y49.CLK     net (fanout=2)        0.191   count_256_douta_0[60]_AND_399_o
    -------------------------------------------------  ---------------------------
    Total                                      1.415ns (0.488ns logic, 0.927ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_60_LDC (SLICE_X31Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.709ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_60_LDC (LATCH)
  Data Path Delay:      1.709ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X33Y51.D5      net (fanout=265)      1.386   count_256
    SLICE_X33Y51.D       Tilo                  0.034   temp_62_P_62
                                                       count_256_douta_0[60]_AND_399_o1
    SLICE_X31Y49.CLK     net (fanout=2)        0.191   count_256_douta_0[60]_AND_399_o
    -------------------------------------------------  ---------------------------
    Total                                      1.709ns (0.132ns logic, 1.577ns route)
                                                       (7.7% logic, 92.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_59_LDC = MAXDELAY TO TIMEGRP "TO_temp_59_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.606ns.
--------------------------------------------------------------------------------

Paths for end point temp_59_LDC (SLICE_X40Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_59_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[59]_AND_401_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y44.A4      net (fanout=265)      3.225   count_256
    SLICE_X41Y44.AMUX    Tilo                  0.186   temp_55_C_55
                                                       count_256_douta_0[59]_AND_402_o1
    SLICE_X40Y44.SR      net (fanout=2)        0.604   count_256_douta_0[59]_AND_402_o
    SLICE_X40Y44.CLK     Trck                  0.254   temp_59_LDC
                                                       temp_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (0.777ns logic, 3.829ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_59_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[59]_AND_401_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO21  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y44.A1      net (fanout=2)        1.287   douta_0<59>
    SLICE_X41Y44.AMUX    Tilo                  0.194   temp_55_C_55
                                                       count_256_douta_0[59]_AND_402_o1
    SLICE_X40Y44.SR      net (fanout=2)        0.604   count_256_douta_0[59]_AND_402_o
    SLICE_X40Y44.CLK     Trck                  0.254   temp_59_LDC
                                                       temp_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.412ns (2.521ns logic, 1.891ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_59_LDC (SLICE_X40Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.888ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_59_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.112ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y44.A4      net (fanout=265)      3.225   count_256
    SLICE_X41Y44.A       Tilo                  0.068   temp_55_C_55
                                                       count_256_douta_0[59]_AND_401_o1
    SLICE_X40Y44.CLK     net (fanout=2)        0.482   count_256_douta_0[59]_AND_401_o
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.405ns logic, 3.707ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.090ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_59_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.910ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO21  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y44.A1      net (fanout=2)        1.287   douta_0<59>
    SLICE_X41Y44.A       Tilo                  0.068   temp_55_C_55
                                                       count_256_douta_0[59]_AND_401_o1
    SLICE_X40Y44.CLK     net (fanout=2)        0.482   count_256_douta_0[59]_AND_401_o
    -------------------------------------------------  ---------------------------
    Total                                      3.910ns (2.141ns logic, 1.769ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_59_LDC = MAXDELAY TO TIMEGRP "TO_temp_59_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_59_LDC (SLICE_X40Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_59_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.402ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[59]_AND_401_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO21  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y44.A1      net (fanout=2)        0.588   douta_0<59>
    SLICE_X41Y44.AMUX    Tilo                  0.074   temp_55_C_55
                                                       count_256_douta_0[59]_AND_402_o1
    SLICE_X40Y44.SR      net (fanout=2)        0.232   count_256_douta_0[59]_AND_402_o
    SLICE_X40Y44.CLK     Tremck      (-Th)    -0.054   temp_59_LDC
                                                       temp_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.402ns (0.582ns logic, 0.820ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_59_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.093ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[59]_AND_401_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y44.A4      net (fanout=265)      1.631   count_256
    SLICE_X41Y44.AMUX    Tilo                  0.078   temp_55_C_55
                                                       count_256_douta_0[59]_AND_402_o1
    SLICE_X40Y44.SR      net (fanout=2)        0.232   count_256_douta_0[59]_AND_402_o
    SLICE_X40Y44.CLK     Tremck      (-Th)    -0.054   temp_59_LDC
                                                       temp_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (0.230ns logic, 1.863ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_59_LDC (SLICE_X40Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.273ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_59_LDC (LATCH)
  Data Path Delay:      1.273ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO21  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y44.A1      net (fanout=2)        0.588   douta_0<59>
    SLICE_X41Y44.A       Tilo                  0.034   temp_55_C_55
                                                       count_256_douta_0[59]_AND_401_o1
    SLICE_X40Y44.CLK     net (fanout=2)        0.197   count_256_douta_0[59]_AND_401_o
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.488ns logic, 0.785ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_59_LDC (SLICE_X40Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.960ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_59_LDC (LATCH)
  Data Path Delay:      1.960ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y44.A4      net (fanout=265)      1.631   count_256
    SLICE_X41Y44.A       Tilo                  0.034   temp_55_C_55
                                                       count_256_douta_0[59]_AND_401_o1
    SLICE_X40Y44.CLK     net (fanout=2)        0.197   count_256_douta_0[59]_AND_401_o
    -------------------------------------------------  ---------------------------
    Total                                      1.960ns (0.132ns logic, 1.828ns route)
                                                       (6.7% logic, 93.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_56_LDC = MAXDELAY TO TIMEGRP "TO_temp_56_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.266ns.
--------------------------------------------------------------------------------

Paths for end point temp_56_LDC (SLICE_X33Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_56_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[56]_AND_407_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO18  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y48.B5      net (fanout=2)        1.340   douta_0<56>
    SLICE_X35Y48.BMUX    Tilo                  0.196   temp_41_C_41
                                                       count_256_douta_0[56]_AND_408_o1
    SLICE_X33Y48.SR      net (fanout=2)        0.360   count_256_douta_0[56]_AND_408_o
    SLICE_X33Y48.CLK     Trck                  0.297   temp_56_LDC
                                                       temp_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.266ns (2.566ns logic, 1.700ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_56_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[56]_AND_407_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y48.B2      net (fanout=265)      3.059   count_256
    SLICE_X35Y48.BMUX    Tilo                  0.197   temp_41_C_41
                                                       count_256_douta_0[56]_AND_408_o1
    SLICE_X33Y48.SR      net (fanout=2)        0.360   count_256_douta_0[56]_AND_408_o
    SLICE_X33Y48.CLK     Trck                  0.297   temp_56_LDC
                                                       temp_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (0.831ns logic, 3.419ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_56_LDC (SLICE_X33Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.293ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_56_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.707ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO18  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y48.B5      net (fanout=2)        1.340   douta_0<56>
    SLICE_X35Y48.B       Tilo                  0.068   temp_41_C_41
                                                       count_256_douta_0[56]_AND_407_o1
    SLICE_X33Y48.CLK     net (fanout=2)        0.226   count_256_douta_0[56]_AND_407_o
    -------------------------------------------------  ---------------------------
    Total                                      3.707ns (2.141ns logic, 1.566ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.310ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_56_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y48.B2      net (fanout=265)      3.059   count_256
    SLICE_X35Y48.B       Tilo                  0.068   temp_41_C_41
                                                       count_256_douta_0[56]_AND_407_o1
    SLICE_X33Y48.CLK     net (fanout=2)        0.226   count_256_douta_0[56]_AND_407_o
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.405ns logic, 3.285ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_56_LDC = MAXDELAY TO TIMEGRP "TO_temp_56_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_56_LDC (SLICE_X33Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_56_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.400ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[56]_AND_407_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO18  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y48.B5      net (fanout=2)        0.654   douta_0<56>
    SLICE_X35Y48.BMUX    Tilo                  0.079   temp_41_C_41
                                                       count_256_douta_0[56]_AND_408_o1
    SLICE_X33Y48.SR      net (fanout=2)        0.138   count_256_douta_0[56]_AND_408_o
    SLICE_X33Y48.CLK     Tremck      (-Th)    -0.075   temp_56_LDC
                                                       temp_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.400ns (0.608ns logic, 0.792ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.906ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_56_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[56]_AND_407_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y48.B2      net (fanout=265)      1.520   count_256
    SLICE_X35Y48.BMUX    Tilo                  0.075   temp_41_C_41
                                                       count_256_douta_0[56]_AND_408_o1
    SLICE_X33Y48.SR      net (fanout=2)        0.138   count_256_douta_0[56]_AND_408_o
    SLICE_X33Y48.CLK     Tremck      (-Th)    -0.075   temp_56_LDC
                                                       temp_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.248ns logic, 1.658ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_56_LDC (SLICE_X33Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.235ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_56_LDC (LATCH)
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO18  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y48.B5      net (fanout=2)        0.654   douta_0<56>
    SLICE_X35Y48.B       Tilo                  0.034   temp_41_C_41
                                                       count_256_douta_0[56]_AND_407_o1
    SLICE_X33Y48.CLK     net (fanout=2)        0.093   count_256_douta_0[56]_AND_407_o
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.488ns logic, 0.747ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_56_LDC (SLICE_X33Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.745ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_56_LDC (LATCH)
  Data Path Delay:      1.745ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y48.B2      net (fanout=265)      1.520   count_256
    SLICE_X35Y48.B       Tilo                  0.034   temp_41_C_41
                                                       count_256_douta_0[56]_AND_407_o1
    SLICE_X33Y48.CLK     net (fanout=2)        0.093   count_256_douta_0[56]_AND_407_o
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.132ns logic, 1.613ns route)
                                                       (7.6% logic, 92.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_58_LDC = MAXDELAY TO TIMEGRP "TO_temp_58_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.869ns.
--------------------------------------------------------------------------------

Paths for end point temp_58_LDC (SLICE_X26Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_58_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[58]_AND_403_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO20  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y50.B1      net (fanout=2)        1.591   douta_0<58>
    SLICE_X37Y50.BMUX    Tilo                  0.197   temp_49_C_49
                                                       count_256_douta_0[58]_AND_404_o1
    SLICE_X26Y50.SR      net (fanout=2)        0.754   count_256_douta_0[58]_AND_404_o
    SLICE_X26Y50.CLK     Trck                  0.254   temp_58_LDC
                                                       temp_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (2.524ns logic, 2.345ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_58_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[58]_AND_403_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y50.B4      net (fanout=265)      2.867   count_256
    SLICE_X37Y50.BMUX    Tilo                  0.191   temp_49_C_49
                                                       count_256_douta_0[58]_AND_404_o1
    SLICE_X26Y50.SR      net (fanout=2)        0.754   count_256_douta_0[58]_AND_404_o
    SLICE_X26Y50.CLK     Trck                  0.254   temp_58_LDC
                                                       temp_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (0.782ns logic, 3.621ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_58_LDC (SLICE_X26Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.871ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_58_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.129ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO20  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y50.B1      net (fanout=2)        1.591   douta_0<58>
    SLICE_X37Y50.B       Tilo                  0.068   temp_49_C_49
                                                       count_256_douta_0[58]_AND_403_o1
    SLICE_X26Y50.CLK     net (fanout=2)        0.397   count_256_douta_0[58]_AND_403_o
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (2.141ns logic, 1.988ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.331ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_58_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y50.B4      net (fanout=265)      2.867   count_256
    SLICE_X37Y50.B       Tilo                  0.068   temp_49_C_49
                                                       count_256_douta_0[58]_AND_403_o1
    SLICE_X26Y50.CLK     net (fanout=2)        0.397   count_256_douta_0[58]_AND_403_o
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (0.405ns logic, 3.264ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_58_LDC = MAXDELAY TO TIMEGRP "TO_temp_58_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_58_LDC (SLICE_X26Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_58_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.610ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[58]_AND_403_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO20  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y50.B1      net (fanout=2)        0.737   douta_0<58>
    SLICE_X37Y50.BMUX    Tilo                  0.075   temp_49_C_49
                                                       count_256_douta_0[58]_AND_404_o1
    SLICE_X26Y50.SR      net (fanout=2)        0.290   count_256_douta_0[58]_AND_404_o
    SLICE_X26Y50.CLK     Tremck      (-Th)    -0.054   temp_58_LDC
                                                       temp_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.610ns (0.583ns logic, 1.027ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.973ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_58_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.973ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[58]_AND_403_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y50.B4      net (fanout=265)      1.452   count_256
    SLICE_X37Y50.BMUX    Tilo                  0.079   temp_49_C_49
                                                       count_256_douta_0[58]_AND_404_o1
    SLICE_X26Y50.SR      net (fanout=2)        0.290   count_256_douta_0[58]_AND_404_o
    SLICE_X26Y50.CLK     Tremck      (-Th)    -0.054   temp_58_LDC
                                                       temp_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.973ns (0.231ns logic, 1.742ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_58_LDC (SLICE_X26Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.391ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_58_LDC (LATCH)
  Data Path Delay:      1.391ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO20  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y50.B1      net (fanout=2)        0.737   douta_0<58>
    SLICE_X37Y50.B       Tilo                  0.034   temp_49_C_49
                                                       count_256_douta_0[58]_AND_403_o1
    SLICE_X26Y50.CLK     net (fanout=2)        0.166   count_256_douta_0[58]_AND_403_o
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.488ns logic, 0.903ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_58_LDC (SLICE_X26Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.750ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_58_LDC (LATCH)
  Data Path Delay:      1.750ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y50.B4      net (fanout=265)      1.452   count_256
    SLICE_X37Y50.B       Tilo                  0.034   temp_49_C_49
                                                       count_256_douta_0[58]_AND_403_o1
    SLICE_X26Y50.CLK     net (fanout=2)        0.166   count_256_douta_0[58]_AND_403_o
    -------------------------------------------------  ---------------------------
    Total                                      1.750ns (0.132ns logic, 1.618ns route)
                                                       (7.5% logic, 92.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_57_LDC = MAXDELAY TO TIMEGRP "TO_temp_57_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.443ns.
--------------------------------------------------------------------------------

Paths for end point temp_57_LDC (SLICE_X38Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_57_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[57]_AND_405_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO19  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y49.A2      net (fanout=2)        1.566   douta_0<57>
    SLICE_X39Y49.AMUX    Tilo                  0.194   temp_53_LDC
                                                       count_256_douta_0[57]_AND_406_o1
    SLICE_X38Y48.SR      net (fanout=2)        0.356   count_256_douta_0[57]_AND_406_o
    SLICE_X38Y48.CLK     Trck                  0.254   temp_57_LDC
                                                       temp_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (2.521ns logic, 1.922ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_57_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.902ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[57]_AND_405_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y49.A4      net (fanout=265)      2.769   count_256
    SLICE_X39Y49.AMUX    Tilo                  0.186   temp_53_LDC
                                                       count_256_douta_0[57]_AND_406_o1
    SLICE_X38Y48.SR      net (fanout=2)        0.356   count_256_douta_0[57]_AND_406_o
    SLICE_X38Y48.CLK     Trck                  0.254   temp_57_LDC
                                                       temp_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.902ns (0.777ns logic, 3.125ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_57_LDC (SLICE_X38Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.070ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_57_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO19  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y49.A2      net (fanout=2)        1.566   douta_0<57>
    SLICE_X39Y49.A       Tilo                  0.068   temp_53_LDC
                                                       count_256_douta_0[57]_AND_405_o1
    SLICE_X38Y48.CLK     net (fanout=2)        0.223   count_256_douta_0[57]_AND_405_o
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (2.141ns logic, 1.789ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.603ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_57_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.397ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y49.A4      net (fanout=265)      2.769   count_256
    SLICE_X39Y49.A       Tilo                  0.068   temp_53_LDC
                                                       count_256_douta_0[57]_AND_405_o1
    SLICE_X38Y48.CLK     net (fanout=2)        0.223   count_256_douta_0[57]_AND_405_o
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (0.405ns logic, 2.992ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_57_LDC = MAXDELAY TO TIMEGRP "TO_temp_57_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_57_LDC (SLICE_X38Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_57_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.443ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[57]_AND_405_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO19  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y49.A2      net (fanout=2)        0.724   douta_0<57>
    SLICE_X39Y49.AMUX    Tilo                  0.075   temp_53_LDC
                                                       count_256_douta_0[57]_AND_406_o1
    SLICE_X38Y48.SR      net (fanout=2)        0.136   count_256_douta_0[57]_AND_406_o
    SLICE_X38Y48.CLK     Tremck      (-Th)    -0.054   temp_57_LDC
                                                       temp_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.443ns (0.583ns logic, 0.860ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_57_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.783ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[57]_AND_405_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y49.A4      net (fanout=265)      1.417   count_256
    SLICE_X39Y49.AMUX    Tilo                  0.078   temp_53_LDC
                                                       count_256_douta_0[57]_AND_406_o1
    SLICE_X38Y48.SR      net (fanout=2)        0.136   count_256_douta_0[57]_AND_406_o
    SLICE_X38Y48.CLK     Tremck      (-Th)    -0.054   temp_57_LDC
                                                       temp_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.230ns logic, 1.553ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_57_LDC (SLICE_X38Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.304ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_57_LDC (LATCH)
  Data Path Delay:      1.304ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO19  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y49.A2      net (fanout=2)        0.724   douta_0<57>
    SLICE_X39Y49.A       Tilo                  0.034   temp_53_LDC
                                                       count_256_douta_0[57]_AND_405_o1
    SLICE_X38Y48.CLK     net (fanout=2)        0.092   count_256_douta_0[57]_AND_405_o
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.488ns logic, 0.816ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_57_LDC (SLICE_X38Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.641ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_57_LDC (LATCH)
  Data Path Delay:      1.641ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y49.A4      net (fanout=265)      1.417   count_256
    SLICE_X39Y49.A       Tilo                  0.034   temp_53_LDC
                                                       count_256_douta_0[57]_AND_405_o1
    SLICE_X38Y48.CLK     net (fanout=2)        0.092   count_256_douta_0[57]_AND_405_o
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.132ns logic, 1.509ns route)
                                                       (8.0% logic, 92.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_55_LDC = MAXDELAY TO TIMEGRP "TO_temp_55_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.529ns.
--------------------------------------------------------------------------------

Paths for end point temp_55_LDC (SLICE_X40Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_55_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[55]_AND_409_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y44.C2      net (fanout=265)      3.403   count_256
    SLICE_X41Y44.CMUX    Tilo                  0.191   temp_55_C_55
                                                       count_256_douta_0[55]_AND_410_o1
    SLICE_X40Y42.SR      net (fanout=2)        0.344   count_256_douta_0[55]_AND_410_o
    SLICE_X40Y42.CLK     Trck                  0.254   temp_55_LDC
                                                       temp_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (0.782ns logic, 3.747ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_55_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[55]_AND_409_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO17  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y44.C1      net (fanout=2)        1.292   douta_0<55>
    SLICE_X41Y44.CMUX    Tilo                  0.191   temp_55_C_55
                                                       count_256_douta_0[55]_AND_410_o1
    SLICE_X40Y42.SR      net (fanout=2)        0.344   count_256_douta_0[55]_AND_410_o
    SLICE_X40Y42.CLK     Trck                  0.254   temp_55_LDC
                                                       temp_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (2.518ns logic, 1.636ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_55_LDC (SLICE_X40Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.735ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_55_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.265ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y44.C2      net (fanout=265)      3.403   count_256
    SLICE_X41Y44.C       Tilo                  0.068   temp_55_C_55
                                                       count_256_douta_0[55]_AND_409_o1
    SLICE_X40Y42.CLK     net (fanout=2)        0.457   count_256_douta_0[55]_AND_409_o
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (0.405ns logic, 3.860ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.110ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_55_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.890ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO17  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y44.C1      net (fanout=2)        1.292   douta_0<55>
    SLICE_X41Y44.C       Tilo                  0.068   temp_55_C_55
                                                       count_256_douta_0[55]_AND_409_o1
    SLICE_X40Y42.CLK     net (fanout=2)        0.457   count_256_douta_0[55]_AND_409_o
    -------------------------------------------------  ---------------------------
    Total                                      3.890ns (2.141ns logic, 1.749ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_55_LDC = MAXDELAY TO TIMEGRP "TO_temp_55_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_55_LDC (SLICE_X40Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_55_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.301ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[55]_AND_409_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO17  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y44.C1      net (fanout=2)        0.589   douta_0<55>
    SLICE_X41Y44.CMUX    Tilo                  0.073   temp_55_C_55
                                                       count_256_douta_0[55]_AND_410_o1
    SLICE_X40Y42.SR      net (fanout=2)        0.131   count_256_douta_0[55]_AND_410_o
    SLICE_X40Y42.CLK     Tremck      (-Th)    -0.054   temp_55_LDC
                                                       temp_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.301ns (0.581ns logic, 0.720ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_55_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.050ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[55]_AND_409_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y44.C2      net (fanout=265)      1.694   count_256
    SLICE_X41Y44.CMUX    Tilo                  0.073   temp_55_C_55
                                                       count_256_douta_0[55]_AND_410_o1
    SLICE_X40Y42.SR      net (fanout=2)        0.131   count_256_douta_0[55]_AND_410_o
    SLICE_X40Y42.CLK     Tremck      (-Th)    -0.054   temp_55_LDC
                                                       temp_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.050ns (0.225ns logic, 1.825ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_55_LDC (SLICE_X40Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.259ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_55_LDC (LATCH)
  Data Path Delay:      1.259ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO17  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y44.C1      net (fanout=2)        0.589   douta_0<55>
    SLICE_X41Y44.C       Tilo                  0.034   temp_55_C_55
                                                       count_256_douta_0[55]_AND_409_o1
    SLICE_X40Y42.CLK     net (fanout=2)        0.182   count_256_douta_0[55]_AND_409_o
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.488ns logic, 0.771ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_55_LDC (SLICE_X40Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.008ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_55_LDC (LATCH)
  Data Path Delay:      2.008ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y44.C2      net (fanout=265)      1.694   count_256
    SLICE_X41Y44.C       Tilo                  0.034   temp_55_C_55
                                                       count_256_douta_0[55]_AND_409_o1
    SLICE_X40Y42.CLK     net (fanout=2)        0.182   count_256_douta_0[55]_AND_409_o
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (0.132ns logic, 1.876ns route)
                                                       (6.6% logic, 93.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_54_LDC = MAXDELAY TO TIMEGRP "TO_temp_54_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.438ns.
--------------------------------------------------------------------------------

Paths for end point temp_54_LDC (SLICE_X35Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_54_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[54]_AND_411_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO16  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y47.B1      net (fanout=2)        1.632   douta_0<54>
    SLICE_X35Y47.BMUX    Tilo                  0.197   temp_54_LDC
                                                       count_256_douta_0[54]_AND_412_o1
    SLICE_X35Y47.SR      net (fanout=2)        0.239   count_256_douta_0[54]_AND_412_o
    SLICE_X35Y47.CLK     Trck                  0.297   temp_54_LDC
                                                       temp_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.438ns (2.567ns logic, 1.871ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_54_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[54]_AND_411_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y47.B2      net (fanout=265)      2.943   count_256
    SLICE_X35Y47.BMUX    Tilo                  0.197   temp_54_LDC
                                                       count_256_douta_0[54]_AND_412_o1
    SLICE_X35Y47.SR      net (fanout=2)        0.239   count_256_douta_0[54]_AND_412_o
    SLICE_X35Y47.CLK     Trck                  0.297   temp_54_LDC
                                                       temp_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (0.831ns logic, 3.182ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_54_LDC (SLICE_X35Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.992ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_54_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.008ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO16  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y47.B1      net (fanout=2)        1.632   douta_0<54>
    SLICE_X35Y47.B       Tilo                  0.068   temp_54_LDC
                                                       count_256_douta_0[54]_AND_411_o1
    SLICE_X35Y47.CLK     net (fanout=2)        0.235   count_256_douta_0[54]_AND_411_o
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (2.141ns logic, 1.867ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.417ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_54_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X35Y47.B2      net (fanout=265)      2.943   count_256
    SLICE_X35Y47.B       Tilo                  0.068   temp_54_LDC
                                                       count_256_douta_0[54]_AND_411_o1
    SLICE_X35Y47.CLK     net (fanout=2)        0.235   count_256_douta_0[54]_AND_411_o
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (0.405ns logic, 3.178ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_54_LDC = MAXDELAY TO TIMEGRP "TO_temp_54_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_54_LDC (SLICE_X35Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_54_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.450ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[54]_AND_411_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO16  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y47.B1      net (fanout=2)        0.756   douta_0<54>
    SLICE_X35Y47.BMUX    Tilo                  0.075   temp_54_LDC
                                                       count_256_douta_0[54]_AND_412_o1
    SLICE_X35Y47.SR      net (fanout=2)        0.090   count_256_douta_0[54]_AND_412_o
    SLICE_X35Y47.CLK     Tremck      (-Th)    -0.075   temp_54_LDC
                                                       temp_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.604ns logic, 0.846ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.814ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_54_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.814ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[54]_AND_411_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y47.B2      net (fanout=265)      1.476   count_256
    SLICE_X35Y47.BMUX    Tilo                  0.075   temp_54_LDC
                                                       count_256_douta_0[54]_AND_412_o1
    SLICE_X35Y47.SR      net (fanout=2)        0.090   count_256_douta_0[54]_AND_412_o
    SLICE_X35Y47.CLK     Tremck      (-Th)    -0.075   temp_54_LDC
                                                       temp_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.814ns (0.248ns logic, 1.566ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_54_LDC (SLICE_X35Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.341ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_54_LDC (LATCH)
  Data Path Delay:      1.341ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO16  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X35Y47.B1      net (fanout=2)        0.756   douta_0<54>
    SLICE_X35Y47.B       Tilo                  0.034   temp_54_LDC
                                                       count_256_douta_0[54]_AND_411_o1
    SLICE_X35Y47.CLK     net (fanout=2)        0.097   count_256_douta_0[54]_AND_411_o
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.488ns logic, 0.853ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_54_LDC (SLICE_X35Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.705ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_54_LDC (LATCH)
  Data Path Delay:      1.705ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X35Y47.B2      net (fanout=265)      1.476   count_256
    SLICE_X35Y47.B       Tilo                  0.034   temp_54_LDC
                                                       count_256_douta_0[54]_AND_411_o1
    SLICE_X35Y47.CLK     net (fanout=2)        0.097   count_256_douta_0[54]_AND_411_o
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (0.132ns logic, 1.573ns route)
                                                       (7.7% logic, 92.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_53_LDC = MAXDELAY TO TIMEGRP "TO_temp_53_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.170ns.
--------------------------------------------------------------------------------

Paths for end point temp_53_LDC (SLICE_X39Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_53_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[53]_AND_413_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP1 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X38Y49.A3      net (fanout=2)        1.232   douta_0<53>
    SLICE_X38Y49.AMUX    Tilo                  0.189   temp_34_P_34
                                                       count_256_douta_0[53]_AND_414_o1
    SLICE_X39Y49.SR      net (fanout=2)        0.379   count_256_douta_0[53]_AND_414_o
    SLICE_X39Y49.CLK     Trck                  0.297   temp_53_LDC
                                                       temp_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.170ns (2.559ns logic, 1.611ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_53_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[53]_AND_413_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X38Y49.A4      net (fanout=265)      2.776   count_256
    SLICE_X38Y49.AMUX    Tilo                  0.190   temp_34_P_34
                                                       count_256_douta_0[53]_AND_414_o1
    SLICE_X39Y49.SR      net (fanout=2)        0.379   count_256_douta_0[53]_AND_414_o
    SLICE_X39Y49.CLK     Trck                  0.297   temp_53_LDC
                                                       temp_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.824ns logic, 3.155ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_53_LDC (SLICE_X39Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.078ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_53_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.922ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP1 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X38Y49.A3      net (fanout=2)        1.232   douta_0<53>
    SLICE_X38Y49.A       Tilo                  0.068   temp_34_P_34
                                                       count_256_douta_0[53]_AND_413_o1
    SLICE_X39Y49.CLK     net (fanout=2)        0.549   count_256_douta_0[53]_AND_413_o
    -------------------------------------------------  ---------------------------
    Total                                      3.922ns (2.141ns logic, 1.781ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.270ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_53_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.730ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X38Y49.A4      net (fanout=265)      2.776   count_256
    SLICE_X38Y49.A       Tilo                  0.068   temp_34_P_34
                                                       count_256_douta_0[53]_AND_413_o1
    SLICE_X39Y49.CLK     net (fanout=2)        0.549   count_256_douta_0[53]_AND_413_o
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (0.405ns logic, 3.325ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_53_LDC = MAXDELAY TO TIMEGRP "TO_temp_53_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_53_LDC (SLICE_X39Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_53_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.363ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[53]_AND_413_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP1 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X38Y49.A3      net (fanout=2)        0.607   douta_0<53>
    SLICE_X38Y49.AMUX    Tilo                  0.080   temp_34_P_34
                                                       count_256_douta_0[53]_AND_414_o1
    SLICE_X39Y49.SR      net (fanout=2)        0.147   count_256_douta_0[53]_AND_414_o
    SLICE_X39Y49.CLK     Tremck      (-Th)    -0.075   temp_53_LDC
                                                       temp_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.609ns logic, 0.754ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_53_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.820ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[53]_AND_413_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X38Y49.A4      net (fanout=265)      1.421   count_256
    SLICE_X38Y49.AMUX    Tilo                  0.079   temp_34_P_34
                                                       count_256_douta_0[53]_AND_414_o1
    SLICE_X39Y49.SR      net (fanout=2)        0.147   count_256_douta_0[53]_AND_414_o
    SLICE_X39Y49.CLK     Tremck      (-Th)    -0.075   temp_53_LDC
                                                       temp_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.820ns (0.252ns logic, 1.568ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_53_LDC (SLICE_X39Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.359ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_53_LDC (LATCH)
  Data Path Delay:      1.359ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP1 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X38Y49.A3      net (fanout=2)        0.607   douta_0<53>
    SLICE_X38Y49.A       Tilo                  0.034   temp_34_P_34
                                                       count_256_douta_0[53]_AND_413_o1
    SLICE_X39Y49.CLK     net (fanout=2)        0.264   count_256_douta_0[53]_AND_413_o
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.488ns logic, 0.871ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_53_LDC (SLICE_X39Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.817ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_53_LDC (LATCH)
  Data Path Delay:      1.817ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X38Y49.A4      net (fanout=265)      1.421   count_256
    SLICE_X38Y49.A       Tilo                  0.034   temp_34_P_34
                                                       count_256_douta_0[53]_AND_413_o1
    SLICE_X39Y49.CLK     net (fanout=2)        0.264   count_256_douta_0[53]_AND_413_o
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.132ns logic, 1.685ns route)
                                                       (7.3% logic, 92.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_52_LDC = MAXDELAY TO TIMEGRP "TO_temp_52_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.185ns.
--------------------------------------------------------------------------------

Paths for end point temp_52_LDC (SLICE_X39Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_52_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.185ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[52]_AND_415_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO15  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y45.B4      net (fanout=2)        1.384   douta_0<52>
    SLICE_X39Y45.BMUX    Tilo                  0.191   temp_52_LDC
                                                       count_256_douta_0[52]_AND_416_o1
    SLICE_X39Y45.SR      net (fanout=2)        0.240   count_256_douta_0[52]_AND_416_o
    SLICE_X39Y45.CLK     Trck                  0.297   temp_52_LDC
                                                       temp_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.185ns (2.561ns logic, 1.624ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_52_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[52]_AND_415_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y45.B2      net (fanout=265)      3.109   count_256
    SLICE_X39Y45.BMUX    Tilo                  0.197   temp_52_LDC
                                                       count_256_douta_0[52]_AND_416_o1
    SLICE_X39Y45.SR      net (fanout=2)        0.240   count_256_douta_0[52]_AND_416_o
    SLICE_X39Y45.CLK     Trck                  0.297   temp_52_LDC
                                                       temp_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (0.831ns logic, 3.349ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_52_LDC (SLICE_X39Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.240ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_52_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.760ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO15  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y45.B4      net (fanout=2)        1.384   douta_0<52>
    SLICE_X39Y45.B       Tilo                  0.068   temp_52_LDC
                                                       count_256_douta_0[52]_AND_415_o1
    SLICE_X39Y45.CLK     net (fanout=2)        0.235   count_256_douta_0[52]_AND_415_o
    -------------------------------------------------  ---------------------------
    Total                                      3.760ns (2.141ns logic, 1.619ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.251ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_52_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y45.B2      net (fanout=265)      3.109   count_256
    SLICE_X39Y45.B       Tilo                  0.068   temp_52_LDC
                                                       count_256_douta_0[52]_AND_415_o1
    SLICE_X39Y45.CLK     net (fanout=2)        0.235   count_256_douta_0[52]_AND_415_o
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (0.405ns logic, 3.344ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_52_LDC = MAXDELAY TO TIMEGRP "TO_temp_52_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_52_LDC (SLICE_X39Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_52_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[52]_AND_415_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO15  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y45.B4      net (fanout=2)        0.653   douta_0<52>
    SLICE_X39Y45.BMUX    Tilo                  0.079   temp_52_LDC
                                                       count_256_douta_0[52]_AND_416_o1
    SLICE_X39Y45.SR      net (fanout=2)        0.091   count_256_douta_0[52]_AND_416_o
    SLICE_X39Y45.CLK     Tremck      (-Th)    -0.075   temp_52_LDC
                                                       temp_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.608ns logic, 0.744ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_52_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.884ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[52]_AND_415_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y45.B2      net (fanout=265)      1.545   count_256
    SLICE_X39Y45.BMUX    Tilo                  0.075   temp_52_LDC
                                                       count_256_douta_0[52]_AND_416_o1
    SLICE_X39Y45.SR      net (fanout=2)        0.091   count_256_douta_0[52]_AND_416_o
    SLICE_X39Y45.CLK     Tremck      (-Th)    -0.075   temp_52_LDC
                                                       temp_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (0.248ns logic, 1.636ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_52_LDC (SLICE_X39Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.238ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_52_LDC (LATCH)
  Data Path Delay:      1.238ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO15  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y45.B4      net (fanout=2)        0.653   douta_0<52>
    SLICE_X39Y45.B       Tilo                  0.034   temp_52_LDC
                                                       count_256_douta_0[52]_AND_415_o1
    SLICE_X39Y45.CLK     net (fanout=2)        0.097   count_256_douta_0[52]_AND_415_o
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.488ns logic, 0.750ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_52_LDC (SLICE_X39Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.774ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_52_LDC (LATCH)
  Data Path Delay:      1.774ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y45.B2      net (fanout=265)      1.545   count_256
    SLICE_X39Y45.B       Tilo                  0.034   temp_52_LDC
                                                       count_256_douta_0[52]_AND_415_o1
    SLICE_X39Y45.CLK     net (fanout=2)        0.097   count_256_douta_0[52]_AND_415_o
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.132ns logic, 1.642ns route)
                                                       (7.4% logic, 92.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_51_LDC = MAXDELAY TO TIMEGRP "TO_temp_51_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.642ns.
--------------------------------------------------------------------------------

Paths for end point temp_51_LDC (SLICE_X41Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_51_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[51]_AND_417_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO14  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y50.A2      net (fanout=2)        1.406   douta_0<51>
    SLICE_X41Y50.AMUX    Tilo                  0.194   temp_51_LDC
                                                       count_256_douta_0[51]_AND_418_o1
    SLICE_X41Y50.SR      net (fanout=2)        0.672   count_256_douta_0[51]_AND_418_o
    SLICE_X41Y50.CLK     Trck                  0.297   temp_51_LDC
                                                       temp_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (2.564ns logic, 2.078ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_51_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[51]_AND_417_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y50.A4      net (fanout=265)      3.082   count_256
    SLICE_X41Y50.AMUX    Tilo                  0.186   temp_51_LDC
                                                       count_256_douta_0[51]_AND_418_o1
    SLICE_X41Y50.SR      net (fanout=2)        0.672   count_256_douta_0[51]_AND_418_o
    SLICE_X41Y50.CLK     Trck                  0.297   temp_51_LDC
                                                       temp_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (0.820ns logic, 3.754ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_51_LDC (SLICE_X41Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.971ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_51_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.029ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO14  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y50.A2      net (fanout=2)        1.406   douta_0<51>
    SLICE_X41Y50.A       Tilo                  0.068   temp_51_LDC
                                                       count_256_douta_0[51]_AND_417_o1
    SLICE_X41Y50.CLK     net (fanout=2)        0.482   count_256_douta_0[51]_AND_417_o
    -------------------------------------------------  ---------------------------
    Total                                      4.029ns (2.141ns logic, 1.888ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.031ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_51_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y50.A4      net (fanout=265)      3.082   count_256
    SLICE_X41Y50.A       Tilo                  0.068   temp_51_LDC
                                                       count_256_douta_0[51]_AND_417_o1
    SLICE_X41Y50.CLK     net (fanout=2)        0.482   count_256_douta_0[51]_AND_417_o
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (0.405ns logic, 3.564ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_51_LDC = MAXDELAY TO TIMEGRP "TO_temp_51_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_51_LDC (SLICE_X41Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_51_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.500ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[51]_AND_417_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO14  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y50.A2      net (fanout=2)        0.633   douta_0<51>
    SLICE_X41Y50.AMUX    Tilo                  0.075   temp_51_LDC
                                                       count_256_douta_0[51]_AND_418_o1
    SLICE_X41Y50.SR      net (fanout=2)        0.263   count_256_douta_0[51]_AND_418_o
    SLICE_X41Y50.CLK     Tremck      (-Th)    -0.075   temp_51_LDC
                                                       temp_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.500ns (0.604ns logic, 0.896ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_51_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.090ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[51]_AND_417_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y50.A4      net (fanout=265)      1.576   count_256
    SLICE_X41Y50.AMUX    Tilo                  0.078   temp_51_LDC
                                                       count_256_douta_0[51]_AND_418_o1
    SLICE_X41Y50.SR      net (fanout=2)        0.263   count_256_douta_0[51]_AND_418_o
    SLICE_X41Y50.CLK     Tremck      (-Th)    -0.075   temp_51_LDC
                                                       temp_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.090ns (0.251ns logic, 1.839ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_51_LDC (SLICE_X41Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.318ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_51_LDC (LATCH)
  Data Path Delay:      1.318ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO14  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y50.A2      net (fanout=2)        0.633   douta_0<51>
    SLICE_X41Y50.A       Tilo                  0.034   temp_51_LDC
                                                       count_256_douta_0[51]_AND_417_o1
    SLICE_X41Y50.CLK     net (fanout=2)        0.197   count_256_douta_0[51]_AND_417_o
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (0.488ns logic, 0.830ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_51_LDC (SLICE_X41Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.905ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_51_LDC (LATCH)
  Data Path Delay:      1.905ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y50.A4      net (fanout=265)      1.576   count_256
    SLICE_X41Y50.A       Tilo                  0.034   temp_51_LDC
                                                       count_256_douta_0[51]_AND_417_o1
    SLICE_X41Y50.CLK     net (fanout=2)        0.197   count_256_douta_0[51]_AND_417_o
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (0.132ns logic, 1.773ns route)
                                                       (6.9% logic, 93.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_50_LDC = MAXDELAY TO TIMEGRP "TO_temp_50_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.272ns.
--------------------------------------------------------------------------------

Paths for end point temp_50_LDC (SLICE_X35Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_50_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[50]_AND_419_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO13  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y49.B1      net (fanout=2)        1.345   douta_0<50>
    SLICE_X37Y49.BMUX    Tilo                  0.197   temp_53_P_53
                                                       count_256_douta_0[50]_AND_420_o1
    SLICE_X35Y49.SR      net (fanout=2)        0.360   count_256_douta_0[50]_AND_420_o
    SLICE_X35Y49.CLK     Trck                  0.297   temp_50_LDC
                                                       temp_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (2.567ns logic, 1.705ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_50_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[50]_AND_419_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y49.B2      net (fanout=265)      2.939   count_256
    SLICE_X37Y49.BMUX    Tilo                  0.197   temp_53_P_53
                                                       count_256_douta_0[50]_AND_420_o1
    SLICE_X35Y49.SR      net (fanout=2)        0.360   count_256_douta_0[50]_AND_420_o
    SLICE_X35Y49.CLK     Trck                  0.297   temp_50_LDC
                                                       temp_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (0.831ns logic, 3.299ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_50_LDC (SLICE_X35Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.286ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_50_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.714ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO13  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y49.B1      net (fanout=2)        1.345   douta_0<50>
    SLICE_X37Y49.B       Tilo                  0.068   temp_53_P_53
                                                       count_256_douta_0[50]_AND_419_o1
    SLICE_X35Y49.CLK     net (fanout=2)        0.228   count_256_douta_0[50]_AND_419_o
    -------------------------------------------------  ---------------------------
    Total                                      3.714ns (2.141ns logic, 1.573ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.428ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_50_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.572ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y49.B2      net (fanout=265)      2.939   count_256
    SLICE_X37Y49.B       Tilo                  0.068   temp_53_P_53
                                                       count_256_douta_0[50]_AND_419_o1
    SLICE_X35Y49.CLK     net (fanout=2)        0.228   count_256_douta_0[50]_AND_419_o
    -------------------------------------------------  ---------------------------
    Total                                      3.572ns (0.405ns logic, 3.167ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_50_LDC = MAXDELAY TO TIMEGRP "TO_temp_50_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_50_LDC (SLICE_X35Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_50_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.387ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[50]_AND_419_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO13  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y49.B1      net (fanout=2)        0.645   douta_0<50>
    SLICE_X37Y49.BMUX    Tilo                  0.075   temp_53_P_53
                                                       count_256_douta_0[50]_AND_420_o1
    SLICE_X35Y49.SR      net (fanout=2)        0.138   count_256_douta_0[50]_AND_420_o
    SLICE_X35Y49.CLK     Tremck      (-Th)    -0.075   temp_50_LDC
                                                       temp_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.604ns logic, 0.783ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_50_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.860ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[50]_AND_419_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y49.B2      net (fanout=265)      1.474   count_256
    SLICE_X37Y49.BMUX    Tilo                  0.075   temp_53_P_53
                                                       count_256_douta_0[50]_AND_420_o1
    SLICE_X35Y49.SR      net (fanout=2)        0.138   count_256_douta_0[50]_AND_420_o
    SLICE_X35Y49.CLK     Tremck      (-Th)    -0.075   temp_50_LDC
                                                       temp_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.860ns (0.248ns logic, 1.612ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_50_LDC (SLICE_X35Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.228ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_50_LDC (LATCH)
  Data Path Delay:      1.228ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO13  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y49.B1      net (fanout=2)        0.645   douta_0<50>
    SLICE_X37Y49.B       Tilo                  0.034   temp_53_P_53
                                                       count_256_douta_0[50]_AND_419_o1
    SLICE_X35Y49.CLK     net (fanout=2)        0.095   count_256_douta_0[50]_AND_419_o
    -------------------------------------------------  ---------------------------
    Total                                      1.228ns (0.488ns logic, 0.740ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_50_LDC (SLICE_X35Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.701ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_50_LDC (LATCH)
  Data Path Delay:      1.701ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y49.B2      net (fanout=265)      1.474   count_256
    SLICE_X37Y49.B       Tilo                  0.034   temp_53_P_53
                                                       count_256_douta_0[50]_AND_419_o1
    SLICE_X35Y49.CLK     net (fanout=2)        0.095   count_256_douta_0[50]_AND_419_o
    -------------------------------------------------  ---------------------------
    Total                                      1.701ns (0.132ns logic, 1.569ns route)
                                                       (7.8% logic, 92.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_49_LDC = MAXDELAY TO TIMEGRP "TO_temp_49_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.633ns.
--------------------------------------------------------------------------------

Paths for end point temp_49_LDC (SLICE_X34Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_49_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[49]_AND_421_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y50.B2      net (fanout=265)      3.271   count_256
    SLICE_X41Y50.BMUX    Tilo                  0.197   temp_51_LDC
                                                       count_256_douta_0[49]_AND_422_o1
    SLICE_X34Y47.SR      net (fanout=2)        0.574   count_256_douta_0[49]_AND_422_o
    SLICE_X34Y47.CLK     Trck                  0.254   temp_49_LDC
                                                       temp_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.633ns (0.788ns logic, 3.845ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_49_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[49]_AND_421_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO12  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y50.B1      net (fanout=2)        1.500   douta_0<49>
    SLICE_X41Y50.BMUX    Tilo                  0.197   temp_51_LDC
                                                       count_256_douta_0[49]_AND_422_o1
    SLICE_X34Y47.SR      net (fanout=2)        0.574   count_256_douta_0[49]_AND_422_o
    SLICE_X34Y47.CLK     Trck                  0.254   temp_49_LDC
                                                       temp_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (2.524ns logic, 2.074ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_49_LDC (SLICE_X34Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.755ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_49_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.245ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y50.B2      net (fanout=265)      3.271   count_256
    SLICE_X41Y50.B       Tilo                  0.068   temp_51_LDC
                                                       count_256_douta_0[49]_AND_421_o1
    SLICE_X34Y47.CLK     net (fanout=2)        0.569   count_256_douta_0[49]_AND_421_o
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (0.405ns logic, 3.840ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.790ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_49_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO12  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y50.B1      net (fanout=2)        1.500   douta_0<49>
    SLICE_X41Y50.B       Tilo                  0.068   temp_51_LDC
                                                       count_256_douta_0[49]_AND_421_o1
    SLICE_X34Y47.CLK     net (fanout=2)        0.569   count_256_douta_0[49]_AND_421_o
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (2.141ns logic, 2.069ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_49_LDC = MAXDELAY TO TIMEGRP "TO_temp_49_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_49_LDC (SLICE_X34Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_49_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.503ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[49]_AND_421_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO12  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y50.B1      net (fanout=2)        0.663   douta_0<49>
    SLICE_X41Y50.BMUX    Tilo                  0.075   temp_51_LDC
                                                       count_256_douta_0[49]_AND_422_o1
    SLICE_X34Y47.SR      net (fanout=2)        0.257   count_256_douta_0[49]_AND_422_o
    SLICE_X34Y47.CLK     Tremck      (-Th)    -0.054   temp_49_LDC
                                                       temp_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.503ns (0.583ns logic, 0.920ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_49_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.126ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[49]_AND_421_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y50.B2      net (fanout=265)      1.642   count_256
    SLICE_X41Y50.BMUX    Tilo                  0.075   temp_51_LDC
                                                       count_256_douta_0[49]_AND_422_o1
    SLICE_X34Y47.SR      net (fanout=2)        0.257   count_256_douta_0[49]_AND_422_o
    SLICE_X34Y47.CLK     Tremck      (-Th)    -0.054   temp_49_LDC
                                                       temp_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.126ns (0.227ns logic, 1.899ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_49_LDC (SLICE_X34Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.413ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_49_LDC (LATCH)
  Data Path Delay:      1.413ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO12  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y50.B1      net (fanout=2)        0.663   douta_0<49>
    SLICE_X41Y50.B       Tilo                  0.034   temp_51_LDC
                                                       count_256_douta_0[49]_AND_421_o1
    SLICE_X34Y47.CLK     net (fanout=2)        0.262   count_256_douta_0[49]_AND_421_o
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (0.488ns logic, 0.925ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_49_LDC (SLICE_X34Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.036ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_49_LDC (LATCH)
  Data Path Delay:      2.036ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y50.B2      net (fanout=265)      1.642   count_256
    SLICE_X41Y50.B       Tilo                  0.034   temp_51_LDC
                                                       count_256_douta_0[49]_AND_421_o1
    SLICE_X34Y47.CLK     net (fanout=2)        0.262   count_256_douta_0[49]_AND_421_o
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (0.132ns logic, 1.904ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_48_LDC = MAXDELAY TO TIMEGRP "TO_temp_48_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.426ns.
--------------------------------------------------------------------------------

Paths for end point temp_48_LDC (SLICE_X41Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_48_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[48]_AND_423_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y48.C2      net (fanout=265)      3.249   count_256
    SLICE_X41Y48.CMUX    Tilo                  0.191   temp_48_LDC
                                                       count_256_douta_0[48]_AND_424_o1
    SLICE_X41Y48.SR      net (fanout=2)        0.352   count_256_douta_0[48]_AND_424_o
    SLICE_X41Y48.CLK     Trck                  0.297   temp_48_LDC
                                                       temp_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (0.825ns logic, 3.601ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_48_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.031ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[48]_AND_423_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO11  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y48.C3      net (fanout=2)        1.130   douta_0<48>
    SLICE_X41Y48.CMUX    Tilo                  0.179   temp_48_LDC
                                                       count_256_douta_0[48]_AND_424_o1
    SLICE_X41Y48.SR      net (fanout=2)        0.352   count_256_douta_0[48]_AND_424_o
    SLICE_X41Y48.CLK     Trck                  0.297   temp_48_LDC
                                                       temp_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (2.549ns logic, 1.482ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_48_LDC (SLICE_X41Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.111ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_48_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y48.C2      net (fanout=265)      3.249   count_256
    SLICE_X41Y48.C       Tilo                  0.068   temp_48_LDC
                                                       count_256_douta_0[48]_AND_423_o1
    SLICE_X41Y48.CLK     net (fanout=2)        0.235   count_256_douta_0[48]_AND_423_o
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (0.405ns logic, 3.484ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.494ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_48_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.506ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO11  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y48.C3      net (fanout=2)        1.130   douta_0<48>
    SLICE_X41Y48.C       Tilo                  0.068   temp_48_LDC
                                                       count_256_douta_0[48]_AND_423_o1
    SLICE_X41Y48.CLK     net (fanout=2)        0.235   count_256_douta_0[48]_AND_423_o
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (2.141ns logic, 1.365ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_48_LDC = MAXDELAY TO TIMEGRP "TO_temp_48_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_48_LDC (SLICE_X41Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_48_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.268ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[48]_AND_423_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO11  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y48.C3      net (fanout=2)        0.528   douta_0<48>
    SLICE_X41Y48.CMUX    Tilo                  0.078   temp_48_LDC
                                                       count_256_douta_0[48]_AND_424_o1
    SLICE_X41Y48.SR      net (fanout=2)        0.133   count_256_douta_0[48]_AND_424_o
    SLICE_X41Y48.CLK     Tremck      (-Th)    -0.075   temp_48_LDC
                                                       temp_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.607ns logic, 0.661ns route)
                                                       (47.9% logic, 52.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_48_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.008ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[48]_AND_423_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y48.C2      net (fanout=265)      1.629   count_256
    SLICE_X41Y48.CMUX    Tilo                  0.073   temp_48_LDC
                                                       count_256_douta_0[48]_AND_424_o1
    SLICE_X41Y48.SR      net (fanout=2)        0.133   count_256_douta_0[48]_AND_424_o
    SLICE_X41Y48.CLK     Tremck      (-Th)    -0.075   temp_48_LDC
                                                       temp_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (0.246ns logic, 1.762ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_48_LDC (SLICE_X41Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.113ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_48_LDC (LATCH)
  Data Path Delay:      1.113ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO11  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y48.C3      net (fanout=2)        0.528   douta_0<48>
    SLICE_X41Y48.C       Tilo                  0.034   temp_48_LDC
                                                       count_256_douta_0[48]_AND_423_o1
    SLICE_X41Y48.CLK     net (fanout=2)        0.097   count_256_douta_0[48]_AND_423_o
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.488ns logic, 0.625ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_48_LDC (SLICE_X41Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.858ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_48_LDC (LATCH)
  Data Path Delay:      1.858ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y48.C2      net (fanout=265)      1.629   count_256
    SLICE_X41Y48.C       Tilo                  0.034   temp_48_LDC
                                                       count_256_douta_0[48]_AND_423_o1
    SLICE_X41Y48.CLK     net (fanout=2)        0.097   count_256_douta_0[48]_AND_423_o
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.132ns logic, 1.726ns route)
                                                       (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_47_LDC = MAXDELAY TO TIMEGRP "TO_temp_47_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.767ns.
--------------------------------------------------------------------------------

Paths for end point temp_47_LDC (SLICE_X39Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_47_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[47]_AND_425_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y47.B2      net (fanout=265)      3.531   count_256
    SLICE_X41Y47.BMUX    Tilo                  0.197   temp_51_P_51
                                                       count_256_douta_0[47]_AND_426_o1
    SLICE_X39Y47.SR      net (fanout=2)        0.405   count_256_douta_0[47]_AND_426_o
    SLICE_X39Y47.CLK     Trck                  0.297   temp_47_LDC
                                                       temp_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (0.831ns logic, 3.936ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_47_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.342ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[47]_AND_425_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO10  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y47.B1      net (fanout=2)        1.370   douta_0<47>
    SLICE_X41Y47.BMUX    Tilo                  0.197   temp_51_P_51
                                                       count_256_douta_0[47]_AND_426_o1
    SLICE_X39Y47.SR      net (fanout=2)        0.405   count_256_douta_0[47]_AND_426_o
    SLICE_X39Y47.CLK     Trck                  0.297   temp_47_LDC
                                                       temp_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (2.567ns logic, 1.775ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_47_LDC (SLICE_X39Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.681ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_47_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.319ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y47.B2      net (fanout=265)      3.531   count_256
    SLICE_X41Y47.B       Tilo                  0.068   temp_51_P_51
                                                       count_256_douta_0[47]_AND_425_o1
    SLICE_X39Y47.CLK     net (fanout=2)        0.383   count_256_douta_0[47]_AND_425_o
    -------------------------------------------------  ---------------------------
    Total                                      4.319ns (0.405ns logic, 3.914ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.106ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_47_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.894ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO10  Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y47.B1      net (fanout=2)        1.370   douta_0<47>
    SLICE_X41Y47.B       Tilo                  0.068   temp_51_P_51
                                                       count_256_douta_0[47]_AND_425_o1
    SLICE_X39Y47.CLK     net (fanout=2)        0.383   count_256_douta_0[47]_AND_425_o
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (2.141ns logic, 1.753ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_47_LDC = MAXDELAY TO TIMEGRP "TO_temp_47_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_47_LDC (SLICE_X39Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_47_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.390ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[47]_AND_425_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO10  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y47.B1      net (fanout=2)        0.612   douta_0<47>
    SLICE_X41Y47.BMUX    Tilo                  0.075   temp_51_P_51
                                                       count_256_douta_0[47]_AND_426_o1
    SLICE_X39Y47.SR      net (fanout=2)        0.174   count_256_douta_0[47]_AND_426_o
    SLICE_X39Y47.CLK     Tremck      (-Th)    -0.075   temp_47_LDC
                                                       temp_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.604ns logic, 0.786ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_47_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.163ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[47]_AND_425_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y47.B2      net (fanout=265)      1.741   count_256
    SLICE_X41Y47.BMUX    Tilo                  0.075   temp_51_P_51
                                                       count_256_douta_0[47]_AND_426_o1
    SLICE_X39Y47.SR      net (fanout=2)        0.174   count_256_douta_0[47]_AND_426_o
    SLICE_X39Y47.CLK     Tremck      (-Th)    -0.075   temp_47_LDC
                                                       temp_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.163ns (0.248ns logic, 1.915ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_47_LDC (SLICE_X39Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.278ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_47_LDC (LATCH)
  Data Path Delay:      1.278ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO10  Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y47.B1      net (fanout=2)        0.612   douta_0<47>
    SLICE_X41Y47.B       Tilo                  0.034   temp_51_P_51
                                                       count_256_douta_0[47]_AND_425_o1
    SLICE_X39Y47.CLK     net (fanout=2)        0.178   count_256_douta_0[47]_AND_425_o
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.488ns logic, 0.790ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_47_LDC (SLICE_X39Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.051ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_47_LDC (LATCH)
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y47.B2      net (fanout=265)      1.741   count_256
    SLICE_X41Y47.B       Tilo                  0.034   temp_51_P_51
                                                       count_256_douta_0[47]_AND_425_o1
    SLICE_X39Y47.CLK     net (fanout=2)        0.178   count_256_douta_0[47]_AND_425_o
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.132ns logic, 1.919ns route)
                                                       (6.4% logic, 93.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_46_LDC = MAXDELAY TO TIMEGRP "TO_temp_46_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.528ns.
--------------------------------------------------------------------------------

Paths for end point temp_46_LDC (SLICE_X41Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_46_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.528ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[46]_AND_427_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO9   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y52.A1      net (fanout=2)        1.489   douta_0<46>
    SLICE_X41Y52.AMUX    Tilo                  0.194   temp_46_LDC
                                                       count_256_douta_0[46]_AND_428_o1
    SLICE_X41Y52.SR      net (fanout=2)        0.475   count_256_douta_0[46]_AND_428_o
    SLICE_X41Y52.CLK     Trck                  0.297   temp_46_LDC
                                                       temp_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.528ns (2.564ns logic, 1.964ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_46_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[46]_AND_427_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y52.A3      net (fanout=265)      2.844   count_256
    SLICE_X41Y52.AMUX    Tilo                  0.182   temp_46_LDC
                                                       count_256_douta_0[46]_AND_428_o1
    SLICE_X41Y52.SR      net (fanout=2)        0.475   count_256_douta_0[46]_AND_428_o
    SLICE_X41Y52.CLK     Trck                  0.297   temp_46_LDC
                                                       temp_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (0.816ns logic, 3.319ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_46_LDC (SLICE_X41Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.888ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_46_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.112ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO9   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y52.A1      net (fanout=2)        1.489   douta_0<46>
    SLICE_X41Y52.A       Tilo                  0.068   temp_46_LDC
                                                       count_256_douta_0[46]_AND_427_o1
    SLICE_X41Y52.CLK     net (fanout=2)        0.482   count_256_douta_0[46]_AND_427_o
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (2.141ns logic, 1.971ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.269ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_46_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y52.A3      net (fanout=265)      2.844   count_256
    SLICE_X41Y52.A       Tilo                  0.068   temp_46_LDC
                                                       count_256_douta_0[46]_AND_427_o1
    SLICE_X41Y52.CLK     net (fanout=2)        0.482   count_256_douta_0[46]_AND_427_o
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (0.405ns logic, 3.326ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_46_LDC = MAXDELAY TO TIMEGRP "TO_temp_46_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_46_LDC (SLICE_X41Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_46_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.444ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[46]_AND_427_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO9   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y52.A1      net (fanout=2)        0.658   douta_0<46>
    SLICE_X41Y52.AMUX    Tilo                  0.074   temp_46_LDC
                                                       count_256_douta_0[46]_AND_428_o1
    SLICE_X41Y52.SR      net (fanout=2)        0.183   count_256_douta_0[46]_AND_428_o
    SLICE_X41Y52.CLK     Tremck      (-Th)    -0.075   temp_46_LDC
                                                       temp_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (0.603ns logic, 0.841ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_46_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.896ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[46]_AND_427_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y52.A3      net (fanout=265)      1.461   count_256
    SLICE_X41Y52.AMUX    Tilo                  0.079   temp_46_LDC
                                                       count_256_douta_0[46]_AND_428_o1
    SLICE_X41Y52.SR      net (fanout=2)        0.183   count_256_douta_0[46]_AND_428_o
    SLICE_X41Y52.CLK     Tremck      (-Th)    -0.075   temp_46_LDC
                                                       temp_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.896ns (0.252ns logic, 1.644ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_46_LDC (SLICE_X41Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.343ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_46_LDC (LATCH)
  Data Path Delay:      1.343ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO9   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y52.A1      net (fanout=2)        0.658   douta_0<46>
    SLICE_X41Y52.A       Tilo                  0.034   temp_46_LDC
                                                       count_256_douta_0[46]_AND_427_o1
    SLICE_X41Y52.CLK     net (fanout=2)        0.197   count_256_douta_0[46]_AND_427_o
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (0.488ns logic, 0.855ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_46_LDC (SLICE_X41Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.790ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_46_LDC (LATCH)
  Data Path Delay:      1.790ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y52.A3      net (fanout=265)      1.461   count_256
    SLICE_X41Y52.A       Tilo                  0.034   temp_46_LDC
                                                       count_256_douta_0[46]_AND_427_o1
    SLICE_X41Y52.CLK     net (fanout=2)        0.197   count_256_douta_0[46]_AND_427_o
    -------------------------------------------------  ---------------------------
    Total                                      1.790ns (0.132ns logic, 1.658ns route)
                                                       (7.4% logic, 92.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_45_LDC = MAXDELAY TO TIMEGRP "TO_temp_45_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.364ns.
--------------------------------------------------------------------------------

Paths for end point temp_45_LDC (SLICE_X36Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_45_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.364ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[45]_AND_429_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO8   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y51.C3      net (fanout=2)        1.383   douta_0<45>
    SLICE_X37Y51.CMUX    Tilo                  0.179   temp_68_LDC
                                                       count_256_douta_0[45]_AND_430_o1
    SLICE_X36Y52.SR      net (fanout=2)        0.475   count_256_douta_0[45]_AND_430_o
    SLICE_X36Y52.CLK     Trck                  0.254   temp_45_LDC
                                                       temp_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (2.506ns logic, 1.858ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_45_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[45]_AND_429_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y51.C2      net (fanout=265)      2.929   count_256
    SLICE_X37Y51.CMUX    Tilo                  0.191   temp_68_LDC
                                                       count_256_douta_0[45]_AND_430_o1
    SLICE_X36Y52.SR      net (fanout=2)        0.475   count_256_douta_0[45]_AND_430_o
    SLICE_X36Y52.CLK     Trck                  0.254   temp_45_LDC
                                                       temp_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (0.782ns logic, 3.404ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_45_LDC (SLICE_X36Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.251ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_45_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO8   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y51.C3      net (fanout=2)        1.383   douta_0<45>
    SLICE_X37Y51.C       Tilo                  0.068   temp_68_LDC
                                                       count_256_douta_0[45]_AND_429_o1
    SLICE_X36Y52.CLK     net (fanout=2)        0.225   count_256_douta_0[45]_AND_429_o
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (2.141ns logic, 1.608ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.441ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_45_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y51.C2      net (fanout=265)      2.929   count_256
    SLICE_X37Y51.C       Tilo                  0.068   temp_68_LDC
                                                       count_256_douta_0[45]_AND_429_o1
    SLICE_X36Y52.CLK     net (fanout=2)        0.225   count_256_douta_0[45]_AND_429_o
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (0.405ns logic, 3.154ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_45_LDC = MAXDELAY TO TIMEGRP "TO_temp_45_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_45_LDC (SLICE_X36Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_45_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.432ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[45]_AND_429_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO8   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y51.C3      net (fanout=2)        0.662   douta_0<45>
    SLICE_X37Y51.CMUX    Tilo                  0.078   temp_68_LDC
                                                       count_256_douta_0[45]_AND_430_o1
    SLICE_X36Y52.SR      net (fanout=2)        0.184   count_256_douta_0[45]_AND_430_o
    SLICE_X36Y52.CLK     Tremck      (-Th)    -0.054   temp_45_LDC
                                                       temp_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.586ns logic, 0.846ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_45_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.880ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[45]_AND_429_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y51.C2      net (fanout=265)      1.471   count_256
    SLICE_X37Y51.CMUX    Tilo                  0.073   temp_68_LDC
                                                       count_256_douta_0[45]_AND_430_o1
    SLICE_X36Y52.SR      net (fanout=2)        0.184   count_256_douta_0[45]_AND_430_o
    SLICE_X36Y52.CLK     Tremck      (-Th)    -0.054   temp_45_LDC
                                                       temp_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.880ns (0.225ns logic, 1.655ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_45_LDC (SLICE_X36Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.244ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_45_LDC (LATCH)
  Data Path Delay:      1.244ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO8   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y51.C3      net (fanout=2)        0.662   douta_0<45>
    SLICE_X37Y51.C       Tilo                  0.034   temp_68_LDC
                                                       count_256_douta_0[45]_AND_429_o1
    SLICE_X36Y52.CLK     net (fanout=2)        0.094   count_256_douta_0[45]_AND_429_o
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (0.488ns logic, 0.756ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_45_LDC (SLICE_X36Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.697ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_45_LDC (LATCH)
  Data Path Delay:      1.697ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y51.C2      net (fanout=265)      1.471   count_256
    SLICE_X37Y51.C       Tilo                  0.034   temp_68_LDC
                                                       count_256_douta_0[45]_AND_429_o1
    SLICE_X36Y52.CLK     net (fanout=2)        0.094   count_256_douta_0[45]_AND_429_o
    -------------------------------------------------  ---------------------------
    Total                                      1.697ns (0.132ns logic, 1.565ns route)
                                                       (7.8% logic, 92.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_44_LDC = MAXDELAY TO TIMEGRP "TO_temp_44_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.214ns.
--------------------------------------------------------------------------------

Paths for end point temp_44_LDC (SLICE_X40Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_44_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[44]_AND_431_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y46.D4      net (fanout=265)      3.211   count_256
    SLICE_X41Y46.DMUX    Tilo                  0.186   temp_63_P_63
                                                       count_256_douta_0[44]_AND_432_o1
    SLICE_X40Y45.SR      net (fanout=2)        0.226   count_256_douta_0[44]_AND_432_o
    SLICE_X40Y45.CLK     Trck                  0.254   temp_44_LDC
                                                       temp_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (0.777ns logic, 3.437ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_44_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[44]_AND_431_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP0 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y46.D2      net (fanout=2)        1.249   douta_0<44>
    SLICE_X41Y46.DMUX    Tilo                  0.191   temp_63_P_63
                                                       count_256_douta_0[44]_AND_432_o1
    SLICE_X40Y45.SR      net (fanout=2)        0.226   count_256_douta_0[44]_AND_432_o
    SLICE_X40Y45.CLK     Trck                  0.254   temp_44_LDC
                                                       temp_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (2.518ns logic, 1.475ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_44_LDC (SLICE_X40Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.044ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_44_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y46.D4      net (fanout=265)      3.211   count_256
    SLICE_X41Y46.D       Tilo                  0.068   temp_63_P_63
                                                       count_256_douta_0[44]_AND_431_o1
    SLICE_X40Y45.CLK     net (fanout=2)        0.340   count_256_douta_0[44]_AND_431_o
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (0.405ns logic, 3.551ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.270ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_44_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.730ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP0 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y46.D2      net (fanout=2)        1.249   douta_0<44>
    SLICE_X41Y46.D       Tilo                  0.068   temp_63_P_63
                                                       count_256_douta_0[44]_AND_431_o1
    SLICE_X40Y45.CLK     net (fanout=2)        0.340   count_256_douta_0[44]_AND_431_o
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (2.141ns logic, 1.589ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_44_LDC = MAXDELAY TO TIMEGRP "TO_temp_44_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_44_LDC (SLICE_X40Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_44_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.228ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[44]_AND_431_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP0 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y46.D2      net (fanout=2)        0.561   douta_0<44>
    SLICE_X41Y46.DMUX    Tilo                  0.074   temp_63_P_63
                                                       count_256_douta_0[44]_AND_432_o1
    SLICE_X40Y45.SR      net (fanout=2)        0.085   count_256_douta_0[44]_AND_432_o
    SLICE_X40Y45.CLK     Tremck      (-Th)    -0.054   temp_44_LDC
                                                       temp_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.228ns (0.582ns logic, 0.646ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_44_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[44]_AND_431_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y46.D4      net (fanout=265)      1.624   count_256
    SLICE_X41Y46.DMUX    Tilo                  0.078   temp_63_P_63
                                                       count_256_douta_0[44]_AND_432_o1
    SLICE_X40Y45.SR      net (fanout=2)        0.085   count_256_douta_0[44]_AND_432_o
    SLICE_X40Y45.CLK     Tremck      (-Th)    -0.054   temp_44_LDC
                                                       temp_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (0.230ns logic, 1.709ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_44_LDC (SLICE_X40Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.186ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_44_LDC (LATCH)
  Data Path Delay:      1.186ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPBDOP0 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y46.D2      net (fanout=2)        0.561   douta_0<44>
    SLICE_X41Y46.D       Tilo                  0.034   temp_63_P_63
                                                       count_256_douta_0[44]_AND_431_o1
    SLICE_X40Y45.CLK     net (fanout=2)        0.137   count_256_douta_0[44]_AND_431_o
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.488ns logic, 0.698ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_44_LDC (SLICE_X40Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.893ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_44_LDC (LATCH)
  Data Path Delay:      1.893ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y46.D4      net (fanout=265)      1.624   count_256
    SLICE_X41Y46.D       Tilo                  0.034   temp_63_P_63
                                                       count_256_douta_0[44]_AND_431_o1
    SLICE_X40Y45.CLK     net (fanout=2)        0.137   count_256_douta_0[44]_AND_431_o
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (0.132ns logic, 1.761ns route)
                                                       (7.0% logic, 93.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_43_LDC = MAXDELAY TO TIMEGRP "TO_temp_43_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.521ns.
--------------------------------------------------------------------------------

Paths for end point temp_43_LDC (SLICE_X31Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_43_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[43]_AND_433_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO7   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y47.C2      net (fanout=2)        1.465   douta_0<43>
    SLICE_X37Y47.CMUX    Tilo                  0.191   temp_39_P_39
                                                       count_256_douta_0[43]_AND_434_o1
    SLICE_X31Y47.SR      net (fanout=2)        0.495   count_256_douta_0[43]_AND_434_o
    SLICE_X31Y47.CLK     Trck                  0.297   temp_43_LDC
                                                       temp_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (2.561ns logic, 1.960ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_43_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[43]_AND_433_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y47.C5      net (fanout=265)      2.766   count_256
    SLICE_X37Y47.CMUX    Tilo                  0.191   temp_39_P_39
                                                       count_256_douta_0[43]_AND_434_o1
    SLICE_X31Y47.SR      net (fanout=2)        0.495   count_256_douta_0[43]_AND_434_o
    SLICE_X31Y47.CLK     Trck                  0.297   temp_43_LDC
                                                       temp_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (0.825ns logic, 3.261ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_43_LDC (SLICE_X31Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.927ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_43_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.073ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO7   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y47.C2      net (fanout=2)        1.465   douta_0<43>
    SLICE_X37Y47.C       Tilo                  0.068   temp_39_P_39
                                                       count_256_douta_0[43]_AND_433_o1
    SLICE_X31Y47.CLK     net (fanout=2)        0.467   count_256_douta_0[43]_AND_433_o
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (2.141ns logic, 1.932ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.362ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_43_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.638ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y47.C5      net (fanout=265)      2.766   count_256
    SLICE_X37Y47.C       Tilo                  0.068   temp_39_P_39
                                                       count_256_douta_0[43]_AND_433_o1
    SLICE_X31Y47.CLK     net (fanout=2)        0.467   count_256_douta_0[43]_AND_433_o
    -------------------------------------------------  ---------------------------
    Total                                      3.638ns (0.405ns logic, 3.233ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_43_LDC = MAXDELAY TO TIMEGRP "TO_temp_43_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_43_LDC (SLICE_X31Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_43_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.483ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[43]_AND_433_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO7   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y47.C2      net (fanout=2)        0.690   douta_0<43>
    SLICE_X37Y47.CMUX    Tilo                  0.073   temp_39_P_39
                                                       count_256_douta_0[43]_AND_434_o1
    SLICE_X31Y47.SR      net (fanout=2)        0.191   count_256_douta_0[43]_AND_434_o
    SLICE_X31Y47.CLK     Tremck      (-Th)    -0.075   temp_43_LDC
                                                       temp_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.602ns logic, 0.881ns route)
                                                       (40.6% logic, 59.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_43_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.863ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[43]_AND_433_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y47.C5      net (fanout=265)      1.422   count_256
    SLICE_X37Y47.CMUX    Tilo                  0.077   temp_39_P_39
                                                       count_256_douta_0[43]_AND_434_o1
    SLICE_X31Y47.SR      net (fanout=2)        0.191   count_256_douta_0[43]_AND_434_o
    SLICE_X31Y47.CLK     Tremck      (-Th)    -0.075   temp_43_LDC
                                                       temp_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (0.250ns logic, 1.613ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_43_LDC (SLICE_X31Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.367ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_43_LDC (LATCH)
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO7   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y47.C2      net (fanout=2)        0.690   douta_0<43>
    SLICE_X37Y47.C       Tilo                  0.034   temp_39_P_39
                                                       count_256_douta_0[43]_AND_433_o1
    SLICE_X31Y47.CLK     net (fanout=2)        0.189   count_256_douta_0[43]_AND_433_o
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (0.488ns logic, 0.879ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_43_LDC (SLICE_X31Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.743ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_43_LDC (LATCH)
  Data Path Delay:      1.743ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y47.C5      net (fanout=265)      1.422   count_256
    SLICE_X37Y47.C       Tilo                  0.034   temp_39_P_39
                                                       count_256_douta_0[43]_AND_433_o1
    SLICE_X31Y47.CLK     net (fanout=2)        0.189   count_256_douta_0[43]_AND_433_o
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (0.132ns logic, 1.611ns route)
                                                       (7.6% logic, 92.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_42_LDC = MAXDELAY TO TIMEGRP "TO_temp_42_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.364ns.
--------------------------------------------------------------------------------

Paths for end point temp_42_LDC (SLICE_X39Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_42_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.364ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[42]_AND_435_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y52.D1      net (fanout=265)      3.174   count_256
    SLICE_X39Y52.DMUX    Tilo                  0.192   temp_42_C_42
                                                       count_256_douta_0[42]_AND_436_o1
    SLICE_X39Y53.SR      net (fanout=2)        0.364   count_256_douta_0[42]_AND_436_o
    SLICE_X39Y53.CLK     Trck                  0.297   temp_42_LDC
                                                       temp_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (0.826ns logic, 3.538ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_42_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[42]_AND_435_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO6   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y52.D5      net (fanout=2)        1.332   douta_0<42>
    SLICE_X39Y52.DMUX    Tilo                  0.191   temp_42_C_42
                                                       count_256_douta_0[42]_AND_436_o1
    SLICE_X39Y53.SR      net (fanout=2)        0.364   count_256_douta_0[42]_AND_436_o
    SLICE_X39Y53.CLK     Trck                  0.297   temp_42_LDC
                                                       temp_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (2.561ns logic, 1.696ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_42_LDC (SLICE_X39Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.072ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_42_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.928ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X39Y52.D1      net (fanout=265)      3.174   count_256
    SLICE_X39Y52.D       Tilo                  0.068   temp_42_C_42
                                                       count_256_douta_0[42]_AND_435_o1
    SLICE_X39Y53.CLK     net (fanout=2)        0.349   count_256_douta_0[42]_AND_435_o
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (0.405ns logic, 3.523ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.178ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_42_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.822ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO6   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y52.D5      net (fanout=2)        1.332   douta_0<42>
    SLICE_X39Y52.D       Tilo                  0.068   temp_42_C_42
                                                       count_256_douta_0[42]_AND_435_o1
    SLICE_X39Y53.CLK     net (fanout=2)        0.349   count_256_douta_0[42]_AND_435_o
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (2.141ns logic, 1.681ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_42_LDC = MAXDELAY TO TIMEGRP "TO_temp_42_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_42_LDC (SLICE_X39Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_42_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.399ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[42]_AND_435_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO6   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y52.D5      net (fanout=2)        0.652   douta_0<42>
    SLICE_X39Y52.DMUX    Tilo                  0.078   temp_42_C_42
                                                       count_256_douta_0[42]_AND_436_o1
    SLICE_X39Y53.SR      net (fanout=2)        0.140   count_256_douta_0[42]_AND_436_o
    SLICE_X39Y53.CLK     Tremck      (-Th)    -0.075   temp_42_LDC
                                                       temp_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.607ns logic, 0.792ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.959ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_42_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.959ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[42]_AND_435_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y52.D1      net (fanout=265)      1.572   count_256
    SLICE_X39Y52.DMUX    Tilo                  0.074   temp_42_C_42
                                                       count_256_douta_0[42]_AND_436_o1
    SLICE_X39Y53.SR      net (fanout=2)        0.140   count_256_douta_0[42]_AND_436_o
    SLICE_X39Y53.CLK     Tremck      (-Th)    -0.075   temp_42_LDC
                                                       temp_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (0.247ns logic, 1.712ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_42_LDC (SLICE_X39Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.281ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_42_LDC (LATCH)
  Data Path Delay:      1.281ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO6   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X39Y52.D5      net (fanout=2)        0.652   douta_0<42>
    SLICE_X39Y52.D       Tilo                  0.034   temp_42_C_42
                                                       count_256_douta_0[42]_AND_435_o1
    SLICE_X39Y53.CLK     net (fanout=2)        0.141   count_256_douta_0[42]_AND_435_o
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.488ns logic, 0.793ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_42_LDC (SLICE_X39Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.845ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_42_LDC (LATCH)
  Data Path Delay:      1.845ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X39Y52.D1      net (fanout=265)      1.572   count_256
    SLICE_X39Y52.D       Tilo                  0.034   temp_42_C_42
                                                       count_256_douta_0[42]_AND_435_o1
    SLICE_X39Y53.CLK     net (fanout=2)        0.141   count_256_douta_0[42]_AND_435_o
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.132ns logic, 1.713ns route)
                                                       (7.2% logic, 92.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_41_LDC = MAXDELAY TO TIMEGRP "TO_temp_41_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.326ns.
--------------------------------------------------------------------------------

Paths for end point temp_41_LDC (SLICE_X34Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_41_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.326ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[41]_AND_437_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO5   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y48.A3      net (fanout=2)        1.459   douta_0<41>
    SLICE_X37Y48.AMUX    Tilo                  0.182   temp_50_P_50
                                                       count_256_douta_0[41]_AND_438_o1
    SLICE_X34Y48.SR      net (fanout=2)        0.358   count_256_douta_0[41]_AND_438_o
    SLICE_X34Y48.CLK     Trck                  0.254   temp_41_LDC
                                                       temp_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.326ns (2.509ns logic, 1.817ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_41_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.883ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[41]_AND_437_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y48.A4      net (fanout=265)      2.748   count_256
    SLICE_X37Y48.AMUX    Tilo                  0.186   temp_50_P_50
                                                       count_256_douta_0[41]_AND_438_o1
    SLICE_X34Y48.SR      net (fanout=2)        0.358   count_256_douta_0[41]_AND_438_o
    SLICE_X34Y48.CLK     Trck                  0.254   temp_41_LDC
                                                       temp_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (0.777ns logic, 3.106ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_41_LDC (SLICE_X34Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.038ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_41_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.962ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO5   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y48.A3      net (fanout=2)        1.459   douta_0<41>
    SLICE_X37Y48.A       Tilo                  0.068   temp_50_P_50
                                                       count_256_douta_0[41]_AND_437_o1
    SLICE_X34Y48.CLK     net (fanout=2)        0.362   count_256_douta_0[41]_AND_437_o
    -------------------------------------------------  ---------------------------
    Total                                      3.962ns (2.141ns logic, 1.821ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.485ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_41_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.515ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X37Y48.A4      net (fanout=265)      2.748   count_256
    SLICE_X37Y48.A       Tilo                  0.068   temp_50_P_50
                                                       count_256_douta_0[41]_AND_437_o1
    SLICE_X34Y48.CLK     net (fanout=2)        0.362   count_256_douta_0[41]_AND_437_o
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (0.405ns logic, 3.110ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_41_LDC = MAXDELAY TO TIMEGRP "TO_temp_41_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_41_LDC (SLICE_X34Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_41_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.410ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[41]_AND_437_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO5   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y48.A3      net (fanout=2)        0.687   douta_0<41>
    SLICE_X37Y48.AMUX    Tilo                  0.079   temp_50_P_50
                                                       count_256_douta_0[41]_AND_438_o1
    SLICE_X34Y48.SR      net (fanout=2)        0.136   count_256_douta_0[41]_AND_438_o
    SLICE_X34Y48.CLK     Tremck      (-Th)    -0.054   temp_41_LDC
                                                       temp_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (0.587ns logic, 0.823ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_41_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.769ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[41]_AND_437_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y48.A4      net (fanout=265)      1.403   count_256
    SLICE_X37Y48.AMUX    Tilo                  0.078   temp_50_P_50
                                                       count_256_douta_0[41]_AND_438_o1
    SLICE_X34Y48.SR      net (fanout=2)        0.136   count_256_douta_0[41]_AND_438_o
    SLICE_X34Y48.CLK     Tremck      (-Th)    -0.054   temp_41_LDC
                                                       temp_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.230ns logic, 1.539ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_41_LDC (SLICE_X34Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.322ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_41_LDC (LATCH)
  Data Path Delay:      1.322ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO5   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X37Y48.A3      net (fanout=2)        0.687   douta_0<41>
    SLICE_X37Y48.A       Tilo                  0.034   temp_50_P_50
                                                       count_256_douta_0[41]_AND_437_o1
    SLICE_X34Y48.CLK     net (fanout=2)        0.147   count_256_douta_0[41]_AND_437_o
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.488ns logic, 0.834ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_41_LDC (SLICE_X34Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.682ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_41_LDC (LATCH)
  Data Path Delay:      1.682ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X37Y48.A4      net (fanout=265)      1.403   count_256
    SLICE_X37Y48.A       Tilo                  0.034   temp_50_P_50
                                                       count_256_douta_0[41]_AND_437_o1
    SLICE_X34Y48.CLK     net (fanout=2)        0.147   count_256_douta_0[41]_AND_437_o
    -------------------------------------------------  ---------------------------
    Total                                      1.682ns (0.132ns logic, 1.550ns route)
                                                       (7.8% logic, 92.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_40_LDC = MAXDELAY TO TIMEGRP "TO_temp_40_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.575ns.
--------------------------------------------------------------------------------

Paths for end point temp_40_LDC (SLICE_X43Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_40_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[40]_AND_439_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y45.C3      net (fanout=265)      3.406   count_256
    SLICE_X42Y45.CMUX    Tilo                  0.192   temp_35_P_35
                                                       count_256_douta_0[40]_AND_440_o1
    SLICE_X43Y43.SR      net (fanout=2)        0.343   count_256_douta_0[40]_AND_440_o
    SLICE_X43Y43.CLK     Trck                  0.297   temp_40_LDC
                                                       temp_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (0.826ns logic, 3.749ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_40_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[40]_AND_439_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO4   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y45.C5      net (fanout=2)        0.946   douta_0<40>
    SLICE_X42Y45.CMUX    Tilo                  0.198   temp_35_P_35
                                                       count_256_douta_0[40]_AND_440_o1
    SLICE_X43Y43.SR      net (fanout=2)        0.343   count_256_douta_0[40]_AND_440_o
    SLICE_X43Y43.CLK     Trck                  0.297   temp_40_LDC
                                                       temp_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (2.568ns logic, 1.289ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_40_LDC (SLICE_X43Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.829ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_40_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.171ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y45.C3      net (fanout=265)      3.406   count_256
    SLICE_X42Y45.C       Tilo                  0.068   temp_35_P_35
                                                       count_256_douta_0[40]_AND_439_o1
    SLICE_X43Y43.CLK     net (fanout=2)        0.360   count_256_douta_0[40]_AND_439_o
    -------------------------------------------------  ---------------------------
    Total                                      4.171ns (0.405ns logic, 3.766ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.553ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_40_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.447ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO4   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y45.C5      net (fanout=2)        0.946   douta_0<40>
    SLICE_X42Y45.C       Tilo                  0.068   temp_35_P_35
                                                       count_256_douta_0[40]_AND_439_o1
    SLICE_X43Y43.CLK     net (fanout=2)        0.360   count_256_douta_0[40]_AND_439_o
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (2.141ns logic, 1.306ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_40_LDC = MAXDELAY TO TIMEGRP "TO_temp_40_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_40_LDC (SLICE_X43Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_40_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[40]_AND_439_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO4   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y45.C5      net (fanout=2)        0.456   douta_0<40>
    SLICE_X42Y45.CMUX    Tilo                  0.080   temp_35_P_35
                                                       count_256_douta_0[40]_AND_440_o1
    SLICE_X43Y43.SR      net (fanout=2)        0.130   count_256_douta_0[40]_AND_440_o
    SLICE_X43Y43.CLK     Tremck      (-Th)    -0.075   temp_40_LDC
                                                       temp_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.609ns logic, 0.586ns route)
                                                       (51.0% logic, 49.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_40_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.085ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[40]_AND_439_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y45.C3      net (fanout=265)      1.702   count_256
    SLICE_X42Y45.CMUX    Tilo                  0.080   temp_35_P_35
                                                       count_256_douta_0[40]_AND_440_o1
    SLICE_X43Y43.SR      net (fanout=2)        0.130   count_256_douta_0[40]_AND_440_o
    SLICE_X43Y43.CLK     Tremck      (-Th)    -0.075   temp_40_LDC
                                                       temp_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (0.253ns logic, 1.832ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_40_LDC (SLICE_X43Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.088ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_40_LDC (LATCH)
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO4   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y45.C5      net (fanout=2)        0.456   douta_0<40>
    SLICE_X42Y45.C       Tilo                  0.034   temp_35_P_35
                                                       count_256_douta_0[40]_AND_439_o1
    SLICE_X43Y43.CLK     net (fanout=2)        0.144   count_256_douta_0[40]_AND_439_o
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.488ns logic, 0.600ns route)
                                                       (44.9% logic, 55.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_40_LDC (SLICE_X43Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.978ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_40_LDC (LATCH)
  Data Path Delay:      1.978ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y45.C3      net (fanout=265)      1.702   count_256
    SLICE_X42Y45.C       Tilo                  0.034   temp_35_P_35
                                                       count_256_douta_0[40]_AND_439_o1
    SLICE_X43Y43.CLK     net (fanout=2)        0.144   count_256_douta_0[40]_AND_439_o
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (0.132ns logic, 1.846ns route)
                                                       (6.7% logic, 93.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_38_LDC = MAXDELAY TO TIMEGRP "TO_temp_38_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.515ns.
--------------------------------------------------------------------------------

Paths for end point temp_38_LDC (SLICE_X40Y51.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_38_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.515ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[38]_AND_443_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y51.C2      net (fanout=265)      3.381   count_256
    SLICE_X41Y51.CMUX    Tilo                  0.191   temp_38_P_38
                                                       count_256_douta_0[38]_AND_444_o1
    SLICE_X40Y51.SR      net (fanout=2)        0.352   count_256_douta_0[38]_AND_444_o
    SLICE_X40Y51.CLK     Trck                  0.254   temp_38_LDC
                                                       temp_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (0.782ns logic, 3.733ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_38_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[38]_AND_443_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO2   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y51.C5      net (fanout=2)        1.335   douta_0<38>
    SLICE_X41Y51.CMUX    Tilo                  0.191   temp_38_P_38
                                                       count_256_douta_0[38]_AND_444_o1
    SLICE_X40Y51.SR      net (fanout=2)        0.352   count_256_douta_0[38]_AND_444_o
    SLICE_X40Y51.CLK     Trck                  0.254   temp_38_LDC
                                                       temp_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.205ns (2.518ns logic, 1.687ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_38_LDC (SLICE_X40Y51.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.979ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_38_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y51.C2      net (fanout=265)      3.381   count_256
    SLICE_X41Y51.C       Tilo                  0.068   temp_38_P_38
                                                       count_256_douta_0[38]_AND_443_o1
    SLICE_X40Y51.CLK     net (fanout=2)        0.235   count_256_douta_0[38]_AND_443_o
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (0.405ns logic, 3.616ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.289ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_38_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.711ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO2   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y51.C5      net (fanout=2)        1.335   douta_0<38>
    SLICE_X41Y51.C       Tilo                  0.068   temp_38_P_38
                                                       count_256_douta_0[38]_AND_443_o1
    SLICE_X40Y51.CLK     net (fanout=2)        0.235   count_256_douta_0[38]_AND_443_o
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (2.141ns logic, 1.570ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_38_LDC = MAXDELAY TO TIMEGRP "TO_temp_38_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_38_LDC (SLICE_X40Y51.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_38_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.325ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[38]_AND_443_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO2   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y51.C5      net (fanout=2)        0.607   douta_0<38>
    SLICE_X41Y51.CMUX    Tilo                  0.077   temp_38_P_38
                                                       count_256_douta_0[38]_AND_444_o1
    SLICE_X40Y51.SR      net (fanout=2)        0.133   count_256_douta_0[38]_AND_444_o
    SLICE_X40Y51.CLK     Tremck      (-Th)    -0.054   temp_38_LDC
                                                       temp_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (0.585ns logic, 0.740ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_38_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.046ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[38]_AND_443_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y51.C2      net (fanout=265)      1.688   count_256
    SLICE_X41Y51.CMUX    Tilo                  0.073   temp_38_P_38
                                                       count_256_douta_0[38]_AND_444_o1
    SLICE_X40Y51.SR      net (fanout=2)        0.133   count_256_douta_0[38]_AND_444_o
    SLICE_X40Y51.CLK     Tremck      (-Th)    -0.054   temp_38_LDC
                                                       temp_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.046ns (0.225ns logic, 1.821ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_38_LDC (SLICE_X40Y51.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.192ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_38_LDC (LATCH)
  Data Path Delay:      1.192ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO2   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y51.C5      net (fanout=2)        0.607   douta_0<38>
    SLICE_X41Y51.C       Tilo                  0.034   temp_38_P_38
                                                       count_256_douta_0[38]_AND_443_o1
    SLICE_X40Y51.CLK     net (fanout=2)        0.097   count_256_douta_0[38]_AND_443_o
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.488ns logic, 0.704ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_38_LDC (SLICE_X40Y51.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.917ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_38_LDC (LATCH)
  Data Path Delay:      1.917ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y51.C2      net (fanout=265)      1.688   count_256
    SLICE_X41Y51.C       Tilo                  0.034   temp_38_P_38
                                                       count_256_douta_0[38]_AND_443_o1
    SLICE_X40Y51.CLK     net (fanout=2)        0.097   count_256_douta_0[38]_AND_443_o
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (0.132ns logic, 1.785ns route)
                                                       (6.9% logic, 93.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_39_LDC = MAXDELAY TO TIMEGRP "TO_temp_39_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.347ns.
--------------------------------------------------------------------------------

Paths for end point temp_39_LDC (SLICE_X37Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_39_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.347ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[39]_AND_441_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO3   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X38Y47.A3      net (fanout=2)        1.303   douta_0<39>
    SLICE_X38Y47.AMUX    Tilo                  0.189   temp_47_C_47
                                                       count_256_douta_0[39]_AND_442_o1
    SLICE_X37Y45.SR      net (fanout=2)        0.485   count_256_douta_0[39]_AND_442_o
    SLICE_X37Y45.CLK     Trck                  0.297   temp_39_LDC
                                                       temp_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (2.559ns logic, 1.788ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_39_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[39]_AND_441_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X38Y47.A5      net (fanout=265)      2.809   count_256
    SLICE_X38Y47.AMUX    Tilo                  0.196   temp_47_C_47
                                                       count_256_douta_0[39]_AND_442_o1
    SLICE_X37Y45.SR      net (fanout=2)        0.485   count_256_douta_0[39]_AND_442_o
    SLICE_X37Y45.CLK     Trck                  0.297   temp_39_LDC
                                                       temp_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.124ns (0.830ns logic, 3.294ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_39_LDC (SLICE_X37Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.200ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_39_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO3   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X38Y47.A3      net (fanout=2)        1.303   douta_0<39>
    SLICE_X38Y47.A       Tilo                  0.068   temp_47_C_47
                                                       count_256_douta_0[39]_AND_441_o1
    SLICE_X37Y45.CLK     net (fanout=2)        0.356   count_256_douta_0[39]_AND_441_o
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (2.141ns logic, 1.659ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.430ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_39_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.570ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X38Y47.A5      net (fanout=265)      2.809   count_256
    SLICE_X38Y47.A       Tilo                  0.068   temp_47_C_47
                                                       count_256_douta_0[39]_AND_441_o1
    SLICE_X37Y45.CLK     net (fanout=2)        0.356   count_256_douta_0[39]_AND_441_o
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (0.405ns logic, 3.165ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_39_LDC = MAXDELAY TO TIMEGRP "TO_temp_39_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_39_LDC (SLICE_X37Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_39_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.415ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[39]_AND_441_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO3   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X38Y47.A3      net (fanout=2)        0.621   douta_0<39>
    SLICE_X38Y47.AMUX    Tilo                  0.080   temp_47_C_47
                                                       count_256_douta_0[39]_AND_442_o1
    SLICE_X37Y45.SR      net (fanout=2)        0.185   count_256_douta_0[39]_AND_442_o
    SLICE_X37Y45.CLK     Tremck      (-Th)    -0.075   temp_39_LDC
                                                       temp_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.415ns (0.609ns logic, 0.806ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.877ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_39_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.877ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[39]_AND_441_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X38Y47.A5      net (fanout=265)      1.440   count_256
    SLICE_X38Y47.AMUX    Tilo                  0.079   temp_47_C_47
                                                       count_256_douta_0[39]_AND_442_o1
    SLICE_X37Y45.SR      net (fanout=2)        0.185   count_256_douta_0[39]_AND_442_o
    SLICE_X37Y45.CLK     Tremck      (-Th)    -0.075   temp_39_LDC
                                                       temp_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (0.252ns logic, 1.625ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_39_LDC (SLICE_X37Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.254ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_39_LDC (LATCH)
  Data Path Delay:      1.254ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO3   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X38Y47.A3      net (fanout=2)        0.621   douta_0<39>
    SLICE_X38Y47.A       Tilo                  0.034   temp_47_C_47
                                                       count_256_douta_0[39]_AND_441_o1
    SLICE_X37Y45.CLK     net (fanout=2)        0.145   count_256_douta_0[39]_AND_441_o
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.488ns logic, 0.766ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_39_LDC (SLICE_X37Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.717ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_39_LDC (LATCH)
  Data Path Delay:      1.717ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X38Y47.A5      net (fanout=265)      1.440   count_256
    SLICE_X38Y47.A       Tilo                  0.034   temp_47_C_47
                                                       count_256_douta_0[39]_AND_441_o1
    SLICE_X37Y45.CLK     net (fanout=2)        0.145   count_256_douta_0[39]_AND_441_o
    -------------------------------------------------  ---------------------------
    Total                                      1.717ns (0.132ns logic, 1.585ns route)
                                                       (7.7% logic, 92.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_37_LDC = MAXDELAY TO TIMEGRP "TO_temp_37_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.342ns.
--------------------------------------------------------------------------------

Paths for end point temp_37_LDC (SLICE_X42Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_37_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.342ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[37]_AND_445_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y48.A4      net (fanout=265)      3.090   count_256
    SLICE_X43Y48.AMUX    Tilo                  0.186   temp_33_C_33
                                                       count_256_douta_0[37]_AND_446_o1
    SLICE_X42Y48.SR      net (fanout=2)        0.475   count_256_douta_0[37]_AND_446_o
    SLICE_X42Y48.CLK     Trck                  0.254   temp_37_LDC
                                                       temp_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (0.777ns logic, 3.565ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_37_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[37]_AND_445_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO1   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y48.A1      net (fanout=2)        1.337   douta_0<37>
    SLICE_X43Y48.AMUX    Tilo                  0.194   temp_33_C_33
                                                       count_256_douta_0[37]_AND_446_o1
    SLICE_X42Y48.SR      net (fanout=2)        0.475   count_256_douta_0[37]_AND_446_o
    SLICE_X42Y48.CLK     Trck                  0.254   temp_37_LDC
                                                       temp_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (2.521ns logic, 1.812ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_37_LDC (SLICE_X42Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.012ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_37_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.988ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y48.A4      net (fanout=265)      3.090   count_256
    SLICE_X43Y48.A       Tilo                  0.068   temp_33_C_33
                                                       count_256_douta_0[37]_AND_445_o1
    SLICE_X42Y48.CLK     net (fanout=2)        0.493   count_256_douta_0[37]_AND_445_o
    -------------------------------------------------  ---------------------------
    Total                                      3.988ns (0.405ns logic, 3.583ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.029ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_37_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.971ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO1   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y48.A1      net (fanout=2)        1.337   douta_0<37>
    SLICE_X43Y48.A       Tilo                  0.068   temp_33_C_33
                                                       count_256_douta_0[37]_AND_445_o1
    SLICE_X42Y48.CLK     net (fanout=2)        0.493   count_256_douta_0[37]_AND_445_o
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (2.141ns logic, 1.830ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_37_LDC = MAXDELAY TO TIMEGRP "TO_temp_37_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_37_LDC (SLICE_X42Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_37_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.362ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[37]_AND_445_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO1   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y48.A1      net (fanout=2)        0.597   douta_0<37>
    SLICE_X43Y48.AMUX    Tilo                  0.074   temp_33_C_33
                                                       count_256_douta_0[37]_AND_446_o1
    SLICE_X42Y48.SR      net (fanout=2)        0.183   count_256_douta_0[37]_AND_446_o
    SLICE_X42Y48.CLK     Tremck      (-Th)    -0.054   temp_37_LDC
                                                       temp_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.582ns logic, 0.780ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.988ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_37_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.988ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[37]_AND_445_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y48.A4      net (fanout=265)      1.575   count_256
    SLICE_X43Y48.AMUX    Tilo                  0.078   temp_33_C_33
                                                       count_256_douta_0[37]_AND_446_o1
    SLICE_X42Y48.SR      net (fanout=2)        0.183   count_256_douta_0[37]_AND_446_o
    SLICE_X42Y48.CLK     Tremck      (-Th)    -0.054   temp_37_LDC
                                                       temp_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (0.230ns logic, 1.758ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_37_LDC (SLICE_X42Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.293ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_37_LDC (LATCH)
  Data Path Delay:      1.293ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO1   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y48.A1      net (fanout=2)        0.597   douta_0<37>
    SLICE_X43Y48.A       Tilo                  0.034   temp_33_C_33
                                                       count_256_douta_0[37]_AND_445_o1
    SLICE_X42Y48.CLK     net (fanout=2)        0.208   count_256_douta_0[37]_AND_445_o
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.488ns logic, 0.805ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_37_LDC (SLICE_X42Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.915ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_37_LDC (LATCH)
  Data Path Delay:      1.915ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y48.A4      net (fanout=265)      1.575   count_256
    SLICE_X43Y48.A       Tilo                  0.034   temp_33_C_33
                                                       count_256_douta_0[37]_AND_445_o1
    SLICE_X42Y48.CLK     net (fanout=2)        0.208   count_256_douta_0[37]_AND_445_o
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (0.132ns logic, 1.783ns route)
                                                       (6.9% logic, 93.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_36_LDC = MAXDELAY TO TIMEGRP "TO_temp_36_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.254ns.
--------------------------------------------------------------------------------

Paths for end point temp_36_LDC (SLICE_X38Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_36_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[36]_AND_447_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y45.D4      net (fanout=265)      3.091   count_256
    SLICE_X41Y45.DMUX    Tilo                  0.186   temp_59_C_59
                                                       count_256_douta_0[36]_AND_448_o1
    SLICE_X38Y45.SR      net (fanout=2)        0.386   count_256_douta_0[36]_AND_448_o
    SLICE_X38Y45.CLK     Trck                  0.254   temp_36_LDC
                                                       temp_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (0.777ns logic, 3.477ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_36_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[36]_AND_447_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO0   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y45.D5      net (fanout=2)        0.871   douta_0<36>
    SLICE_X41Y45.DMUX    Tilo                  0.191   temp_59_C_59
                                                       count_256_douta_0[36]_AND_448_o1
    SLICE_X38Y45.SR      net (fanout=2)        0.386   count_256_douta_0[36]_AND_448_o
    SLICE_X38Y45.CLK     Trck                  0.254   temp_36_LDC
                                                       temp_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.775ns (2.518ns logic, 1.257ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_36_LDC (SLICE_X38Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.006ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_36_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y45.D4      net (fanout=265)      3.091   count_256
    SLICE_X41Y45.D       Tilo                  0.068   temp_59_C_59
                                                       count_256_douta_0[36]_AND_447_o1
    SLICE_X38Y45.CLK     net (fanout=2)        0.498   count_256_douta_0[36]_AND_447_o
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (0.405ns logic, 3.589ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.490ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_36_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.510ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO0   Trcko_DOB             2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y45.D5      net (fanout=2)        0.871   douta_0<36>
    SLICE_X41Y45.D       Tilo                  0.068   temp_59_C_59
                                                       count_256_douta_0[36]_AND_447_o1
    SLICE_X38Y45.CLK     net (fanout=2)        0.498   count_256_douta_0[36]_AND_447_o
    -------------------------------------------------  ---------------------------
    Total                                      3.510ns (2.141ns logic, 1.369ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_36_LDC = MAXDELAY TO TIMEGRP "TO_temp_36_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_36_LDC (SLICE_X38Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_36_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[36]_AND_447_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO0   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y45.D5      net (fanout=2)        0.436   douta_0<36>
    SLICE_X41Y45.DMUX    Tilo                  0.078   temp_59_C_59
                                                       count_256_douta_0[36]_AND_448_o1
    SLICE_X38Y45.SR      net (fanout=2)        0.170   count_256_douta_0[36]_AND_448_o
    SLICE_X38Y45.CLK     Tremck      (-Th)    -0.054   temp_36_LDC
                                                       temp_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.586ns logic, 0.606ns route)
                                                       (49.2% logic, 50.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.976ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_36_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.976ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[36]_AND_447_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y45.D4      net (fanout=265)      1.576   count_256
    SLICE_X41Y45.DMUX    Tilo                  0.078   temp_59_C_59
                                                       count_256_douta_0[36]_AND_448_o1
    SLICE_X38Y45.SR      net (fanout=2)        0.170   count_256_douta_0[36]_AND_448_o
    SLICE_X38Y45.CLK     Tremck      (-Th)    -0.054   temp_36_LDC
                                                       temp_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.976ns (0.230ns logic, 1.746ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_36_LDC (SLICE_X38Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.147ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_36_LDC (LATCH)
  Data Path Delay:      1.147ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDO0   Trcko_DOB             0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y45.D5      net (fanout=2)        0.436   douta_0<36>
    SLICE_X41Y45.D       Tilo                  0.034   temp_59_C_59
                                                       count_256_douta_0[36]_AND_447_o1
    SLICE_X38Y45.CLK     net (fanout=2)        0.223   count_256_douta_0[36]_AND_447_o
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.488ns logic, 0.659ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_36_LDC (SLICE_X38Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.931ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_36_LDC (LATCH)
  Data Path Delay:      1.931ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y45.D4      net (fanout=265)      1.576   count_256
    SLICE_X41Y45.D       Tilo                  0.034   temp_59_C_59
                                                       count_256_douta_0[36]_AND_447_o1
    SLICE_X38Y45.CLK     net (fanout=2)        0.223   count_256_douta_0[36]_AND_447_o
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (0.132ns logic, 1.799ns route)
                                                       (6.8% logic, 93.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_35_LDC = MAXDELAY TO TIMEGRP "TO_temp_35_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.296ns.
--------------------------------------------------------------------------------

Paths for end point temp_35_LDC (SLICE_X44Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_35_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.296ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[35]_AND_449_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y45.B5      net (fanout=265)      3.270   count_256
    SLICE_X45Y45.BMUX    Tilo                  0.196   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[35]_AND_450_o1
    SLICE_X44Y45.SR      net (fanout=2)        0.239   count_256_douta_0[35]_AND_450_o
    SLICE_X44Y45.CLK     Trck                  0.254   temp_35_LDC
                                                       temp_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.296ns (0.787ns logic, 3.509ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_35_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[35]_AND_449_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP3 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y45.B2      net (fanout=2)        1.132   douta_0<35>
    SLICE_X45Y45.BMUX    Tilo                  0.197   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[35]_AND_450_o1
    SLICE_X44Y45.SR      net (fanout=2)        0.239   count_256_douta_0[35]_AND_450_o
    SLICE_X44Y45.CLK     Trck                  0.254   temp_35_LDC
                                                       temp_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (2.524ns logic, 1.371ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_35_LDC (SLICE_X44Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.090ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_35_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.910ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y45.B5      net (fanout=265)      3.270   count_256
    SLICE_X45Y45.B       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[35]_AND_449_o1
    SLICE_X44Y45.CLK     net (fanout=2)        0.235   count_256_douta_0[35]_AND_449_o
    -------------------------------------------------  ---------------------------
    Total                                      3.910ns (0.405ns logic, 3.505ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.492ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_35_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP3 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y45.B2      net (fanout=2)        1.132   douta_0<35>
    SLICE_X45Y45.B       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[35]_AND_449_o1
    SLICE_X44Y45.CLK     net (fanout=2)        0.235   count_256_douta_0[35]_AND_449_o
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (2.141ns logic, 1.367ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_35_LDC = MAXDELAY TO TIMEGRP "TO_temp_35_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_35_LDC (SLICE_X44Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_35_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[35]_AND_449_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP3 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y45.B2      net (fanout=2)        0.518   douta_0<35>
    SLICE_X45Y45.BMUX    Tilo                  0.075   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[35]_AND_450_o1
    SLICE_X44Y45.SR      net (fanout=2)        0.090   count_256_douta_0[35]_AND_450_o
    SLICE_X44Y45.CLK     Tremck      (-Th)    -0.054   temp_35_LDC
                                                       temp_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.583ns logic, 0.608ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.982ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_35_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.982ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[35]_AND_449_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y45.B5      net (fanout=265)      1.661   count_256
    SLICE_X45Y45.BMUX    Tilo                  0.079   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[35]_AND_450_o1
    SLICE_X44Y45.SR      net (fanout=2)        0.090   count_256_douta_0[35]_AND_450_o
    SLICE_X44Y45.CLK     Tremck      (-Th)    -0.054   temp_35_LDC
                                                       temp_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.982ns (0.231ns logic, 1.751ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_35_LDC (SLICE_X44Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.103ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_35_LDC (LATCH)
  Data Path Delay:      1.103ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP3 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y45.B2      net (fanout=2)        0.518   douta_0<35>
    SLICE_X45Y45.B       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[35]_AND_449_o1
    SLICE_X44Y45.CLK     net (fanout=2)        0.097   count_256_douta_0[35]_AND_449_o
    -------------------------------------------------  ---------------------------
    Total                                      1.103ns (0.488ns logic, 0.615ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_35_LDC (SLICE_X44Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.890ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_35_LDC (LATCH)
  Data Path Delay:      1.890ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y45.B5      net (fanout=265)      1.661   count_256
    SLICE_X45Y45.B       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[35]_AND_449_o1
    SLICE_X44Y45.CLK     net (fanout=2)        0.097   count_256_douta_0[35]_AND_449_o
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (0.132ns logic, 1.758ns route)
                                                       (7.0% logic, 93.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_34_LDC = MAXDELAY TO TIMEGRP "TO_temp_34_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.910ns.
--------------------------------------------------------------------------------

Paths for end point temp_34_LDC (SLICE_X38Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_34_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.910ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[34]_AND_451_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y50.A5      net (fanout=265)      3.384   count_256
    SLICE_X52Y50.AMUX    Tilo                  0.196   temp_13_P_13
                                                       count_256_douta_0[34]_AND_452_o1
    SLICE_X38Y50.SR      net (fanout=2)        0.739   count_256_douta_0[34]_AND_452_o
    SLICE_X38Y50.CLK     Trck                  0.254   temp_34_LDC
                                                       temp_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (0.787ns logic, 4.123ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_34_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[34]_AND_451_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO31  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y50.A2      net (fanout=2)        0.903   douta_0<34>
    SLICE_X52Y50.AMUX    Tilo                  0.196   temp_13_P_13
                                                       count_256_douta_0[34]_AND_452_o1
    SLICE_X38Y50.SR      net (fanout=2)        0.739   count_256_douta_0[34]_AND_452_o
    SLICE_X38Y50.CLK     Trck                  0.254   temp_34_LDC
                                                       temp_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.165ns (2.523ns logic, 1.642ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_34_LDC (SLICE_X38Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.339ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_34_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.661ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y50.A5      net (fanout=265)      3.384   count_256
    SLICE_X52Y50.A       Tilo                  0.068   temp_13_P_13
                                                       count_256_douta_0[34]_AND_451_o1
    SLICE_X38Y50.CLK     net (fanout=2)        0.872   count_256_douta_0[34]_AND_451_o
    -------------------------------------------------  ---------------------------
    Total                                      4.661ns (0.405ns logic, 4.256ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.084ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_34_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.916ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO31  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y50.A2      net (fanout=2)        0.903   douta_0<34>
    SLICE_X52Y50.A       Tilo                  0.068   temp_13_P_13
                                                       count_256_douta_0[34]_AND_451_o1
    SLICE_X38Y50.CLK     net (fanout=2)        0.872   count_256_douta_0[34]_AND_451_o
    -------------------------------------------------  ---------------------------
    Total                                      3.916ns (2.141ns logic, 1.775ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_34_LDC = MAXDELAY TO TIMEGRP "TO_temp_34_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_34_LDC (SLICE_X38Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_34_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.325ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[34]_AND_451_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO31  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y50.A2      net (fanout=2)        0.413   douta_0<34>
    SLICE_X52Y50.AMUX    Tilo                  0.075   temp_13_P_13
                                                       count_256_douta_0[34]_AND_452_o1
    SLICE_X38Y50.SR      net (fanout=2)        0.329   count_256_douta_0[34]_AND_452_o
    SLICE_X38Y50.CLK     Tremck      (-Th)    -0.054   temp_34_LDC
                                                       temp_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (0.583ns logic, 0.742ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_34_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.299ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[34]_AND_451_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y50.A5      net (fanout=265)      1.739   count_256
    SLICE_X52Y50.AMUX    Tilo                  0.079   temp_13_P_13
                                                       count_256_douta_0[34]_AND_452_o1
    SLICE_X38Y50.SR      net (fanout=2)        0.329   count_256_douta_0[34]_AND_452_o
    SLICE_X38Y50.CLK     Tremck      (-Th)    -0.054   temp_34_LDC
                                                       temp_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (0.231ns logic, 2.068ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_34_LDC (SLICE_X38Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.293ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_34_LDC (LATCH)
  Data Path Delay:      1.293ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO31  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y50.A2      net (fanout=2)        0.413   douta_0<34>
    SLICE_X52Y50.A       Tilo                  0.034   temp_13_P_13
                                                       count_256_douta_0[34]_AND_451_o1
    SLICE_X38Y50.CLK     net (fanout=2)        0.392   count_256_douta_0[34]_AND_451_o
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.488ns logic, 0.805ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_34_LDC (SLICE_X38Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.263ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_34_LDC (LATCH)
  Data Path Delay:      2.263ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y50.A5      net (fanout=265)      1.739   count_256
    SLICE_X52Y50.A       Tilo                  0.034   temp_13_P_13
                                                       count_256_douta_0[34]_AND_451_o1
    SLICE_X38Y50.CLK     net (fanout=2)        0.392   count_256_douta_0[34]_AND_451_o
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (0.132ns logic, 2.131ns route)
                                                       (5.8% logic, 94.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_33_LDC = MAXDELAY TO TIMEGRP "TO_temp_33_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.561ns.
--------------------------------------------------------------------------------

Paths for end point temp_33_LDC (SLICE_X43Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_33_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[33]_AND_453_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y49.D1      net (fanout=265)      3.251   count_256
    SLICE_X43Y49.DMUX    Tilo                  0.192   temp_33_LDC
                                                       count_256_douta_0[33]_AND_454_o1
    SLICE_X43Y49.SR      net (fanout=2)        0.484   count_256_douta_0[33]_AND_454_o
    SLICE_X43Y49.CLK     Trck                  0.297   temp_33_LDC
                                                       temp_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.561ns (0.826ns logic, 3.735ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_33_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.304ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[33]_AND_453_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO30  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y49.D2      net (fanout=2)        1.259   douta_0<33>
    SLICE_X43Y49.DMUX    Tilo                  0.191   temp_33_LDC
                                                       count_256_douta_0[33]_AND_454_o1
    SLICE_X43Y49.SR      net (fanout=2)        0.484   count_256_douta_0[33]_AND_454_o
    SLICE_X43Y49.CLK     Trck                  0.297   temp_33_LDC
                                                       temp_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (2.561ns logic, 1.743ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_33_LDC (SLICE_X43Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.980ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_33_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.020ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X43Y49.D1      net (fanout=265)      3.251   count_256
    SLICE_X43Y49.D       Tilo                  0.068   temp_33_LDC
                                                       count_256_douta_0[33]_AND_453_o1
    SLICE_X43Y49.CLK     net (fanout=2)        0.364   count_256_douta_0[33]_AND_453_o
    -------------------------------------------------  ---------------------------
    Total                                      4.020ns (0.405ns logic, 3.615ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.236ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_33_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.764ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO30  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y49.D2      net (fanout=2)        1.259   douta_0<33>
    SLICE_X43Y49.D       Tilo                  0.068   temp_33_LDC
                                                       count_256_douta_0[33]_AND_453_o1
    SLICE_X43Y49.CLK     net (fanout=2)        0.364   count_256_douta_0[33]_AND_453_o
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (2.141ns logic, 1.623ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_33_LDC = MAXDELAY TO TIMEGRP "TO_temp_33_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_33_LDC (SLICE_X43Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_33_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.362ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[33]_AND_453_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO30  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y49.D2      net (fanout=2)        0.571   douta_0<33>
    SLICE_X43Y49.DMUX    Tilo                  0.074   temp_33_LDC
                                                       count_256_douta_0[33]_AND_454_o1
    SLICE_X43Y49.SR      net (fanout=2)        0.188   count_256_douta_0[33]_AND_454_o
    SLICE_X43Y49.CLK     Tremck      (-Th)    -0.075   temp_33_LDC
                                                       temp_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.603ns logic, 0.759ns route)
                                                       (44.3% logic, 55.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_33_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[33]_AND_453_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y49.D1      net (fanout=265)      1.630   count_256
    SLICE_X43Y49.DMUX    Tilo                  0.074   temp_33_LDC
                                                       count_256_douta_0[33]_AND_454_o1
    SLICE_X43Y49.SR      net (fanout=2)        0.188   count_256_douta_0[33]_AND_454_o
    SLICE_X43Y49.CLK     Tremck      (-Th)    -0.075   temp_33_LDC
                                                       temp_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.247ns logic, 1.818ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_33_LDC (SLICE_X43Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.206ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_33_LDC (LATCH)
  Data Path Delay:      1.206ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO30  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X43Y49.D2      net (fanout=2)        0.571   douta_0<33>
    SLICE_X43Y49.D       Tilo                  0.034   temp_33_LDC
                                                       count_256_douta_0[33]_AND_453_o1
    SLICE_X43Y49.CLK     net (fanout=2)        0.147   count_256_douta_0[33]_AND_453_o
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.488ns logic, 0.718ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_33_LDC (SLICE_X43Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.909ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_33_LDC (LATCH)
  Data Path Delay:      1.909ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X43Y49.D1      net (fanout=265)      1.630   count_256
    SLICE_X43Y49.D       Tilo                  0.034   temp_33_LDC
                                                       count_256_douta_0[33]_AND_453_o1
    SLICE_X43Y49.CLK     net (fanout=2)        0.147   count_256_douta_0[33]_AND_453_o
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (0.132ns logic, 1.777ns route)
                                                       (6.9% logic, 93.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_32_LDC = MAXDELAY TO TIMEGRP "TO_temp_32_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.820ns.
--------------------------------------------------------------------------------

Paths for end point temp_32_LDC (SLICE_X44Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_32_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[32]_AND_455_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y44.C2      net (fanout=265)      3.681   count_256
    SLICE_X47Y44.CMUX    Tilo                  0.191   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[32]_AND_456_o1
    SLICE_X44Y44.SR      net (fanout=2)        0.357   count_256_douta_0[32]_AND_456_o
    SLICE_X44Y44.CLK     Trck                  0.254   temp_32_LDC
                                                       temp_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (0.782ns logic, 4.038ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_32_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[32]_AND_455_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO29  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y44.C5      net (fanout=2)        0.951   douta_0<32>
    SLICE_X47Y44.CMUX    Tilo                  0.191   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[32]_AND_456_o1
    SLICE_X44Y44.SR      net (fanout=2)        0.357   count_256_douta_0[32]_AND_456_o
    SLICE_X44Y44.CLK     Trck                  0.254   temp_32_LDC
                                                       temp_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (2.518ns logic, 1.308ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_32_LDC (SLICE_X44Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.432ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_32_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.568ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y44.C2      net (fanout=265)      3.681   count_256
    SLICE_X47Y44.C       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[32]_AND_455_o1
    SLICE_X44Y44.CLK     net (fanout=2)        0.482   count_256_douta_0[32]_AND_455_o
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (0.405ns logic, 4.163ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.426ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_32_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO29  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y44.C5      net (fanout=2)        0.951   douta_0<32>
    SLICE_X47Y44.C       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[32]_AND_455_o1
    SLICE_X44Y44.CLK     net (fanout=2)        0.482   count_256_douta_0[32]_AND_455_o
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (2.141ns logic, 1.433ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_32_LDC = MAXDELAY TO TIMEGRP "TO_temp_32_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_32_LDC (SLICE_X44Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_32_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.184ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[32]_AND_455_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO29  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y44.C5      net (fanout=2)        0.462   douta_0<32>
    SLICE_X47Y44.CMUX    Tilo                  0.077   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[32]_AND_456_o1
    SLICE_X44Y44.SR      net (fanout=2)        0.137   count_256_douta_0[32]_AND_456_o
    SLICE_X44Y44.CLK     Tremck      (-Th)    -0.054   temp_32_LDC
                                                       temp_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.585ns logic, 0.599ns route)
                                                       (49.4% logic, 50.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_32_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.170ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[32]_AND_455_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y44.C2      net (fanout=265)      1.808   count_256
    SLICE_X47Y44.CMUX    Tilo                  0.073   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[32]_AND_456_o1
    SLICE_X44Y44.SR      net (fanout=2)        0.137   count_256_douta_0[32]_AND_456_o
    SLICE_X44Y44.CLK     Tremck      (-Th)    -0.054   temp_32_LDC
                                                       temp_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.225ns logic, 1.945ns route)
                                                       (10.4% logic, 89.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_32_LDC (SLICE_X44Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.142ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_32_LDC (LATCH)
  Data Path Delay:      1.142ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO29  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y44.C5      net (fanout=2)        0.462   douta_0<32>
    SLICE_X47Y44.C       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[32]_AND_455_o1
    SLICE_X44Y44.CLK     net (fanout=2)        0.192   count_256_douta_0[32]_AND_455_o
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (0.488ns logic, 0.654ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_32_LDC (SLICE_X44Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.132ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_32_LDC (LATCH)
  Data Path Delay:      2.132ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y44.C2      net (fanout=265)      1.808   count_256
    SLICE_X47Y44.C       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[290].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[32]_AND_455_o1
    SLICE_X44Y44.CLK     net (fanout=2)        0.192   count_256_douta_0[32]_AND_455_o
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.132ns logic, 2.000ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_31_LDC = MAXDELAY TO TIMEGRP "TO_temp_31_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.932ns.
--------------------------------------------------------------------------------

Paths for end point temp_31_LDC (SLICE_X59Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_31_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[31]_AND_457_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X58Y48.A3      net (fanout=265)      3.736   count_256
    SLICE_X58Y48.AMUX    Tilo                  0.182   vio/U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[31]_AND_458_o1
    SLICE_X59Y48.SR      net (fanout=2)        0.380   count_256_douta_0[31]_AND_458_o
    SLICE_X59Y48.CLK     Trck                  0.297   temp_31_LDC
                                                       temp_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (0.816ns logic, 4.116ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_31_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[31]_AND_457_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO28  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X58Y48.A5      net (fanout=2)        0.671   douta_0<31>
    SLICE_X58Y48.AMUX    Tilo                  0.193   vio/U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[31]_AND_458_o1
    SLICE_X59Y48.SR      net (fanout=2)        0.380   count_256_douta_0[31]_AND_458_o
    SLICE_X59Y48.CLK     Trck                  0.297   temp_31_LDC
                                                       temp_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (2.563ns logic, 1.051ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_31_LDC (SLICE_X59Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.385ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_31_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.615ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X58Y48.A3      net (fanout=265)      3.736   count_256
    SLICE_X58Y48.A       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[31]_AND_457_o1
    SLICE_X59Y48.CLK     net (fanout=2)        0.474   count_256_douta_0[31]_AND_457_o
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (0.405ns logic, 4.210ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.714ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_31_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO28  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X58Y48.A5      net (fanout=2)        0.671   douta_0<31>
    SLICE_X58Y48.A       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[31]_AND_457_o1
    SLICE_X59Y48.CLK     net (fanout=2)        0.474   count_256_douta_0[31]_AND_457_o
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (2.141ns logic, 1.145ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_31_LDC = MAXDELAY TO TIMEGRP "TO_temp_31_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_31_LDC (SLICE_X59Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[31]_AND_457_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO28  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X58Y48.A5      net (fanout=2)        0.368   douta_0<31>
    SLICE_X58Y48.AMUX    Tilo                  0.078   vio/U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[31]_AND_458_o1
    SLICE_X59Y48.SR      net (fanout=2)        0.148   count_256_douta_0[31]_AND_458_o
    SLICE_X59Y48.CLK     Tremck      (-Th)    -0.075   temp_31_LDC
                                                       temp_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.607ns logic, 0.516ns route)
                                                       (54.1% logic, 45.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[31]_AND_457_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X58Y48.A3      net (fanout=265)      1.897   count_256
    SLICE_X58Y48.AMUX    Tilo                  0.079   vio/U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[31]_AND_458_o1
    SLICE_X59Y48.SR      net (fanout=2)        0.148   count_256_douta_0[31]_AND_458_o
    SLICE_X59Y48.CLK     Tremck      (-Th)    -0.075   temp_31_LDC
                                                       temp_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (0.252ns logic, 2.045ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_31_LDC (SLICE_X59Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.048ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_31_LDC (LATCH)
  Data Path Delay:      1.048ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO28  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X58Y48.A5      net (fanout=2)        0.368   douta_0<31>
    SLICE_X58Y48.A       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[31]_AND_457_o1
    SLICE_X59Y48.CLK     net (fanout=2)        0.192   count_256_douta_0[31]_AND_457_o
    -------------------------------------------------  ---------------------------
    Total                                      1.048ns (0.488ns logic, 0.560ns route)
                                                       (46.6% logic, 53.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_31_LDC (SLICE_X59Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.221ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_31_LDC (LATCH)
  Data Path Delay:      2.221ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X58Y48.A3      net (fanout=265)      1.897   count_256
    SLICE_X58Y48.A       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[295].SYNC_IN_CELL/falling_out
                                                       count_256_douta_0[31]_AND_457_o1
    SLICE_X59Y48.CLK     net (fanout=2)        0.192   count_256_douta_0[31]_AND_457_o
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (0.132ns logic, 2.089ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_30_LDC = MAXDELAY TO TIMEGRP "TO_temp_30_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.864ns.
--------------------------------------------------------------------------------

Paths for end point temp_30_LDC (SLICE_X33Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_30_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[30]_AND_459_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y50.C5      net (fanout=265)      3.068   count_256
    SLICE_X51Y50.CMUX    Tilo                  0.191   temp_4_P_4
                                                       count_256_douta_0[30]_AND_460_o1
    SLICE_X33Y50.SR      net (fanout=2)        0.971   count_256_douta_0[30]_AND_460_o
    SLICE_X33Y50.CLK     Trck                  0.297   temp_30_LDC
                                                       temp_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.864ns (0.825ns logic, 4.039ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_30_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[30]_AND_459_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO27  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y50.C1      net (fanout=2)        0.950   douta_0<30>
    SLICE_X51Y50.CMUX    Tilo                  0.191   temp_4_P_4
                                                       count_256_douta_0[30]_AND_460_o1
    SLICE_X33Y50.SR      net (fanout=2)        0.971   count_256_douta_0[30]_AND_460_o
    SLICE_X33Y50.CLK     Trck                  0.297   temp_30_LDC
                                                       temp_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.482ns (2.561ns logic, 1.921ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_30_LDC (SLICE_X33Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.621ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_30_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y50.C5      net (fanout=265)      3.068   count_256
    SLICE_X51Y50.C       Tilo                  0.068   temp_4_P_4
                                                       count_256_douta_0[30]_AND_459_o1
    SLICE_X33Y50.CLK     net (fanout=2)        0.906   count_256_douta_0[30]_AND_459_o
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (0.405ns logic, 3.974ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.003ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_30_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.997ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO27  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y50.C1      net (fanout=2)        0.950   douta_0<30>
    SLICE_X51Y50.C       Tilo                  0.068   temp_4_P_4
                                                       count_256_douta_0[30]_AND_459_o1
    SLICE_X33Y50.CLK     net (fanout=2)        0.906   count_256_douta_0[30]_AND_459_o
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (2.141ns logic, 1.856ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_30_LDC = MAXDELAY TO TIMEGRP "TO_temp_30_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_30_LDC (SLICE_X33Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.453ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[30]_AND_459_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO27  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y50.C1      net (fanout=2)        0.444   douta_0<30>
    SLICE_X51Y50.CMUX    Tilo                  0.073   temp_4_P_4
                                                       count_256_douta_0[30]_AND_460_o1
    SLICE_X33Y50.SR      net (fanout=2)        0.407   count_256_douta_0[30]_AND_460_o
    SLICE_X33Y50.CLK     Tremck      (-Th)    -0.075   temp_30_LDC
                                                       temp_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.453ns (0.602ns logic, 0.851ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.258ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[30]_AND_459_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y50.C5      net (fanout=265)      1.601   count_256
    SLICE_X51Y50.CMUX    Tilo                  0.077   temp_4_P_4
                                                       count_256_douta_0[30]_AND_460_o1
    SLICE_X33Y50.SR      net (fanout=2)        0.407   count_256_douta_0[30]_AND_460_o
    SLICE_X33Y50.CLK     Tremck      (-Th)    -0.075   temp_30_LDC
                                                       temp_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (0.250ns logic, 2.008ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_30_LDC (SLICE_X33Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.340ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_30_LDC (LATCH)
  Data Path Delay:      1.340ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO27  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y50.C1      net (fanout=2)        0.444   douta_0<30>
    SLICE_X51Y50.C       Tilo                  0.034   temp_4_P_4
                                                       count_256_douta_0[30]_AND_459_o1
    SLICE_X33Y50.CLK     net (fanout=2)        0.408   count_256_douta_0[30]_AND_459_o
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.488ns logic, 0.852ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_30_LDC (SLICE_X33Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.141ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_30_LDC (LATCH)
  Data Path Delay:      2.141ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y50.C5      net (fanout=265)      1.601   count_256
    SLICE_X51Y50.C       Tilo                  0.034   temp_4_P_4
                                                       count_256_douta_0[30]_AND_459_o1
    SLICE_X33Y50.CLK     net (fanout=2)        0.408   count_256_douta_0[30]_AND_459_o
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (0.132ns logic, 2.009ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_29_LDC = MAXDELAY TO TIMEGRP "TO_temp_29_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.509ns.
--------------------------------------------------------------------------------

Paths for end point temp_29_LDC (SLICE_X45Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_29_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[29]_AND_461_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y41.C5      net (fanout=265)      3.317   count_256
    SLICE_X45Y41.CMUX    Tilo                  0.191   temp_29_P_29
                                                       count_256_douta_0[29]_AND_462_o1
    SLICE_X45Y40.SR      net (fanout=2)        0.367   count_256_douta_0[29]_AND_462_o
    SLICE_X45Y40.CLK     Trck                  0.297   temp_29_LDC
                                                       temp_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.509ns (0.825ns logic, 3.684ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_29_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[29]_AND_461_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y41.C2      net (fanout=2)        1.347   douta_0<29>
    SLICE_X45Y41.CMUX    Tilo                  0.191   temp_29_P_29
                                                       count_256_douta_0[29]_AND_462_o1
    SLICE_X45Y40.SR      net (fanout=2)        0.367   count_256_douta_0[29]_AND_462_o
    SLICE_X45Y40.CLK     Trck                  0.297   temp_29_LDC
                                                       temp_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (2.561ns logic, 1.714ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_29_LDC (SLICE_X45Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.928ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_29_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.072ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y41.C5      net (fanout=265)      3.317   count_256
    SLICE_X45Y41.C       Tilo                  0.068   temp_29_P_29
                                                       count_256_douta_0[29]_AND_461_o1
    SLICE_X45Y40.CLK     net (fanout=2)        0.350   count_256_douta_0[29]_AND_461_o
    -------------------------------------------------  ---------------------------
    Total                                      4.072ns (0.405ns logic, 3.667ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.162ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_29_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y41.C2      net (fanout=2)        1.347   douta_0<29>
    SLICE_X45Y41.C       Tilo                  0.068   temp_29_P_29
                                                       count_256_douta_0[29]_AND_461_o1
    SLICE_X45Y40.CLK     net (fanout=2)        0.350   count_256_douta_0[29]_AND_461_o
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (2.141ns logic, 1.697ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_29_LDC = MAXDELAY TO TIMEGRP "TO_temp_29_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_29_LDC (SLICE_X45Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.343ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[29]_AND_461_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y41.C2      net (fanout=2)        0.599   douta_0<29>
    SLICE_X45Y41.CMUX    Tilo                  0.073   temp_29_P_29
                                                       count_256_douta_0[29]_AND_462_o1
    SLICE_X45Y40.SR      net (fanout=2)        0.142   count_256_douta_0[29]_AND_462_o
    SLICE_X45Y40.CLK     Tremck      (-Th)    -0.075   temp_29_LDC
                                                       temp_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (0.602ns logic, 0.741ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.081ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[29]_AND_461_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y41.C5      net (fanout=265)      1.689   count_256
    SLICE_X45Y41.CMUX    Tilo                  0.077   temp_29_P_29
                                                       count_256_douta_0[29]_AND_462_o1
    SLICE_X45Y40.SR      net (fanout=2)        0.142   count_256_douta_0[29]_AND_462_o
    SLICE_X45Y40.CLK     Tremck      (-Th)    -0.075   temp_29_LDC
                                                       temp_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (0.250ns logic, 1.831ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_29_LDC (SLICE_X45Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.228ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_29_LDC (LATCH)
  Data Path Delay:      1.228ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y41.C2      net (fanout=2)        0.599   douta_0<29>
    SLICE_X45Y41.C       Tilo                  0.034   temp_29_P_29
                                                       count_256_douta_0[29]_AND_461_o1
    SLICE_X45Y40.CLK     net (fanout=2)        0.141   count_256_douta_0[29]_AND_461_o
    -------------------------------------------------  ---------------------------
    Total                                      1.228ns (0.488ns logic, 0.740ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_29_LDC (SLICE_X45Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.962ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_29_LDC (LATCH)
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y41.C5      net (fanout=265)      1.689   count_256
    SLICE_X45Y41.C       Tilo                  0.034   temp_29_P_29
                                                       count_256_douta_0[29]_AND_461_o1
    SLICE_X45Y40.CLK     net (fanout=2)        0.141   count_256_douta_0[29]_AND_461_o
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.132ns logic, 1.830ns route)
                                                       (6.7% logic, 93.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_28_LDC = MAXDELAY TO TIMEGRP "TO_temp_28_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.582ns.
--------------------------------------------------------------------------------

Paths for end point temp_28_LDC (SLICE_X44Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_28_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[28]_AND_463_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y42.A4      net (fanout=265)      3.562   count_256
    SLICE_X47Y42.AMUX    Tilo                  0.186   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       count_256_douta_0[28]_AND_464_o1
    SLICE_X44Y41.SR      net (fanout=2)        0.243   count_256_douta_0[28]_AND_464_o
    SLICE_X44Y41.CLK     Trck                  0.254   temp_28_LDC
                                                       temp_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (0.777ns logic, 3.805ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_28_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[28]_AND_463_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO25  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y42.A3      net (fanout=2)        1.238   douta_0<28>
    SLICE_X47Y42.AMUX    Tilo                  0.182   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       count_256_douta_0[28]_AND_464_o1
    SLICE_X44Y41.SR      net (fanout=2)        0.243   count_256_douta_0[28]_AND_464_o
    SLICE_X44Y41.CLK     Trck                  0.254   temp_28_LDC
                                                       temp_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (2.509ns logic, 1.481ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_28_LDC (SLICE_X44Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.692ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_28_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.308ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y42.A4      net (fanout=265)      3.562   count_256
    SLICE_X47Y42.A       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       count_256_douta_0[28]_AND_463_o1
    SLICE_X44Y41.CLK     net (fanout=2)        0.341   count_256_douta_0[28]_AND_463_o
    -------------------------------------------------  ---------------------------
    Total                                      4.308ns (0.405ns logic, 3.903ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.280ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_28_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.720ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO25  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y42.A3      net (fanout=2)        1.238   douta_0<28>
    SLICE_X47Y42.A       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       count_256_douta_0[28]_AND_463_o1
    SLICE_X44Y41.CLK     net (fanout=2)        0.341   count_256_douta_0[28]_AND_463_o
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (2.141ns logic, 1.579ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_28_LDC = MAXDELAY TO TIMEGRP "TO_temp_28_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_28_LDC (SLICE_X44Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.241ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[28]_AND_463_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO25  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y42.A3      net (fanout=2)        0.561   douta_0<28>
    SLICE_X47Y42.AMUX    Tilo                  0.079   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       count_256_douta_0[28]_AND_464_o1
    SLICE_X44Y41.SR      net (fanout=2)        0.093   count_256_douta_0[28]_AND_464_o
    SLICE_X44Y41.CLK     Tremck      (-Th)    -0.054   temp_28_LDC
                                                       temp_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (0.587ns logic, 0.654ns route)
                                                       (47.3% logic, 52.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.103ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[28]_AND_463_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y42.A4      net (fanout=265)      1.780   count_256
    SLICE_X47Y42.AMUX    Tilo                  0.078   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       count_256_douta_0[28]_AND_464_o1
    SLICE_X44Y41.SR      net (fanout=2)        0.093   count_256_douta_0[28]_AND_464_o
    SLICE_X44Y41.CLK     Tremck      (-Th)    -0.054   temp_28_LDC
                                                       temp_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (0.230ns logic, 1.873ns route)
                                                       (10.9% logic, 89.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_28_LDC (SLICE_X44Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.188ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_28_LDC (LATCH)
  Data Path Delay:      1.188ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO25  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y42.A3      net (fanout=2)        0.561   douta_0<28>
    SLICE_X47Y42.A       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       count_256_douta_0[28]_AND_463_o1
    SLICE_X44Y41.CLK     net (fanout=2)        0.139   count_256_douta_0[28]_AND_463_o
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.488ns logic, 0.700ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_28_LDC (SLICE_X44Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.051ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_28_LDC (LATCH)
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y42.A4      net (fanout=265)      1.780   count_256
    SLICE_X47Y42.A       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       count_256_douta_0[28]_AND_463_o1
    SLICE_X44Y41.CLK     net (fanout=2)        0.139   count_256_douta_0[28]_AND_463_o
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.132ns logic, 1.919ns route)
                                                       (6.4% logic, 93.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_27_LDC = MAXDELAY TO TIMEGRP "TO_temp_27_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.727ns.
--------------------------------------------------------------------------------

Paths for end point temp_27_LDC (SLICE_X56Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_27_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[27]_AND_465_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X56Y45.D4      net (fanout=265)      3.705   count_256
    SLICE_X56Y45.DMUX    Tilo                  0.191   temp_27_LDC
                                                       count_256_douta_0[27]_AND_466_o1
    SLICE_X56Y45.SR      net (fanout=2)        0.240   count_256_douta_0[27]_AND_466_o
    SLICE_X56Y45.CLK     Trck                  0.254   temp_27_LDC
                                                       temp_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (0.782ns logic, 3.945ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_27_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[27]_AND_465_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X56Y45.D2      net (fanout=2)        0.845   douta_0<27>
    SLICE_X56Y45.DMUX    Tilo                  0.196   temp_27_LDC
                                                       count_256_douta_0[27]_AND_466_o1
    SLICE_X56Y45.SR      net (fanout=2)        0.240   count_256_douta_0[27]_AND_466_o
    SLICE_X56Y45.CLK     Trck                  0.254   temp_27_LDC
                                                       temp_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (2.523ns logic, 1.085ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_27_LDC (SLICE_X56Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.411ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_27_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X56Y45.D4      net (fanout=265)      3.705   count_256
    SLICE_X56Y45.D       Tilo                  0.068   temp_27_LDC
                                                       count_256_douta_0[27]_AND_465_o1
    SLICE_X56Y45.CLK     net (fanout=2)        0.479   count_256_douta_0[27]_AND_465_o
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (0.405ns logic, 4.184ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.535ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_27_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.465ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X56Y45.D2      net (fanout=2)        0.845   douta_0<27>
    SLICE_X56Y45.D       Tilo                  0.068   temp_27_LDC
                                                       count_256_douta_0[27]_AND_465_o1
    SLICE_X56Y45.CLK     net (fanout=2)        0.479   count_256_douta_0[27]_AND_465_o
    -------------------------------------------------  ---------------------------
    Total                                      3.465ns (2.141ns logic, 1.324ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_27_LDC = MAXDELAY TO TIMEGRP "TO_temp_27_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_27_LDC (SLICE_X56Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[27]_AND_465_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X56Y45.D2      net (fanout=2)        0.415   douta_0<27>
    SLICE_X56Y45.DMUX    Tilo                  0.076   temp_27_LDC
                                                       count_256_douta_0[27]_AND_466_o1
    SLICE_X56Y45.SR      net (fanout=2)        0.091   count_256_douta_0[27]_AND_466_o
    SLICE_X56Y45.CLK     Tremck      (-Th)    -0.054   temp_27_LDC
                                                       temp_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.584ns logic, 0.506ns route)
                                                       (53.6% logic, 46.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.217ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[27]_AND_465_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X56Y45.D4      net (fanout=265)      1.894   count_256
    SLICE_X56Y45.DMUX    Tilo                  0.080   temp_27_LDC
                                                       count_256_douta_0[27]_AND_466_o1
    SLICE_X56Y45.SR      net (fanout=2)        0.091   count_256_douta_0[27]_AND_466_o
    SLICE_X56Y45.CLK     Tremck      (-Th)    -0.054   temp_27_LDC
                                                       temp_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.217ns (0.232ns logic, 1.985ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_27_LDC (SLICE_X56Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.094ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_27_LDC (LATCH)
  Data Path Delay:      1.094ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X56Y45.D2      net (fanout=2)        0.415   douta_0<27>
    SLICE_X56Y45.D       Tilo                  0.034   temp_27_LDC
                                                       count_256_douta_0[27]_AND_465_o1
    SLICE_X56Y45.CLK     net (fanout=2)        0.191   count_256_douta_0[27]_AND_465_o
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.488ns logic, 0.606ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_27_LDC (SLICE_X56Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.217ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_27_LDC (LATCH)
  Data Path Delay:      2.217ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X56Y45.D4      net (fanout=265)      1.894   count_256
    SLICE_X56Y45.D       Tilo                  0.034   temp_27_LDC
                                                       count_256_douta_0[27]_AND_465_o1
    SLICE_X56Y45.CLK     net (fanout=2)        0.191   count_256_douta_0[27]_AND_465_o
    -------------------------------------------------  ---------------------------
    Total                                      2.217ns (0.132ns logic, 2.085ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_26_LDC = MAXDELAY TO TIMEGRP "TO_temp_26_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.085ns.
--------------------------------------------------------------------------------

Paths for end point temp_26_LDC (SLICE_X40Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_26_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[26]_AND_467_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y50.D4      net (fanout=265)      3.068   count_256
    SLICE_X41Y50.DMUX    Tilo                  0.186   temp_51_LDC
                                                       count_256_douta_0[26]_AND_468_o1
    SLICE_X40Y50.SR      net (fanout=2)        0.240   count_256_douta_0[26]_AND_468_o
    SLICE_X40Y50.CLK     Trck                  0.254   temp_26_LDC
                                                       temp_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (0.777ns logic, 3.308ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_26_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.879ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[26]_AND_467_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP2 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y50.D5      net (fanout=2)        1.121   douta_0<26>
    SLICE_X41Y50.DMUX    Tilo                  0.191   temp_51_LDC
                                                       count_256_douta_0[26]_AND_468_o1
    SLICE_X40Y50.SR      net (fanout=2)        0.240   count_256_douta_0[26]_AND_468_o
    SLICE_X40Y50.CLK     Trck                  0.254   temp_26_LDC
                                                       temp_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (2.518ns logic, 1.361ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_26_LDC (SLICE_X40Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.163ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_26_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X41Y50.D4      net (fanout=265)      3.068   count_256
    SLICE_X41Y50.D       Tilo                  0.068   temp_51_LDC
                                                       count_256_douta_0[26]_AND_467_o1
    SLICE_X40Y50.CLK     net (fanout=2)        0.364   count_256_douta_0[26]_AND_467_o
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (0.405ns logic, 3.432ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.374ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_26_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.626ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP2 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y50.D5      net (fanout=2)        1.121   douta_0<26>
    SLICE_X41Y50.D       Tilo                  0.068   temp_51_LDC
                                                       count_256_douta_0[26]_AND_467_o1
    SLICE_X40Y50.CLK     net (fanout=2)        0.364   count_256_douta_0[26]_AND_467_o
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (2.141ns logic, 1.485ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_26_LDC = MAXDELAY TO TIMEGRP "TO_temp_26_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_26_LDC (SLICE_X40Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.208ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[26]_AND_467_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP2 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y50.D5      net (fanout=2)        0.531   douta_0<26>
    SLICE_X41Y50.DMUX    Tilo                  0.078   temp_51_LDC
                                                       count_256_douta_0[26]_AND_468_o1
    SLICE_X40Y50.SR      net (fanout=2)        0.091   count_256_douta_0[26]_AND_468_o
    SLICE_X40Y50.CLK     Tremck      (-Th)    -0.054   temp_26_LDC
                                                       temp_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.586ns logic, 0.622ns route)
                                                       (48.5% logic, 51.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.891ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[26]_AND_467_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y50.D4      net (fanout=265)      1.570   count_256
    SLICE_X41Y50.DMUX    Tilo                  0.078   temp_51_LDC
                                                       count_256_douta_0[26]_AND_468_o1
    SLICE_X40Y50.SR      net (fanout=2)        0.091   count_256_douta_0[26]_AND_468_o
    SLICE_X40Y50.CLK     Tremck      (-Th)    -0.054   temp_26_LDC
                                                       temp_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.891ns (0.230ns logic, 1.661ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_26_LDC (SLICE_X40Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.166ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_26_LDC (LATCH)
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP2 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X41Y50.D5      net (fanout=2)        0.531   douta_0<26>
    SLICE_X41Y50.D       Tilo                  0.034   temp_51_LDC
                                                       count_256_douta_0[26]_AND_467_o1
    SLICE_X40Y50.CLK     net (fanout=2)        0.147   count_256_douta_0[26]_AND_467_o
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.488ns logic, 0.678ns route)
                                                       (41.9% logic, 58.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_26_LDC (SLICE_X40Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.849ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_26_LDC (LATCH)
  Data Path Delay:      1.849ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X41Y50.D4      net (fanout=265)      1.570   count_256
    SLICE_X41Y50.D       Tilo                  0.034   temp_51_LDC
                                                       count_256_douta_0[26]_AND_467_o1
    SLICE_X40Y50.CLK     net (fanout=2)        0.147   count_256_douta_0[26]_AND_467_o
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (0.132ns logic, 1.717ns route)
                                                       (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_25_LDC = MAXDELAY TO TIMEGRP "TO_temp_25_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.781ns.
--------------------------------------------------------------------------------

Paths for end point temp_25_LDC (SLICE_X48Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_25_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.781ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[25]_AND_469_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y41.B2      net (fanout=265)      3.634   count_256
    SLICE_X47Y41.BMUX    Tilo                  0.197   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/rising
                                                       count_256_douta_0[25]_AND_470_o1
    SLICE_X48Y41.SR      net (fanout=2)        0.359   count_256_douta_0[25]_AND_470_o
    SLICE_X48Y41.CLK     Trck                  0.254   temp_25_LDC
                                                       temp_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (0.788ns logic, 3.993ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_25_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[25]_AND_469_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO23  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y41.B5      net (fanout=2)        1.076   douta_0<25>
    SLICE_X47Y41.BMUX    Tilo                  0.196   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/rising
                                                       count_256_douta_0[25]_AND_470_o1
    SLICE_X48Y41.SR      net (fanout=2)        0.359   count_256_douta_0[25]_AND_470_o
    SLICE_X48Y41.CLK     Trck                  0.254   temp_25_LDC
                                                       temp_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (2.523ns logic, 1.435ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_25_LDC (SLICE_X48Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.599ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_25_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.401ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y41.B2      net (fanout=265)      3.634   count_256
    SLICE_X47Y41.B       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/rising
                                                       count_256_douta_0[25]_AND_469_o1
    SLICE_X48Y41.CLK     net (fanout=2)        0.362   count_256_douta_0[25]_AND_469_o
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (0.405ns logic, 3.996ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.421ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_25_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO23  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y41.B5      net (fanout=2)        1.076   douta_0<25>
    SLICE_X47Y41.B       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/rising
                                                       count_256_douta_0[25]_AND_469_o1
    SLICE_X48Y41.CLK     net (fanout=2)        0.362   count_256_douta_0[25]_AND_469_o
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (2.141ns logic, 1.438ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_25_LDC = MAXDELAY TO TIMEGRP "TO_temp_25_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_25_LDC (SLICE_X48Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.230ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[25]_AND_469_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO23  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y41.B5      net (fanout=2)        0.506   douta_0<25>
    SLICE_X47Y41.BMUX    Tilo                  0.079   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/rising
                                                       count_256_douta_0[25]_AND_470_o1
    SLICE_X48Y41.SR      net (fanout=2)        0.137   count_256_douta_0[25]_AND_470_o
    SLICE_X48Y41.CLK     Tremck      (-Th)    -0.054   temp_25_LDC
                                                       temp_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.230ns (0.587ns logic, 0.643ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.165ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[25]_AND_469_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y41.B2      net (fanout=265)      1.801   count_256
    SLICE_X47Y41.BMUX    Tilo                  0.075   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/rising
                                                       count_256_douta_0[25]_AND_470_o1
    SLICE_X48Y41.SR      net (fanout=2)        0.137   count_256_douta_0[25]_AND_470_o
    SLICE_X48Y41.CLK     Tremck      (-Th)    -0.054   temp_25_LDC
                                                       temp_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.165ns (0.227ns logic, 1.938ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_25_LDC (SLICE_X48Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.142ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_25_LDC (LATCH)
  Data Path Delay:      1.142ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO23  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y41.B5      net (fanout=2)        0.506   douta_0<25>
    SLICE_X47Y41.B       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/rising
                                                       count_256_douta_0[25]_AND_469_o1
    SLICE_X48Y41.CLK     net (fanout=2)        0.148   count_256_douta_0[25]_AND_469_o
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (0.488ns logic, 0.654ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_25_LDC (SLICE_X48Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.081ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_25_LDC (LATCH)
  Data Path Delay:      2.081ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y41.B2      net (fanout=265)      1.801   count_256
    SLICE_X47Y41.B       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[288].SYNC_IN_CELL/rising
                                                       count_256_douta_0[25]_AND_469_o1
    SLICE_X48Y41.CLK     net (fanout=2)        0.148   count_256_douta_0[25]_AND_469_o
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (0.132ns logic, 1.949ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_24_LDC = MAXDELAY TO TIMEGRP "TO_temp_24_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.609ns.
--------------------------------------------------------------------------------

Paths for end point temp_24_LDC (SLICE_X55Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_24_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[24]_AND_471_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y48.D3      net (fanout=265)      3.417   count_256
    SLICE_X52Y48.DMUX    Tilo                  0.190   temp_18_P_18
                                                       count_256_douta_0[24]_AND_472_o1
    SLICE_X55Y48.SR      net (fanout=2)        0.368   count_256_douta_0[24]_AND_472_o
    SLICE_X55Y48.CLK     Trck                  0.297   temp_24_LDC
                                                       temp_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (0.824ns logic, 3.785ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_24_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[24]_AND_471_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO22  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y48.D5      net (fanout=2)        0.755   douta_0<24>
    SLICE_X52Y48.DMUX    Tilo                  0.196   temp_18_P_18
                                                       count_256_douta_0[24]_AND_472_o1
    SLICE_X55Y48.SR      net (fanout=2)        0.368   count_256_douta_0[24]_AND_472_o
    SLICE_X55Y48.CLK     Trck                  0.297   temp_24_LDC
                                                       temp_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.689ns (2.566ns logic, 1.123ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_24_LDC (SLICE_X55Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.831ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_24_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.169ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y48.D3      net (fanout=265)      3.417   count_256
    SLICE_X52Y48.D       Tilo                  0.068   temp_18_P_18
                                                       count_256_douta_0[24]_AND_471_o1
    SLICE_X55Y48.CLK     net (fanout=2)        0.347   count_256_douta_0[24]_AND_471_o
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (0.405ns logic, 3.764ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.757ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_24_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.243ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO22  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y48.D5      net (fanout=2)        0.755   douta_0<24>
    SLICE_X52Y48.D       Tilo                  0.068   temp_18_P_18
                                                       count_256_douta_0[24]_AND_471_o1
    SLICE_X55Y48.CLK     net (fanout=2)        0.347   count_256_douta_0[24]_AND_471_o
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (2.141ns logic, 1.102ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_24_LDC = MAXDELAY TO TIMEGRP "TO_temp_24_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_24_LDC (SLICE_X55Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.121ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[24]_AND_471_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO22  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y48.D5      net (fanout=2)        0.368   douta_0<24>
    SLICE_X52Y48.DMUX    Tilo                  0.081   temp_18_P_18
                                                       count_256_douta_0[24]_AND_472_o1
    SLICE_X55Y48.SR      net (fanout=2)        0.143   count_256_douta_0[24]_AND_472_o
    SLICE_X55Y48.CLK     Tremck      (-Th)    -0.075   temp_24_LDC
                                                       temp_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.121ns (0.610ns logic, 0.511ns route)
                                                       (54.4% logic, 45.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.142ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[24]_AND_471_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y48.D3      net (fanout=265)      1.745   count_256
    SLICE_X52Y48.DMUX    Tilo                  0.081   temp_18_P_18
                                                       count_256_douta_0[24]_AND_472_o1
    SLICE_X55Y48.SR      net (fanout=2)        0.143   count_256_douta_0[24]_AND_472_o
    SLICE_X55Y48.CLK     Tremck      (-Th)    -0.075   temp_24_LDC
                                                       temp_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.142ns (0.254ns logic, 1.888ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_24_LDC (SLICE_X55Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.997ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_24_LDC (LATCH)
  Data Path Delay:      0.997ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO22  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y48.D5      net (fanout=2)        0.368   douta_0<24>
    SLICE_X52Y48.D       Tilo                  0.034   temp_18_P_18
                                                       count_256_douta_0[24]_AND_471_o1
    SLICE_X55Y48.CLK     net (fanout=2)        0.141   count_256_douta_0[24]_AND_471_o
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.488ns logic, 0.509ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_24_LDC (SLICE_X55Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.018ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_24_LDC (LATCH)
  Data Path Delay:      2.018ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y48.D3      net (fanout=265)      1.745   count_256
    SLICE_X52Y48.D       Tilo                  0.034   temp_18_P_18
                                                       count_256_douta_0[24]_AND_471_o1
    SLICE_X55Y48.CLK     net (fanout=2)        0.141   count_256_douta_0[24]_AND_471_o
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (0.132ns logic, 1.886ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_21_LDC = MAXDELAY TO TIMEGRP "TO_temp_21_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.045ns.
--------------------------------------------------------------------------------

Paths for end point temp_21_LDC (SLICE_X50Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_21_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.045ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[21]_AND_477_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X50Y43.C3      net (fanout=265)      3.764   count_256
    SLICE_X50Y43.CMUX    Tilo                  0.192   temp_21_LDC
                                                       count_256_douta_0[21]_AND_478_o1
    SLICE_X50Y43.SR      net (fanout=2)        0.498   count_256_douta_0[21]_AND_478_o
    SLICE_X50Y43.CLK     Trck                  0.254   temp_21_LDC
                                                       temp_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (0.783ns logic, 4.262ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_21_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[21]_AND_477_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO19  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X50Y43.C1      net (fanout=2)        1.120   douta_0<21>
    SLICE_X50Y43.CMUX    Tilo                  0.198   temp_21_LDC
                                                       count_256_douta_0[21]_AND_478_o1
    SLICE_X50Y43.SR      net (fanout=2)        0.498   count_256_douta_0[21]_AND_478_o
    SLICE_X50Y43.CLK     Trck                  0.254   temp_21_LDC
                                                       temp_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (2.525ns logic, 1.618ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_21_LDC (SLICE_X50Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.467ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_21_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.533ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X50Y43.C3      net (fanout=265)      3.764   count_256
    SLICE_X50Y43.C       Tilo                  0.068   temp_21_LDC
                                                       count_256_douta_0[21]_AND_477_o1
    SLICE_X50Y43.CLK     net (fanout=2)        0.364   count_256_douta_0[21]_AND_477_o
    -------------------------------------------------  ---------------------------
    Total                                      4.533ns (0.405ns logic, 4.128ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.375ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_21_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO19  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X50Y43.C1      net (fanout=2)        1.120   douta_0<21>
    SLICE_X50Y43.C       Tilo                  0.068   temp_21_LDC
                                                       count_256_douta_0[21]_AND_477_o1
    SLICE_X50Y43.CLK     net (fanout=2)        0.364   count_256_douta_0[21]_AND_477_o
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (2.141ns logic, 1.484ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_21_LDC = MAXDELAY TO TIMEGRP "TO_temp_21_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_21_LDC (SLICE_X50Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.298ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[21]_AND_477_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO19  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X50Y43.C1      net (fanout=2)        0.511   douta_0<21>
    SLICE_X50Y43.CMUX    Tilo                  0.077   temp_21_LDC
                                                       count_256_douta_0[21]_AND_478_o1
    SLICE_X50Y43.SR      net (fanout=2)        0.202   count_256_douta_0[21]_AND_478_o
    SLICE_X50Y43.CLK     Tremck      (-Th)    -0.054   temp_21_LDC
                                                       temp_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.298ns (0.585ns logic, 0.713ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.298ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[21]_AND_477_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X50Y43.C3      net (fanout=265)      1.864   count_256
    SLICE_X50Y43.CMUX    Tilo                  0.080   temp_21_LDC
                                                       count_256_douta_0[21]_AND_478_o1
    SLICE_X50Y43.SR      net (fanout=2)        0.202   count_256_douta_0[21]_AND_478_o
    SLICE_X50Y43.CLK     Tremck      (-Th)    -0.054   temp_21_LDC
                                                       temp_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (0.232ns logic, 2.066ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_21_LDC (SLICE_X50Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.146ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_21_LDC (LATCH)
  Data Path Delay:      1.146ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO19  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X50Y43.C1      net (fanout=2)        0.511   douta_0<21>
    SLICE_X50Y43.C       Tilo                  0.034   temp_21_LDC
                                                       count_256_douta_0[21]_AND_477_o1
    SLICE_X50Y43.CLK     net (fanout=2)        0.147   count_256_douta_0[21]_AND_477_o
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (0.488ns logic, 0.658ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_21_LDC (SLICE_X50Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.143ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_21_LDC (LATCH)
  Data Path Delay:      2.143ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X50Y43.C3      net (fanout=265)      1.864   count_256
    SLICE_X50Y43.C       Tilo                  0.034   temp_21_LDC
                                                       count_256_douta_0[21]_AND_477_o1
    SLICE_X50Y43.CLK     net (fanout=2)        0.147   count_256_douta_0[21]_AND_477_o
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.132ns logic, 2.011ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_23_LDC = MAXDELAY TO TIMEGRP "TO_temp_23_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.681ns.
--------------------------------------------------------------------------------

Paths for end point temp_23_LDC (SLICE_X56Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_23_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[23]_AND_473_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X57Y48.A4      net (fanout=265)      3.550   count_256
    SLICE_X57Y48.AMUX    Tilo                  0.186   temp_23_P_23
                                                       count_256_douta_0[23]_AND_474_o1
    SLICE_X56Y49.SR      net (fanout=2)        0.354   count_256_douta_0[23]_AND_474_o
    SLICE_X56Y49.CLK     Trck                  0.254   temp_23_LDC
                                                       temp_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (0.777ns logic, 3.904ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_23_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.557ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[23]_AND_473_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO21  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y48.A3      net (fanout=2)        0.694   douta_0<23>
    SLICE_X57Y48.AMUX    Tilo                  0.182   temp_23_P_23
                                                       count_256_douta_0[23]_AND_474_o1
    SLICE_X56Y49.SR      net (fanout=2)        0.354   count_256_douta_0[23]_AND_474_o
    SLICE_X56Y49.CLK     Trck                  0.254   temp_23_LDC
                                                       temp_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.557ns (2.509ns logic, 1.048ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_23_LDC (SLICE_X56Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.585ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_23_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.415ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X57Y48.A4      net (fanout=265)      3.550   count_256
    SLICE_X57Y48.A       Tilo                  0.068   temp_23_P_23
                                                       count_256_douta_0[23]_AND_473_o1
    SLICE_X56Y49.CLK     net (fanout=2)        0.460   count_256_douta_0[23]_AND_473_o
    -------------------------------------------------  ---------------------------
    Total                                      4.415ns (0.405ns logic, 4.010ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.705ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_23_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO21  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y48.A3      net (fanout=2)        0.694   douta_0<23>
    SLICE_X57Y48.A       Tilo                  0.068   temp_23_P_23
                                                       count_256_douta_0[23]_AND_473_o1
    SLICE_X56Y49.CLK     net (fanout=2)        0.460   count_256_douta_0[23]_AND_473_o
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (2.141ns logic, 1.154ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_23_LDC = MAXDELAY TO TIMEGRP "TO_temp_23_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_23_LDC (SLICE_X56Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.081ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[23]_AND_473_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO21  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y48.A3      net (fanout=2)        0.360   douta_0<23>
    SLICE_X57Y48.AMUX    Tilo                  0.079   temp_23_P_23
                                                       count_256_douta_0[23]_AND_474_o1
    SLICE_X56Y49.SR      net (fanout=2)        0.134   count_256_douta_0[23]_AND_474_o
    SLICE_X56Y49.CLK     Tremck      (-Th)    -0.054   temp_23_LDC
                                                       temp_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (0.587ns logic, 0.494ns route)
                                                       (54.3% logic, 45.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.186ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[23]_AND_473_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X57Y48.A4      net (fanout=265)      1.822   count_256
    SLICE_X57Y48.AMUX    Tilo                  0.078   temp_23_P_23
                                                       count_256_douta_0[23]_AND_474_o1
    SLICE_X56Y49.SR      net (fanout=2)        0.134   count_256_douta_0[23]_AND_474_o
    SLICE_X56Y49.CLK     Tremck      (-Th)    -0.054   temp_23_LDC
                                                       temp_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.186ns (0.230ns logic, 1.956ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_23_LDC (SLICE_X56Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.030ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_23_LDC (LATCH)
  Data Path Delay:      1.030ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO21  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X57Y48.A3      net (fanout=2)        0.360   douta_0<23>
    SLICE_X57Y48.A       Tilo                  0.034   temp_23_P_23
                                                       count_256_douta_0[23]_AND_473_o1
    SLICE_X56Y49.CLK     net (fanout=2)        0.182   count_256_douta_0[23]_AND_473_o
    -------------------------------------------------  ---------------------------
    Total                                      1.030ns (0.488ns logic, 0.542ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_23_LDC (SLICE_X56Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.136ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_23_LDC (LATCH)
  Data Path Delay:      2.136ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X57Y48.A4      net (fanout=265)      1.822   count_256
    SLICE_X57Y48.A       Tilo                  0.034   temp_23_P_23
                                                       count_256_douta_0[23]_AND_473_o1
    SLICE_X56Y49.CLK     net (fanout=2)        0.182   count_256_douta_0[23]_AND_473_o
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.132ns logic, 2.004ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_22_LDC = MAXDELAY TO TIMEGRP "TO_temp_22_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.259ns.
--------------------------------------------------------------------------------

Paths for end point temp_22_LDC (SLICE_X44Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_22_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[22]_AND_475_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y49.C5      net (fanout=265)      3.110   count_256
    SLICE_X45Y49.CMUX    Tilo                  0.191   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<39>
                                                       count_256_douta_0[22]_AND_476_o1
    SLICE_X44Y48.SR      net (fanout=2)        0.367   count_256_douta_0[22]_AND_476_o
    SLICE_X44Y48.CLK     Trck                  0.254   temp_22_LDC
                                                       temp_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (0.782ns logic, 3.477ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_22_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[22]_AND_475_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO20  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y49.C3      net (fanout=2)        1.103   douta_0<22>
    SLICE_X45Y49.CMUX    Tilo                  0.179   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<39>
                                                       count_256_douta_0[22]_AND_476_o1
    SLICE_X44Y48.SR      net (fanout=2)        0.367   count_256_douta_0[22]_AND_476_o
    SLICE_X44Y48.CLK     Trck                  0.254   temp_22_LDC
                                                       temp_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (2.506ns logic, 1.470ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_22_LDC (SLICE_X44Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.133ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_22_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.867ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X45Y49.C5      net (fanout=265)      3.110   count_256
    SLICE_X45Y49.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<39>
                                                       count_256_douta_0[22]_AND_475_o1
    SLICE_X44Y48.CLK     net (fanout=2)        0.352   count_256_douta_0[22]_AND_475_o
    -------------------------------------------------  ---------------------------
    Total                                      3.867ns (0.405ns logic, 3.462ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.404ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_22_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.596ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO20  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y49.C3      net (fanout=2)        1.103   douta_0<22>
    SLICE_X45Y49.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<39>
                                                       count_256_douta_0[22]_AND_475_o1
    SLICE_X44Y48.CLK     net (fanout=2)        0.352   count_256_douta_0[22]_AND_475_o
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (2.141ns logic, 1.455ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_22_LDC = MAXDELAY TO TIMEGRP "TO_temp_22_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_22_LDC (SLICE_X44Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[22]_AND_475_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO20  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y49.C3      net (fanout=2)        0.505   douta_0<22>
    SLICE_X45Y49.CMUX    Tilo                  0.078   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<39>
                                                       count_256_douta_0[22]_AND_476_o1
    SLICE_X44Y48.SR      net (fanout=2)        0.142   count_256_douta_0[22]_AND_476_o
    SLICE_X44Y48.CLK     Tremck      (-Th)    -0.054   temp_22_LDC
                                                       temp_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.586ns logic, 0.647ns route)
                                                       (47.5% logic, 52.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.965ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.965ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[22]_AND_475_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y49.C5      net (fanout=265)      1.594   count_256
    SLICE_X45Y49.CMUX    Tilo                  0.077   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<39>
                                                       count_256_douta_0[22]_AND_476_o1
    SLICE_X44Y48.SR      net (fanout=2)        0.142   count_256_douta_0[22]_AND_476_o
    SLICE_X44Y48.CLK     Tremck      (-Th)    -0.054   temp_22_LDC
                                                       temp_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.965ns (0.229ns logic, 1.736ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_22_LDC (SLICE_X44Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.136ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_22_LDC (LATCH)
  Data Path Delay:      1.136ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO20  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X45Y49.C3      net (fanout=2)        0.505   douta_0<22>
    SLICE_X45Y49.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<39>
                                                       count_256_douta_0[22]_AND_475_o1
    SLICE_X44Y48.CLK     net (fanout=2)        0.143   count_256_douta_0[22]_AND_475_o
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (0.488ns logic, 0.648ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_22_LDC (SLICE_X44Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.869ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_22_LDC (LATCH)
  Data Path Delay:      1.869ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X45Y49.C5      net (fanout=265)      1.594   count_256
    SLICE_X45Y49.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<39>
                                                       count_256_douta_0[22]_AND_475_o1
    SLICE_X44Y48.CLK     net (fanout=2)        0.143   count_256_douta_0[22]_AND_475_o
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (0.132ns logic, 1.737ns route)
                                                       (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_20_LDC = MAXDELAY TO TIMEGRP "TO_temp_20_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.725ns.
--------------------------------------------------------------------------------

Paths for end point temp_20_LDC (SLICE_X50Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_20_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[20]_AND_479_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y47.B2      net (fanout=265)      3.698   count_256
    SLICE_X51Y47.BMUX    Tilo                  0.197   temp_20_C_20
                                                       count_256_douta_0[20]_AND_480_o1
    SLICE_X50Y47.SR      net (fanout=2)        0.239   count_256_douta_0[20]_AND_480_o
    SLICE_X50Y47.CLK     Trck                  0.254   temp_20_LDC
                                                       temp_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (0.788ns logic, 3.937ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_20_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[20]_AND_479_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO18  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y47.B5      net (fanout=2)        0.775   douta_0<20>
    SLICE_X51Y47.BMUX    Tilo                  0.196   temp_20_C_20
                                                       count_256_douta_0[20]_AND_480_o1
    SLICE_X50Y47.SR      net (fanout=2)        0.239   count_256_douta_0[20]_AND_480_o
    SLICE_X50Y47.CLK     Trck                  0.254   temp_20_LDC
                                                       temp_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (2.523ns logic, 1.014ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_20_LDC (SLICE_X50Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.662ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_20_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.338ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y47.B2      net (fanout=265)      3.698   count_256
    SLICE_X51Y47.B       Tilo                  0.068   temp_20_C_20
                                                       count_256_douta_0[20]_AND_479_o1
    SLICE_X50Y47.CLK     net (fanout=2)        0.235   count_256_douta_0[20]_AND_479_o
    -------------------------------------------------  ---------------------------
    Total                                      4.338ns (0.405ns logic, 3.933ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.849ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_20_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO18  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y47.B5      net (fanout=2)        0.775   douta_0<20>
    SLICE_X51Y47.B       Tilo                  0.068   temp_20_C_20
                                                       count_256_douta_0[20]_AND_479_o1
    SLICE_X50Y47.CLK     net (fanout=2)        0.235   count_256_douta_0[20]_AND_479_o
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (2.141ns logic, 1.010ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_20_LDC = MAXDELAY TO TIMEGRP "TO_temp_20_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_20_LDC (SLICE_X50Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.056ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[20]_AND_479_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO18  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y47.B5      net (fanout=2)        0.379   douta_0<20>
    SLICE_X51Y47.BMUX    Tilo                  0.079   temp_20_C_20
                                                       count_256_douta_0[20]_AND_480_o1
    SLICE_X50Y47.SR      net (fanout=2)        0.090   count_256_douta_0[20]_AND_480_o
    SLICE_X50Y47.CLK     Tremck      (-Th)    -0.054   temp_20_LDC
                                                       temp_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.056ns (0.587ns logic, 0.469ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.132ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[20]_AND_479_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y47.B2      net (fanout=265)      1.815   count_256
    SLICE_X51Y47.BMUX    Tilo                  0.075   temp_20_C_20
                                                       count_256_douta_0[20]_AND_480_o1
    SLICE_X50Y47.SR      net (fanout=2)        0.090   count_256_douta_0[20]_AND_480_o
    SLICE_X50Y47.CLK     Tremck      (-Th)    -0.054   temp_20_LDC
                                                       temp_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.227ns logic, 1.905ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_20_LDC (SLICE_X50Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.964ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_20_LDC (LATCH)
  Data Path Delay:      0.964ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO18  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y47.B5      net (fanout=2)        0.379   douta_0<20>
    SLICE_X51Y47.B       Tilo                  0.034   temp_20_C_20
                                                       count_256_douta_0[20]_AND_479_o1
    SLICE_X50Y47.CLK     net (fanout=2)        0.097   count_256_douta_0[20]_AND_479_o
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.488ns logic, 0.476ns route)
                                                       (50.6% logic, 49.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_20_LDC (SLICE_X50Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.044ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_20_LDC (LATCH)
  Data Path Delay:      2.044ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y47.B2      net (fanout=265)      1.815   count_256
    SLICE_X51Y47.B       Tilo                  0.034   temp_20_C_20
                                                       count_256_douta_0[20]_AND_479_o1
    SLICE_X50Y47.CLK     net (fanout=2)        0.097   count_256_douta_0[20]_AND_479_o
    -------------------------------------------------  ---------------------------
    Total                                      2.044ns (0.132ns logic, 1.912ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_19_LDC = MAXDELAY TO TIMEGRP "TO_temp_19_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.949ns.
--------------------------------------------------------------------------------

Paths for end point temp_19_LDC (SLICE_X53Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_19_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.949ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[19]_AND_481_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y47.A4      net (fanout=265)      3.654   count_256
    SLICE_X53Y47.AMUX    Tilo                  0.186   temp_19_LDC
                                                       count_256_douta_0[19]_AND_482_o1
    SLICE_X53Y47.SR      net (fanout=2)        0.475   count_256_douta_0[19]_AND_482_o
    SLICE_X53Y47.CLK     Trck                  0.297   temp_19_LDC
                                                       temp_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.949ns (0.820ns logic, 4.129ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_19_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[19]_AND_481_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO17  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y47.A3      net (fanout=2)        0.794   douta_0<19>
    SLICE_X53Y47.AMUX    Tilo                  0.182   temp_19_LDC
                                                       count_256_douta_0[19]_AND_482_o1
    SLICE_X53Y47.SR      net (fanout=2)        0.475   count_256_douta_0[19]_AND_482_o
    SLICE_X53Y47.CLK     Trck                  0.297   temp_19_LDC
                                                       temp_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (2.552ns logic, 1.269ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_19_LDC (SLICE_X53Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.577ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_19_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.423ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y47.A4      net (fanout=265)      3.654   count_256
    SLICE_X53Y47.A       Tilo                  0.068   temp_19_LDC
                                                       count_256_douta_0[19]_AND_481_o1
    SLICE_X53Y47.CLK     net (fanout=2)        0.364   count_256_douta_0[19]_AND_481_o
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (0.405ns logic, 4.018ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.701ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_19_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO17  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y47.A3      net (fanout=2)        0.794   douta_0<19>
    SLICE_X53Y47.A       Tilo                  0.068   temp_19_LDC
                                                       count_256_douta_0[19]_AND_481_o1
    SLICE_X53Y47.CLK     net (fanout=2)        0.364   count_256_douta_0[19]_AND_481_o
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (2.141ns logic, 1.158ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_19_LDC = MAXDELAY TO TIMEGRP "TO_temp_19_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_19_LDC (SLICE_X53Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.164ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[19]_AND_481_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO17  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y47.A3      net (fanout=2)        0.373   douta_0<19>
    SLICE_X53Y47.AMUX    Tilo                  0.079   temp_19_LDC
                                                       count_256_douta_0[19]_AND_482_o1
    SLICE_X53Y47.SR      net (fanout=2)        0.183   count_256_douta_0[19]_AND_482_o
    SLICE_X53Y47.CLK     Tremck      (-Th)    -0.075   temp_19_LDC
                                                       temp_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (0.608ns logic, 0.556ns route)
                                                       (52.2% logic, 47.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.246ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[19]_AND_481_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y47.A4      net (fanout=265)      1.812   count_256
    SLICE_X53Y47.AMUX    Tilo                  0.078   temp_19_LDC
                                                       count_256_douta_0[19]_AND_482_o1
    SLICE_X53Y47.SR      net (fanout=2)        0.183   count_256_douta_0[19]_AND_482_o
    SLICE_X53Y47.CLK     Tremck      (-Th)    -0.075   temp_19_LDC
                                                       temp_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (0.251ns logic, 1.995ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_19_LDC (SLICE_X53Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.008ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_19_LDC (LATCH)
  Data Path Delay:      1.008ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO17  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y47.A3      net (fanout=2)        0.373   douta_0<19>
    SLICE_X53Y47.A       Tilo                  0.034   temp_19_LDC
                                                       count_256_douta_0[19]_AND_481_o1
    SLICE_X53Y47.CLK     net (fanout=2)        0.147   count_256_douta_0[19]_AND_481_o
    -------------------------------------------------  ---------------------------
    Total                                      1.008ns (0.488ns logic, 0.520ns route)
                                                       (48.4% logic, 51.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_19_LDC (SLICE_X53Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.091ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_19_LDC (LATCH)
  Data Path Delay:      2.091ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y47.A4      net (fanout=265)      1.812   count_256
    SLICE_X53Y47.A       Tilo                  0.034   temp_19_LDC
                                                       count_256_douta_0[19]_AND_481_o1
    SLICE_X53Y47.CLK     net (fanout=2)        0.147   count_256_douta_0[19]_AND_481_o
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (0.132ns logic, 1.959ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_18_LDC = MAXDELAY TO TIMEGRP "TO_temp_18_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.147ns.
--------------------------------------------------------------------------------

Paths for end point temp_18_LDC (SLICE_X53Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_18_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[18]_AND_483_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y46.C2      net (fanout=265)      3.955   count_256
    SLICE_X53Y46.CMUX    Tilo                  0.191   temp_18_C_18
                                                       count_256_douta_0[18]_AND_484_o1
    SLICE_X53Y45.SR      net (fanout=2)        0.367   count_256_douta_0[18]_AND_484_o
    SLICE_X53Y45.CLK     Trck                  0.297   temp_18_LDC
                                                       temp_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.147ns (0.825ns logic, 4.322ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_18_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[18]_AND_483_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO16  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y46.C4      net (fanout=2)        0.708   douta_0<18>
    SLICE_X53Y46.CMUX    Tilo                  0.186   temp_18_C_18
                                                       count_256_douta_0[18]_AND_484_o1
    SLICE_X53Y45.SR      net (fanout=2)        0.367   count_256_douta_0[18]_AND_484_o
    SLICE_X53Y45.CLK     Trck                  0.297   temp_18_LDC
                                                       temp_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (2.556ns logic, 1.075ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_18_LDC (SLICE_X53Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.288ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_18_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y46.C2      net (fanout=265)      3.955   count_256
    SLICE_X53Y46.C       Tilo                  0.068   temp_18_C_18
                                                       count_256_douta_0[18]_AND_483_o1
    SLICE_X53Y45.CLK     net (fanout=2)        0.352   count_256_douta_0[18]_AND_483_o
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (0.405ns logic, 4.307ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.799ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_18_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.201ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO16  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y46.C4      net (fanout=2)        0.708   douta_0<18>
    SLICE_X53Y46.C       Tilo                  0.068   temp_18_C_18
                                                       count_256_douta_0[18]_AND_483_o1
    SLICE_X53Y45.CLK     net (fanout=2)        0.352   count_256_douta_0[18]_AND_483_o
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (2.141ns logic, 1.060ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_18_LDC = MAXDELAY TO TIMEGRP "TO_temp_18_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_18_LDC (SLICE_X53Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[18]_AND_483_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO16  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y46.C4      net (fanout=2)        0.346   douta_0<18>
    SLICE_X53Y46.CMUX    Tilo                  0.077   temp_18_C_18
                                                       count_256_douta_0[18]_AND_484_o1
    SLICE_X53Y45.SR      net (fanout=2)        0.142   count_256_douta_0[18]_AND_484_o
    SLICE_X53Y45.CLK     Tremck      (-Th)    -0.075   temp_18_LDC
                                                       temp_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.606ns logic, 0.488ns route)
                                                       (55.4% logic, 44.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.315ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[18]_AND_483_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y46.C2      net (fanout=265)      1.927   count_256
    SLICE_X53Y46.CMUX    Tilo                  0.073   temp_18_C_18
                                                       count_256_douta_0[18]_AND_484_o1
    SLICE_X53Y45.SR      net (fanout=2)        0.142   count_256_douta_0[18]_AND_484_o
    SLICE_X53Y45.CLK     Tremck      (-Th)    -0.075   temp_18_LDC
                                                       temp_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (0.246ns logic, 2.069ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_18_LDC (SLICE_X53Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.977ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_18_LDC (LATCH)
  Data Path Delay:      0.977ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO16  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y46.C4      net (fanout=2)        0.346   douta_0<18>
    SLICE_X53Y46.C       Tilo                  0.034   temp_18_C_18
                                                       count_256_douta_0[18]_AND_483_o1
    SLICE_X53Y45.CLK     net (fanout=2)        0.143   count_256_douta_0[18]_AND_483_o
    -------------------------------------------------  ---------------------------
    Total                                      0.977ns (0.488ns logic, 0.489ns route)
                                                       (49.9% logic, 50.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_18_LDC (SLICE_X53Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.202ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_18_LDC (LATCH)
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y46.C2      net (fanout=265)      1.927   count_256
    SLICE_X53Y46.C       Tilo                  0.034   temp_18_C_18
                                                       count_256_douta_0[18]_AND_483_o1
    SLICE_X53Y45.CLK     net (fanout=2)        0.143   count_256_douta_0[18]_AND_483_o
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (0.132ns logic, 2.070ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_17_LDC = MAXDELAY TO TIMEGRP "TO_temp_17_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.752ns.
--------------------------------------------------------------------------------

Paths for end point temp_17_LDC (SLICE_X50Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_17_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.752ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[17]_AND_485_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y44.D5      net (fanout=265)      3.730   count_256
    SLICE_X51Y44.DMUX    Tilo                  0.191   temp_24_C_24
                                                       count_256_douta_0[17]_AND_486_o1
    SLICE_X50Y44.SR      net (fanout=2)        0.240   count_256_douta_0[17]_AND_486_o
    SLICE_X50Y44.CLK     Trck                  0.254   temp_17_LDC
                                                       temp_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (0.782ns logic, 3.970ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_17_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[17]_AND_485_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP1 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y44.D4      net (fanout=2)        1.046   douta_0<17>
    SLICE_X51Y44.DMUX    Tilo                  0.186   temp_24_C_24
                                                       count_256_douta_0[17]_AND_486_o1
    SLICE_X50Y44.SR      net (fanout=2)        0.240   count_256_douta_0[17]_AND_486_o
    SLICE_X50Y44.CLK     Trck                  0.254   temp_17_LDC
                                                       temp_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (2.513ns logic, 1.286ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_17_LDC (SLICE_X50Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.502ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_17_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X51Y44.D5      net (fanout=265)      3.730   count_256
    SLICE_X51Y44.D       Tilo                  0.068   temp_24_C_24
                                                       count_256_douta_0[17]_AND_485_o1
    SLICE_X50Y44.CLK     net (fanout=2)        0.363   count_256_douta_0[17]_AND_485_o
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (0.405ns logic, 4.093ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.450ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_17_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP1 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y44.D4      net (fanout=2)        1.046   douta_0<17>
    SLICE_X51Y44.D       Tilo                  0.068   temp_24_C_24
                                                       count_256_douta_0[17]_AND_485_o1
    SLICE_X50Y44.CLK     net (fanout=2)        0.363   count_256_douta_0[17]_AND_485_o
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (2.141ns logic, 1.409ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_17_LDC = MAXDELAY TO TIMEGRP "TO_temp_17_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_17_LDC (SLICE_X50Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[17]_AND_485_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP1 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y44.D4      net (fanout=2)        0.489   douta_0<17>
    SLICE_X51Y44.DMUX    Tilo                  0.078   temp_24_C_24
                                                       count_256_douta_0[17]_AND_486_o1
    SLICE_X50Y44.SR      net (fanout=2)        0.091   count_256_douta_0[17]_AND_486_o
    SLICE_X50Y44.CLK     Tremck      (-Th)    -0.054   temp_17_LDC
                                                       temp_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.586ns logic, 0.580ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.177ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[17]_AND_485_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y44.D5      net (fanout=265)      1.856   count_256
    SLICE_X51Y44.DMUX    Tilo                  0.078   temp_24_C_24
                                                       count_256_douta_0[17]_AND_486_o1
    SLICE_X50Y44.SR      net (fanout=2)        0.091   count_256_douta_0[17]_AND_486_o
    SLICE_X50Y44.CLK     Tremck      (-Th)    -0.054   temp_17_LDC
                                                       temp_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (0.230ns logic, 1.947ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_17_LDC (SLICE_X50Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.123ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_17_LDC (LATCH)
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP1 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X51Y44.D4      net (fanout=2)        0.489   douta_0<17>
    SLICE_X51Y44.D       Tilo                  0.034   temp_24_C_24
                                                       count_256_douta_0[17]_AND_485_o1
    SLICE_X50Y44.CLK     net (fanout=2)        0.146   count_256_douta_0[17]_AND_485_o
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.488ns logic, 0.635ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_17_LDC (SLICE_X50Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.134ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_17_LDC (LATCH)
  Data Path Delay:      2.134ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X51Y44.D5      net (fanout=265)      1.856   count_256
    SLICE_X51Y44.D       Tilo                  0.034   temp_24_C_24
                                                       count_256_douta_0[17]_AND_485_o1
    SLICE_X50Y44.CLK     net (fanout=2)        0.146   count_256_douta_0[17]_AND_485_o
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (0.132ns logic, 2.002ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_16_LDC = MAXDELAY TO TIMEGRP "TO_temp_16_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.002ns.
--------------------------------------------------------------------------------

Paths for end point temp_16_LDC (SLICE_X57Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_16_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.002ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[16]_AND_487_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y46.D4      net (fanout=265)      3.774   count_256
    SLICE_X52Y46.DMUX    Tilo                  0.191   temp_14_C_14
                                                       count_256_douta_0[16]_AND_488_o1
    SLICE_X57Y46.SR      net (fanout=2)        0.403   count_256_douta_0[16]_AND_488_o
    SLICE_X57Y46.CLK     Trck                  0.297   temp_16_LDC
                                                       temp_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.002ns (0.825ns logic, 4.177ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_16_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.888ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[16]_AND_487_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y46.D3      net (fanout=2)        0.925   douta_0<16>
    SLICE_X52Y46.DMUX    Tilo                  0.190   temp_14_C_14
                                                       count_256_douta_0[16]_AND_488_o1
    SLICE_X57Y46.SR      net (fanout=2)        0.403   count_256_douta_0[16]_AND_488_o
    SLICE_X57Y46.CLK     Trck                  0.297   temp_16_LDC
                                                       temp_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.888ns (2.560ns logic, 1.328ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_16_LDC (SLICE_X57Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.299ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_16_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.701ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y46.D4      net (fanout=265)      3.774   count_256
    SLICE_X52Y46.D       Tilo                  0.068   temp_14_C_14
                                                       count_256_douta_0[16]_AND_487_o1
    SLICE_X57Y46.CLK     net (fanout=2)        0.522   count_256_douta_0[16]_AND_487_o
    -------------------------------------------------  ---------------------------
    Total                                      4.701ns (0.405ns logic, 4.296ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.412ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_16_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y46.D3      net (fanout=2)        0.925   douta_0<16>
    SLICE_X52Y46.D       Tilo                  0.068   temp_14_C_14
                                                       count_256_douta_0[16]_AND_487_o1
    SLICE_X57Y46.CLK     net (fanout=2)        0.522   count_256_douta_0[16]_AND_487_o
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (2.141ns logic, 1.447ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_16_LDC = MAXDELAY TO TIMEGRP "TO_temp_16_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_16_LDC (SLICE_X57Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[16]_AND_487_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y46.D3      net (fanout=2)        0.430   douta_0<16>
    SLICE_X52Y46.DMUX    Tilo                  0.081   temp_14_C_14
                                                       count_256_douta_0[16]_AND_488_o1
    SLICE_X57Y46.SR      net (fanout=2)        0.178   count_256_douta_0[16]_AND_488_o
    SLICE_X57Y46.CLK     Tremck      (-Th)    -0.075   temp_16_LDC
                                                       temp_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.610ns logic, 0.608ns route)
                                                       (50.1% logic, 49.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.295ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[16]_AND_487_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y46.D4      net (fanout=265)      1.864   count_256
    SLICE_X52Y46.DMUX    Tilo                  0.080   temp_14_C_14
                                                       count_256_douta_0[16]_AND_488_o1
    SLICE_X57Y46.SR      net (fanout=2)        0.178   count_256_douta_0[16]_AND_488_o
    SLICE_X57Y46.CLK     Tremck      (-Th)    -0.075   temp_16_LDC
                                                       temp_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (0.253ns logic, 2.042ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_16_LDC (SLICE_X57Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.151ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_16_LDC (LATCH)
  Data Path Delay:      1.151ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y46.D3      net (fanout=2)        0.430   douta_0<16>
    SLICE_X52Y46.D       Tilo                  0.034   temp_14_C_14
                                                       count_256_douta_0[16]_AND_487_o1
    SLICE_X57Y46.CLK     net (fanout=2)        0.233   count_256_douta_0[16]_AND_487_o
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.488ns logic, 0.663ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_16_LDC (SLICE_X57Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.229ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_16_LDC (LATCH)
  Data Path Delay:      2.229ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y46.D4      net (fanout=265)      1.864   count_256
    SLICE_X52Y46.D       Tilo                  0.034   temp_14_C_14
                                                       count_256_douta_0[16]_AND_487_o1
    SLICE_X57Y46.CLK     net (fanout=2)        0.233   count_256_douta_0[16]_AND_487_o
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (0.132ns logic, 2.097ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_15_LDC = MAXDELAY TO TIMEGRP "TO_temp_15_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.745ns.
--------------------------------------------------------------------------------

Paths for end point temp_15_LDC (SLICE_X54Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_15_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.745ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[15]_AND_489_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X55Y47.A4      net (fanout=265)      3.493   count_256
    SLICE_X55Y47.AMUX    Tilo                  0.186   temp_15_P_15
                                                       count_256_douta_0[15]_AND_490_o1
    SLICE_X54Y47.SR      net (fanout=2)        0.475   count_256_douta_0[15]_AND_490_o
    SLICE_X54Y47.CLK     Trck                  0.254   temp_15_LDC
                                                       temp_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.745ns (0.777ns logic, 3.968ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_15_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[15]_AND_489_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO14  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X55Y47.A2      net (fanout=2)        0.771   douta_0<15>
    SLICE_X55Y47.AMUX    Tilo                  0.194   temp_15_P_15
                                                       count_256_douta_0[15]_AND_490_o1
    SLICE_X54Y47.SR      net (fanout=2)        0.475   count_256_douta_0[15]_AND_490_o
    SLICE_X54Y47.CLK     Trck                  0.254   temp_15_LDC
                                                       temp_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (2.521ns logic, 1.246ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------

Paths for end point temp_15_LDC (SLICE_X54Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.554ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_15_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.446ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X55Y47.A4      net (fanout=265)      3.493   count_256
    SLICE_X55Y47.A       Tilo                  0.068   temp_15_P_15
                                                       count_256_douta_0[15]_AND_489_o1
    SLICE_X54Y47.CLK     net (fanout=2)        0.548   count_256_douta_0[15]_AND_489_o
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (0.405ns logic, 4.041ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.540ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_15_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.460ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO14  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X55Y47.A2      net (fanout=2)        0.771   douta_0<15>
    SLICE_X55Y47.A       Tilo                  0.068   temp_15_P_15
                                                       count_256_douta_0[15]_AND_489_o1
    SLICE_X54Y47.CLK     net (fanout=2)        0.548   count_256_douta_0[15]_AND_489_o
    -------------------------------------------------  ---------------------------
    Total                                      3.460ns (2.141ns logic, 1.319ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_15_LDC = MAXDELAY TO TIMEGRP "TO_temp_15_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_15_LDC (SLICE_X54Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.127ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[15]_AND_489_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO14  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X55Y47.A2      net (fanout=2)        0.361   douta_0<15>
    SLICE_X55Y47.AMUX    Tilo                  0.075   temp_15_P_15
                                                       count_256_douta_0[15]_AND_490_o1
    SLICE_X54Y47.SR      net (fanout=2)        0.183   count_256_douta_0[15]_AND_490_o
    SLICE_X54Y47.CLK     Tremck      (-Th)    -0.054   temp_15_LDC
                                                       temp_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.583ns logic, 0.544ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.189ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[15]_AND_489_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X55Y47.A4      net (fanout=265)      1.776   count_256
    SLICE_X55Y47.AMUX    Tilo                  0.078   temp_15_P_15
                                                       count_256_douta_0[15]_AND_490_o1
    SLICE_X54Y47.SR      net (fanout=2)        0.183   count_256_douta_0[15]_AND_490_o
    SLICE_X54Y47.CLK     Tremck      (-Th)    -0.054   temp_15_LDC
                                                       temp_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (0.230ns logic, 1.959ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_15_LDC (SLICE_X54Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.112ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_15_LDC (LATCH)
  Data Path Delay:      1.112ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO14  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X55Y47.A2      net (fanout=2)        0.361   douta_0<15>
    SLICE_X55Y47.A       Tilo                  0.034   temp_15_P_15
                                                       count_256_douta_0[15]_AND_489_o1
    SLICE_X54Y47.CLK     net (fanout=2)        0.263   count_256_douta_0[15]_AND_489_o
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.488ns logic, 0.624ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_15_LDC (SLICE_X54Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.171ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_15_LDC (LATCH)
  Data Path Delay:      2.171ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X55Y47.A4      net (fanout=265)      1.776   count_256
    SLICE_X55Y47.A       Tilo                  0.034   temp_15_P_15
                                                       count_256_douta_0[15]_AND_489_o1
    SLICE_X54Y47.CLK     net (fanout=2)        0.263   count_256_douta_0[15]_AND_489_o
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (0.132ns logic, 2.039ns route)
                                                       (6.1% logic, 93.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_14_LDC = MAXDELAY TO TIMEGRP "TO_temp_14_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.121ns.
--------------------------------------------------------------------------------

Paths for end point temp_14_LDC (SLICE_X52Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_14_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[14]_AND_491_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y46.B2      net (fanout=265)      3.971   count_256
    SLICE_X52Y46.BMUX    Tilo                  0.205   temp_14_C_14
                                                       count_256_douta_0[14]_AND_492_o1
    SLICE_X52Y45.SR      net (fanout=2)        0.354   count_256_douta_0[14]_AND_492_o
    SLICE_X52Y45.CLK     Trck                  0.254   temp_14_LDC
                                                       temp_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.121ns (0.796ns logic, 4.325ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_14_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[14]_AND_491_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO13  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y46.B5      net (fanout=2)        0.652   douta_0<14>
    SLICE_X52Y46.BMUX    Tilo                  0.205   temp_14_C_14
                                                       count_256_douta_0[14]_AND_492_o1
    SLICE_X52Y45.SR      net (fanout=2)        0.354   count_256_douta_0[14]_AND_492_o
    SLICE_X52Y45.CLK     Trck                  0.254   temp_14_LDC
                                                       temp_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.538ns (2.532ns logic, 1.006ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_14_LDC (SLICE_X52Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.274ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_14_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.726ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y46.B2      net (fanout=265)      3.971   count_256
    SLICE_X52Y46.B       Tilo                  0.068   temp_14_C_14
                                                       count_256_douta_0[14]_AND_491_o1
    SLICE_X52Y45.CLK     net (fanout=2)        0.350   count_256_douta_0[14]_AND_491_o
    -------------------------------------------------  ---------------------------
    Total                                      4.726ns (0.405ns logic, 4.321ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.857ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_14_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO13  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y46.B5      net (fanout=2)        0.652   douta_0<14>
    SLICE_X52Y46.B       Tilo                  0.068   temp_14_C_14
                                                       count_256_douta_0[14]_AND_491_o1
    SLICE_X52Y45.CLK     net (fanout=2)        0.350   count_256_douta_0[14]_AND_491_o
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (2.141ns logic, 1.002ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_14_LDC = MAXDELAY TO TIMEGRP "TO_temp_14_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_14_LDC (SLICE_X52Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[14]_AND_491_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO13  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y46.B5      net (fanout=2)        0.330   douta_0<14>
    SLICE_X52Y46.BMUX    Tilo                  0.083   temp_14_C_14
                                                       count_256_douta_0[14]_AND_492_o1
    SLICE_X52Y45.SR      net (fanout=2)        0.134   count_256_douta_0[14]_AND_492_o
    SLICE_X52Y45.CLK     Tremck      (-Th)    -0.054   temp_14_LDC
                                                       temp_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (0.591ns logic, 0.464ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.300ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[14]_AND_491_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y46.B2      net (fanout=265)      1.935   count_256
    SLICE_X52Y46.BMUX    Tilo                  0.079   temp_14_C_14
                                                       count_256_douta_0[14]_AND_492_o1
    SLICE_X52Y45.SR      net (fanout=2)        0.134   count_256_douta_0[14]_AND_492_o
    SLICE_X52Y45.CLK     Tremck      (-Th)    -0.054   temp_14_LDC
                                                       temp_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.300ns (0.231ns logic, 2.069ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_14_LDC (SLICE_X52Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.959ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_14_LDC (LATCH)
  Data Path Delay:      0.959ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO13  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y46.B5      net (fanout=2)        0.330   douta_0<14>
    SLICE_X52Y46.B       Tilo                  0.034   temp_14_C_14
                                                       count_256_douta_0[14]_AND_491_o1
    SLICE_X52Y45.CLK     net (fanout=2)        0.141   count_256_douta_0[14]_AND_491_o
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.488ns logic, 0.471ns route)
                                                       (50.9% logic, 49.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_14_LDC (SLICE_X52Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.208ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_14_LDC (LATCH)
  Data Path Delay:      2.208ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y46.B2      net (fanout=265)      1.935   count_256
    SLICE_X52Y46.B       Tilo                  0.034   temp_14_C_14
                                                       count_256_douta_0[14]_AND_491_o1
    SLICE_X52Y45.CLK     net (fanout=2)        0.141   count_256_douta_0[14]_AND_491_o
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.132ns logic, 2.076ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_13_LDC = MAXDELAY TO TIMEGRP "TO_temp_13_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.552ns.
--------------------------------------------------------------------------------

Paths for end point temp_13_LDC (SLICE_X54Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_13_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[13]_AND_493_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y48.D1      net (fanout=265)      3.536   count_256
    SLICE_X53Y48.DMUX    Tilo                  0.192   vio/U0/I_VIO/INPUT_SHIFT<288>
                                                       count_256_douta_0[13]_AND_494_o1
    SLICE_X54Y48.SR      net (fanout=2)        0.233   count_256_douta_0[13]_AND_494_o
    SLICE_X54Y48.CLK     Trck                  0.254   temp_13_LDC
                                                       temp_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.552ns (0.783ns logic, 3.769ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_13_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[13]_AND_493_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO12  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y48.D5      net (fanout=2)        0.636   douta_0<13>
    SLICE_X53Y48.DMUX    Tilo                  0.191   vio/U0/I_VIO/INPUT_SHIFT<288>
                                                       count_256_douta_0[13]_AND_494_o1
    SLICE_X54Y48.SR      net (fanout=2)        0.233   count_256_douta_0[13]_AND_494_o
    SLICE_X54Y48.CLK     Trck                  0.254   temp_13_LDC
                                                       temp_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (2.518ns logic, 0.869ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_13_LDC (SLICE_X54Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.704ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_13_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.296ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y48.D1      net (fanout=265)      3.536   count_256
    SLICE_X53Y48.D       Tilo                  0.068   vio/U0/I_VIO/INPUT_SHIFT<288>
                                                       count_256_douta_0[13]_AND_493_o1
    SLICE_X54Y48.CLK     net (fanout=2)        0.355   count_256_douta_0[13]_AND_493_o
    -------------------------------------------------  ---------------------------
    Total                                      4.296ns (0.405ns logic, 3.891ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.868ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_13_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.132ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO12  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y48.D5      net (fanout=2)        0.636   douta_0<13>
    SLICE_X53Y48.D       Tilo                  0.068   vio/U0/I_VIO/INPUT_SHIFT<288>
                                                       count_256_douta_0[13]_AND_493_o1
    SLICE_X54Y48.CLK     net (fanout=2)        0.355   count_256_douta_0[13]_AND_493_o
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (2.141ns logic, 0.991ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_13_LDC = MAXDELAY TO TIMEGRP "TO_temp_13_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_13_LDC (SLICE_X54Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[13]_AND_493_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO12  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y48.D5      net (fanout=2)        0.324   douta_0<13>
    SLICE_X53Y48.DMUX    Tilo                  0.078   vio/U0/I_VIO/INPUT_SHIFT<288>
                                                       count_256_douta_0[13]_AND_494_o1
    SLICE_X54Y48.SR      net (fanout=2)        0.089   count_256_douta_0[13]_AND_494_o
    SLICE_X54Y48.CLK     Tremck      (-Th)    -0.054   temp_13_LDC
                                                       temp_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.586ns logic, 0.413ns route)
                                                       (58.7% logic, 41.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.100ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[13]_AND_493_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y48.D1      net (fanout=265)      1.785   count_256
    SLICE_X53Y48.DMUX    Tilo                  0.074   vio/U0/I_VIO/INPUT_SHIFT<288>
                                                       count_256_douta_0[13]_AND_494_o1
    SLICE_X54Y48.SR      net (fanout=2)        0.089   count_256_douta_0[13]_AND_494_o
    SLICE_X54Y48.CLK     Tremck      (-Th)    -0.054   temp_13_LDC
                                                       temp_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (0.226ns logic, 1.874ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_13_LDC (SLICE_X54Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.956ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_13_LDC (LATCH)
  Data Path Delay:      0.956ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO12  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y48.D5      net (fanout=2)        0.324   douta_0<13>
    SLICE_X53Y48.D       Tilo                  0.034   vio/U0/I_VIO/INPUT_SHIFT<288>
                                                       count_256_douta_0[13]_AND_493_o1
    SLICE_X54Y48.CLK     net (fanout=2)        0.144   count_256_douta_0[13]_AND_493_o
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.488ns logic, 0.468ns route)
                                                       (51.0% logic, 49.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_13_LDC (SLICE_X54Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.061ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_13_LDC (LATCH)
  Data Path Delay:      2.061ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y48.D1      net (fanout=265)      1.785   count_256
    SLICE_X53Y48.D       Tilo                  0.034   vio/U0/I_VIO/INPUT_SHIFT<288>
                                                       count_256_douta_0[13]_AND_493_o1
    SLICE_X54Y48.CLK     net (fanout=2)        0.144   count_256_douta_0[13]_AND_493_o
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (0.132ns logic, 1.929ns route)
                                                       (6.4% logic, 93.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_12_LDC = MAXDELAY TO TIMEGRP "TO_temp_12_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.834ns.
--------------------------------------------------------------------------------

Paths for end point temp_12_LDC (SLICE_X49Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_12_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[12]_AND_495_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X49Y46.C3      net (fanout=265)      3.562   count_256
    SLICE_X49Y46.CMUX    Tilo                  0.179   temp_12_C_12
                                                       count_256_douta_0[12]_AND_496_o1
    SLICE_X49Y43.SR      net (fanout=2)        0.459   count_256_douta_0[12]_AND_496_o
    SLICE_X49Y43.CLK     Trck                  0.297   temp_12_LDC
                                                       temp_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (0.813ns logic, 4.021ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_12_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.818ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[12]_AND_495_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO11  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y46.C5      net (fanout=2)        0.798   douta_0<12>
    SLICE_X49Y46.CMUX    Tilo                  0.191   temp_12_C_12
                                                       count_256_douta_0[12]_AND_496_o1
    SLICE_X49Y43.SR      net (fanout=2)        0.459   count_256_douta_0[12]_AND_496_o
    SLICE_X49Y43.CLK     Trck                  0.297   temp_12_LDC
                                                       temp_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (2.561ns logic, 1.257ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Paths for end point temp_12_LDC (SLICE_X49Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.557ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_12_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X49Y46.C3      net (fanout=265)      3.562   count_256
    SLICE_X49Y46.C       Tilo                  0.068   temp_12_C_12
                                                       count_256_douta_0[12]_AND_495_o1
    SLICE_X49Y43.CLK     net (fanout=2)        0.476   count_256_douta_0[12]_AND_495_o
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (0.405ns logic, 4.038ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.585ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_12_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO11  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y46.C5      net (fanout=2)        0.798   douta_0<12>
    SLICE_X49Y46.C       Tilo                  0.068   temp_12_C_12
                                                       count_256_douta_0[12]_AND_495_o1
    SLICE_X49Y43.CLK     net (fanout=2)        0.476   count_256_douta_0[12]_AND_495_o
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (2.141ns logic, 1.274ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_12_LDC = MAXDELAY TO TIMEGRP "TO_temp_12_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_12_LDC (SLICE_X49Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.176ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.176ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[12]_AND_495_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO11  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y46.C5      net (fanout=2)        0.395   douta_0<12>
    SLICE_X49Y46.CMUX    Tilo                  0.077   temp_12_C_12
                                                       count_256_douta_0[12]_AND_496_o1
    SLICE_X49Y43.SR      net (fanout=2)        0.175   count_256_douta_0[12]_AND_496_o
    SLICE_X49Y43.CLK     Tremck      (-Th)    -0.075   temp_12_LDC
                                                       temp_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.176ns (0.606ns logic, 0.570ns route)
                                                       (51.5% logic, 48.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.192ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[12]_AND_495_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X49Y46.C3      net (fanout=265)      1.766   count_256
    SLICE_X49Y46.CMUX    Tilo                  0.078   temp_12_C_12
                                                       count_256_douta_0[12]_AND_496_o1
    SLICE_X49Y43.SR      net (fanout=2)        0.175   count_256_douta_0[12]_AND_496_o
    SLICE_X49Y43.CLK     Tremck      (-Th)    -0.075   temp_12_LDC
                                                       temp_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (0.251ns logic, 1.941ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_12_LDC (SLICE_X49Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.072ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_12_LDC (LATCH)
  Data Path Delay:      1.072ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO11  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y46.C5      net (fanout=2)        0.395   douta_0<12>
    SLICE_X49Y46.C       Tilo                  0.034   temp_12_C_12
                                                       count_256_douta_0[12]_AND_495_o1
    SLICE_X49Y43.CLK     net (fanout=2)        0.189   count_256_douta_0[12]_AND_495_o
    -------------------------------------------------  ---------------------------
    Total                                      1.072ns (0.488ns logic, 0.584ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------

Paths for end point temp_12_LDC (SLICE_X49Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.087ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_12_LDC (LATCH)
  Data Path Delay:      2.087ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X49Y46.C3      net (fanout=265)      1.766   count_256
    SLICE_X49Y46.C       Tilo                  0.034   temp_12_C_12
                                                       count_256_douta_0[12]_AND_495_o1
    SLICE_X49Y43.CLK     net (fanout=2)        0.189   count_256_douta_0[12]_AND_495_o
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (0.132ns logic, 1.955ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_11_LDC = MAXDELAY TO TIMEGRP "TO_temp_11_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.145ns.
--------------------------------------------------------------------------------

Paths for end point temp_11_LDC (SLICE_X46Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_11_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[11]_AND_497_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X49Y43.B1      net (fanout=265)      3.864   count_256
    SLICE_X49Y43.BMUX    Tilo                  0.197   temp_12_LDC
                                                       count_256_douta_0[11]_AND_498_o1
    SLICE_X46Y40.SR      net (fanout=2)        0.493   count_256_douta_0[11]_AND_498_o
    SLICE_X46Y40.CLK     Trck                  0.254   temp_11_LDC
                                                       temp_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (0.788ns logic, 4.357ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_11_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[11]_AND_497_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO10  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y43.B3      net (fanout=2)        0.973   douta_0<11>
    SLICE_X49Y43.BMUX    Tilo                  0.186   temp_12_LDC
                                                       count_256_douta_0[11]_AND_498_o1
    SLICE_X46Y40.SR      net (fanout=2)        0.493   count_256_douta_0[11]_AND_498_o
    SLICE_X46Y40.CLK     Trck                  0.254   temp_11_LDC
                                                       temp_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (2.513ns logic, 1.466ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_11_LDC (SLICE_X46Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.263ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_11_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.737ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X49Y43.B1      net (fanout=265)      3.864   count_256
    SLICE_X49Y43.B       Tilo                  0.068   temp_12_LDC
                                                       count_256_douta_0[11]_AND_497_o1
    SLICE_X46Y40.CLK     net (fanout=2)        0.468   count_256_douta_0[11]_AND_497_o
    -------------------------------------------------  ---------------------------
    Total                                      4.737ns (0.405ns logic, 4.332ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.418ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_11_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.582ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO10  Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y43.B3      net (fanout=2)        0.973   douta_0<11>
    SLICE_X49Y43.B       Tilo                  0.068   temp_12_LDC
                                                       count_256_douta_0[11]_AND_497_o1
    SLICE_X46Y40.CLK     net (fanout=2)        0.468   count_256_douta_0[11]_AND_497_o
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (2.141ns logic, 1.441ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_11_LDC = MAXDELAY TO TIMEGRP "TO_temp_11_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_11_LDC (SLICE_X46Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[11]_AND_497_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO10  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y43.B3      net (fanout=2)        0.457   douta_0<11>
    SLICE_X49Y43.BMUX    Tilo                  0.079   temp_12_LDC
                                                       count_256_douta_0[11]_AND_498_o1
    SLICE_X46Y40.SR      net (fanout=2)        0.189   count_256_douta_0[11]_AND_498_o
    SLICE_X46Y40.CLK     Tremck      (-Th)    -0.054   temp_11_LDC
                                                       temp_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.587ns logic, 0.646ns route)
                                                       (47.6% logic, 52.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.309ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[11]_AND_497_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X49Y43.B1      net (fanout=265)      1.893   count_256
    SLICE_X49Y43.BMUX    Tilo                  0.075   temp_12_LDC
                                                       count_256_douta_0[11]_AND_498_o1
    SLICE_X46Y40.SR      net (fanout=2)        0.189   count_256_douta_0[11]_AND_498_o
    SLICE_X46Y40.CLK     Tremck      (-Th)    -0.054   temp_11_LDC
                                                       temp_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.227ns logic, 2.082ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_11_LDC (SLICE_X46Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.132ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_11_LDC (LATCH)
  Data Path Delay:      1.132ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO10  Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X49Y43.B3      net (fanout=2)        0.457   douta_0<11>
    SLICE_X49Y43.B       Tilo                  0.034   temp_12_LDC
                                                       count_256_douta_0[11]_AND_497_o1
    SLICE_X46Y40.CLK     net (fanout=2)        0.187   count_256_douta_0[11]_AND_497_o
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.488ns logic, 0.644ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_11_LDC (SLICE_X46Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.212ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_11_LDC (LATCH)
  Data Path Delay:      2.212ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X49Y43.B1      net (fanout=265)      1.893   count_256
    SLICE_X49Y43.B       Tilo                  0.034   temp_12_LDC
                                                       count_256_douta_0[11]_AND_497_o1
    SLICE_X46Y40.CLK     net (fanout=2)        0.187   count_256_douta_0[11]_AND_497_o
    -------------------------------------------------  ---------------------------
    Total                                      2.212ns (0.132ns logic, 2.080ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_10_LDC = MAXDELAY TO TIMEGRP "TO_temp_10_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.515ns.
--------------------------------------------------------------------------------

Paths for end point temp_10_LDC (SLICE_X46Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_10_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.515ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[10]_AND_499_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y47.A4      net (fanout=265)      3.377   count_256
    SLICE_X46Y47.AMUX    Tilo                  0.190   temp_10_P_10
                                                       count_256_douta_0[10]_AND_500_o1
    SLICE_X46Y50.SR      net (fanout=2)        0.357   count_256_douta_0[10]_AND_500_o
    SLICE_X46Y50.CLK     Trck                  0.254   temp_10_LDC
                                                       temp_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (0.781ns logic, 3.734ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_10_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.698ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[10]_AND_499_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO9   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y47.A5      net (fanout=2)        0.818   douta_0<10>
    SLICE_X46Y47.AMUX    Tilo                  0.196   temp_10_P_10
                                                       count_256_douta_0[10]_AND_500_o1
    SLICE_X46Y50.SR      net (fanout=2)        0.357   count_256_douta_0[10]_AND_500_o
    SLICE_X46Y50.CLK     Trck                  0.254   temp_10_LDC
                                                       temp_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (2.523ns logic, 1.175ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Paths for end point temp_10_LDC (SLICE_X46Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.685ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_10_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.315ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y47.A4      net (fanout=265)      3.377   count_256
    SLICE_X46Y47.A       Tilo                  0.068   temp_10_P_10
                                                       count_256_douta_0[10]_AND_499_o1
    SLICE_X46Y50.CLK     net (fanout=2)        0.533   count_256_douta_0[10]_AND_499_o
    -------------------------------------------------  ---------------------------
    Total                                      4.315ns (0.405ns logic, 3.910ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.508ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_10_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.492ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO9   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y47.A5      net (fanout=2)        0.818   douta_0<10>
    SLICE_X46Y47.A       Tilo                  0.068   temp_10_P_10
                                                       count_256_douta_0[10]_AND_499_o1
    SLICE_X46Y50.CLK     net (fanout=2)        0.533   count_256_douta_0[10]_AND_499_o
    -------------------------------------------------  ---------------------------
    Total                                      3.492ns (2.141ns logic, 1.351ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_10_LDC = MAXDELAY TO TIMEGRP "TO_temp_10_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_10_LDC (SLICE_X46Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.128ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[10]_AND_499_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO9   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y47.A5      net (fanout=2)        0.404   douta_0<10>
    SLICE_X46Y47.AMUX    Tilo                  0.079   temp_10_P_10
                                                       count_256_douta_0[10]_AND_500_o1
    SLICE_X46Y50.SR      net (fanout=2)        0.137   count_256_douta_0[10]_AND_500_o
    SLICE_X46Y50.CLK     Tremck      (-Th)    -0.054   temp_10_LDC
                                                       temp_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.128ns (0.587ns logic, 0.541ns route)
                                                       (52.0% logic, 48.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.064ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[10]_AND_499_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y47.A4      net (fanout=265)      1.696   count_256
    SLICE_X46Y47.AMUX    Tilo                  0.079   temp_10_P_10
                                                       count_256_douta_0[10]_AND_500_o1
    SLICE_X46Y50.SR      net (fanout=2)        0.137   count_256_douta_0[10]_AND_500_o
    SLICE_X46Y50.CLK     Tremck      (-Th)    -0.054   temp_10_LDC
                                                       temp_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.231ns logic, 1.833ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_10_LDC (SLICE_X46Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.119ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_10_LDC (LATCH)
  Data Path Delay:      1.119ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO9   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y47.A5      net (fanout=2)        0.404   douta_0<10>
    SLICE_X46Y47.A       Tilo                  0.034   temp_10_P_10
                                                       count_256_douta_0[10]_AND_499_o1
    SLICE_X46Y50.CLK     net (fanout=2)        0.227   count_256_douta_0[10]_AND_499_o
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.488ns logic, 0.631ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_10_LDC (SLICE_X46Y50.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.055ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_10_LDC (LATCH)
  Data Path Delay:      2.055ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y47.A4      net (fanout=265)      1.696   count_256
    SLICE_X46Y47.A       Tilo                  0.034   temp_10_P_10
                                                       count_256_douta_0[10]_AND_499_o1
    SLICE_X46Y50.CLK     net (fanout=2)        0.227   count_256_douta_0[10]_AND_499_o
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (0.132ns logic, 1.923ns route)
                                                       (6.4% logic, 93.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_9_LDC = MAXDELAY TO TIMEGRP "TO_temp_9_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.640ns.
--------------------------------------------------------------------------------

Paths for end point temp_9_LDC (SLICE_X58Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_9_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.640ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[9]_AND_501_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y49.A5      net (fanout=265)      3.268   count_256
    SLICE_X52Y49.AMUX    Tilo                  0.196   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>
                                                       count_256_douta_0[9]_AND_502_o1
    SLICE_X58Y49.SR      net (fanout=2)        0.542   count_256_douta_0[9]_AND_502_o
    SLICE_X58Y49.CLK     Trck                  0.297   temp_9_LDC
                                                       temp_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.640ns (0.830ns logic, 3.810ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_9_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.024ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[9]_AND_501_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO8   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y49.A3      net (fanout=2)        0.923   douta_0<9>
    SLICE_X52Y49.AMUX    Tilo                  0.189   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>
                                                       count_256_douta_0[9]_AND_502_o1
    SLICE_X58Y49.SR      net (fanout=2)        0.542   count_256_douta_0[9]_AND_502_o
    SLICE_X58Y49.CLK     Trck                  0.297   temp_9_LDC
                                                       temp_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (2.559ns logic, 1.465ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_9_LDC (SLICE_X58Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.674ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_9_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.326ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y49.A5      net (fanout=265)      3.268   count_256
    SLICE_X52Y49.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>
                                                       count_256_douta_0[9]_AND_501_o1
    SLICE_X58Y49.CLK     net (fanout=2)        0.653   count_256_douta_0[9]_AND_501_o
    -------------------------------------------------  ---------------------------
    Total                                      4.326ns (0.405ns logic, 3.921ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.283ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_9_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.717ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO8   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y49.A3      net (fanout=2)        0.923   douta_0<9>
    SLICE_X52Y49.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>
                                                       count_256_douta_0[9]_AND_501_o1
    SLICE_X58Y49.CLK     net (fanout=2)        0.653   count_256_douta_0[9]_AND_501_o
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (2.141ns logic, 1.576ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_9_LDC = MAXDELAY TO TIMEGRP "TO_temp_9_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_9_LDC (SLICE_X58Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.269ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[9]_AND_501_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO8   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y49.A3      net (fanout=2)        0.429   douta_0<9>
    SLICE_X52Y49.AMUX    Tilo                  0.080   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>
                                                       count_256_douta_0[9]_AND_502_o1
    SLICE_X58Y49.SR      net (fanout=2)        0.231   count_256_douta_0[9]_AND_502_o
    SLICE_X58Y49.CLK     Tremck      (-Th)    -0.075   temp_9_LDC
                                                       temp_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (0.609ns logic, 0.660ns route)
                                                       (48.0% logic, 52.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.178ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[9]_AND_501_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y49.A5      net (fanout=265)      1.695   count_256
    SLICE_X52Y49.AMUX    Tilo                  0.079   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>
                                                       count_256_douta_0[9]_AND_502_o1
    SLICE_X58Y49.SR      net (fanout=2)        0.231   count_256_douta_0[9]_AND_502_o
    SLICE_X58Y49.CLK     Tremck      (-Th)    -0.075   temp_9_LDC
                                                       temp_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.178ns (0.252ns logic, 1.926ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_9_LDC (SLICE_X58Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.200ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_9_LDC (LATCH)
  Data Path Delay:      1.200ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO8   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y49.A3      net (fanout=2)        0.429   douta_0<9>
    SLICE_X52Y49.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>
                                                       count_256_douta_0[9]_AND_501_o1
    SLICE_X58Y49.CLK     net (fanout=2)        0.283   count_256_douta_0[9]_AND_501_o
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.488ns logic, 0.712ns route)
                                                       (40.7% logic, 59.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_9_LDC (SLICE_X58Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.110ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_9_LDC (LATCH)
  Data Path Delay:      2.110ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y49.A5      net (fanout=265)      1.695   count_256
    SLICE_X52Y49.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>
                                                       count_256_douta_0[9]_AND_501_o1
    SLICE_X58Y49.CLK     net (fanout=2)        0.283   count_256_douta_0[9]_AND_501_o
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (0.132ns logic, 1.978ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_8_LDC = MAXDELAY TO TIMEGRP "TO_temp_8_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.665ns.
--------------------------------------------------------------------------------

Paths for end point temp_8_LDC (SLICE_X47Y51.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_8_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.665ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[8]_AND_503_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y47.A4      net (fanout=265)      3.370   count_256
    SLICE_X47Y47.AMUX    Tilo                  0.186   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11>
                                                       count_256_douta_0[8]_AND_504_o1
    SLICE_X47Y51.SR      net (fanout=2)        0.475   count_256_douta_0[8]_AND_504_o
    SLICE_X47Y51.CLK     Trck                  0.297   temp_8_LDC
                                                       temp_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (0.820ns logic, 3.845ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_8_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[8]_AND_503_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP0 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y47.A2      net (fanout=2)        1.236   douta_0<8>
    SLICE_X47Y47.AMUX    Tilo                  0.194   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11>
                                                       count_256_douta_0[8]_AND_504_o1
    SLICE_X47Y51.SR      net (fanout=2)        0.475   count_256_douta_0[8]_AND_504_o
    SLICE_X47Y51.CLK     Trck                  0.297   temp_8_LDC
                                                       temp_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (2.564ns logic, 1.711ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_8_LDC (SLICE_X47Y51.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.606ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_8_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y47.A4      net (fanout=265)      3.370   count_256
    SLICE_X47Y47.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11>
                                                       count_256_douta_0[8]_AND_503_o1
    SLICE_X47Y51.CLK     net (fanout=2)        0.619   count_256_douta_0[8]_AND_503_o
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (0.405ns logic, 3.989ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.004ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_8_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.996ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP0 Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y47.A2      net (fanout=2)        1.236   douta_0<8>
    SLICE_X47Y47.A       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11>
                                                       count_256_douta_0[8]_AND_503_o1
    SLICE_X47Y51.CLK     net (fanout=2)        0.619   count_256_douta_0[8]_AND_503_o
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (2.141ns logic, 1.855ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_8_LDC = MAXDELAY TO TIMEGRP "TO_temp_8_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_8_LDC (SLICE_X47Y51.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.343ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[8]_AND_503_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP0 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y47.A2      net (fanout=2)        0.556   douta_0<8>
    SLICE_X47Y47.AMUX    Tilo                  0.075   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11>
                                                       count_256_douta_0[8]_AND_504_o1
    SLICE_X47Y51.SR      net (fanout=2)        0.183   count_256_douta_0[8]_AND_504_o
    SLICE_X47Y51.CLK     Tremck      (-Th)    -0.075   temp_8_LDC
                                                       temp_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (0.604ns logic, 0.739ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.126ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[8]_AND_503_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y47.A4      net (fanout=265)      1.692   count_256
    SLICE_X47Y47.AMUX    Tilo                  0.078   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11>
                                                       count_256_douta_0[8]_AND_504_o1
    SLICE_X47Y51.SR      net (fanout=2)        0.183   count_256_douta_0[8]_AND_504_o
    SLICE_X47Y51.CLK     Tremck      (-Th)    -0.075   temp_8_LDC
                                                       temp_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.126ns (0.251ns logic, 1.875ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_8_LDC (SLICE_X47Y51.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.292ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_8_LDC (LATCH)
  Data Path Delay:      1.292ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOPADOP0 Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y47.A2      net (fanout=2)        0.556   douta_0<8>
    SLICE_X47Y47.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11>
                                                       count_256_douta_0[8]_AND_503_o1
    SLICE_X47Y51.CLK     net (fanout=2)        0.248   count_256_douta_0[8]_AND_503_o
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (0.488ns logic, 0.804ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------

Paths for end point temp_8_LDC (SLICE_X47Y51.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.072ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_8_LDC (LATCH)
  Data Path Delay:      2.072ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y47.A4      net (fanout=265)      1.692   count_256
    SLICE_X47Y47.A       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11>
                                                       count_256_douta_0[8]_AND_503_o1
    SLICE_X47Y51.CLK     net (fanout=2)        0.248   count_256_douta_0[8]_AND_503_o
    -------------------------------------------------  ---------------------------
    Total                                      2.072ns (0.132ns logic, 1.940ns route)
                                                       (6.4% logic, 93.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_7_LDC = MAXDELAY TO TIMEGRP "TO_temp_7_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.220ns.
--------------------------------------------------------------------------------

Paths for end point temp_7_LDC (SLICE_X46Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_7_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[7]_AND_505_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y53.B1      net (fanout=265)      3.193   count_256
    SLICE_X47Y53.BMUX    Tilo                  0.197   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<71>
                                                       count_256_douta_0[7]_AND_506_o1
    SLICE_X46Y53.SR      net (fanout=2)        0.239   count_256_douta_0[7]_AND_506_o
    SLICE_X46Y53.CLK     Trck                  0.254   temp_7_LDC
                                                       temp_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (0.788ns logic, 3.432ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_7_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.007ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[7]_AND_505_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO7   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y53.B2      net (fanout=2)        1.244   douta_0<7>
    SLICE_X47Y53.BMUX    Tilo                  0.197   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<71>
                                                       count_256_douta_0[7]_AND_506_o1
    SLICE_X46Y53.SR      net (fanout=2)        0.239   count_256_douta_0[7]_AND_506_o
    SLICE_X46Y53.CLK     Trck                  0.254   temp_7_LDC
                                                       temp_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (2.524ns logic, 1.483ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point temp_7_LDC (SLICE_X46Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  36.166ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_7_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X47Y53.B1      net (fanout=265)      3.193   count_256
    SLICE_X47Y53.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<71>
                                                       count_256_douta_0[7]_AND_505_o1
    SLICE_X46Y53.CLK     net (fanout=2)        0.236   count_256_douta_0[7]_AND_505_o
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (0.405ns logic, 3.429ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.379ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_7_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO7   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y53.B2      net (fanout=2)        1.244   douta_0<7>
    SLICE_X47Y53.B       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<71>
                                                       count_256_douta_0[7]_AND_505_o1
    SLICE_X46Y53.CLK     net (fanout=2)        0.236   count_256_douta_0[7]_AND_505_o
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (2.141ns logic, 1.480ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_7_LDC = MAXDELAY TO TIMEGRP "TO_temp_7_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_7_LDC (SLICE_X46Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[7]_AND_505_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO7   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y53.B2      net (fanout=2)        0.560   douta_0<7>
    SLICE_X47Y53.BMUX    Tilo                  0.075   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<71>
                                                       count_256_douta_0[7]_AND_506_o1
    SLICE_X46Y53.SR      net (fanout=2)        0.090   count_256_douta_0[7]_AND_506_o
    SLICE_X46Y53.CLK     Tremck      (-Th)    -0.054   temp_7_LDC
                                                       temp_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.583ns logic, 0.650ns route)
                                                       (47.3% logic, 52.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.951ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.951ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[7]_AND_505_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y53.B1      net (fanout=265)      1.634   count_256
    SLICE_X47Y53.BMUX    Tilo                  0.075   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<71>
                                                       count_256_douta_0[7]_AND_506_o1
    SLICE_X46Y53.SR      net (fanout=2)        0.090   count_256_douta_0[7]_AND_506_o
    SLICE_X46Y53.CLK     Tremck      (-Th)    -0.054   temp_7_LDC
                                                       temp_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (0.227ns logic, 1.724ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_7_LDC (SLICE_X46Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.146ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_7_LDC (LATCH)
  Data Path Delay:      1.146ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO7   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X47Y53.B2      net (fanout=2)        0.560   douta_0<7>
    SLICE_X47Y53.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<71>
                                                       count_256_douta_0[7]_AND_505_o1
    SLICE_X46Y53.CLK     net (fanout=2)        0.098   count_256_douta_0[7]_AND_505_o
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (0.488ns logic, 0.658ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_7_LDC (SLICE_X46Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.864ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_7_LDC (LATCH)
  Data Path Delay:      1.864ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X47Y53.B1      net (fanout=265)      1.634   count_256
    SLICE_X47Y53.B       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<71>
                                                       count_256_douta_0[7]_AND_505_o1
    SLICE_X46Y53.CLK     net (fanout=2)        0.098   count_256_douta_0[7]_AND_505_o
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (0.132ns logic, 1.732ns route)
                                                       (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_4_LDC = MAXDELAY TO TIMEGRP "TO_temp_4_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.394ns.
--------------------------------------------------------------------------------

Paths for end point temp_4_LDC (SLICE_X52Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_4_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[4]_AND_511_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y52.D1      net (fanout=265)      3.372   count_256
    SLICE_X53Y52.DMUX    Tilo                  0.192   temp_4_C_4
                                                       count_256_douta_0[4]_AND_512_o1
    SLICE_X52Y52.SR      net (fanout=2)        0.239   count_256_douta_0[4]_AND_512_o
    SLICE_X52Y52.CLK     Trck                  0.254   temp_4_LDC
                                                       temp_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (0.783ns logic, 3.611ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_4_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[4]_AND_511_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO4   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y52.D3      net (fanout=2)        0.950   douta_0<4>
    SLICE_X53Y52.DMUX    Tilo                  0.181   temp_4_C_4
                                                       count_256_douta_0[4]_AND_512_o1
    SLICE_X52Y52.SR      net (fanout=2)        0.239   count_256_douta_0[4]_AND_512_o
    SLICE_X52Y52.CLK     Trck                  0.254   temp_4_LDC
                                                       temp_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (2.508ns logic, 1.189ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_4_LDC (SLICE_X52Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.859ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_4_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.141ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y52.D1      net (fanout=265)      3.372   count_256
    SLICE_X53Y52.D       Tilo                  0.068   temp_4_C_4
                                                       count_256_douta_0[4]_AND_511_o1
    SLICE_X52Y52.CLK     net (fanout=2)        0.364   count_256_douta_0[4]_AND_511_o
    -------------------------------------------------  ---------------------------
    Total                                      4.141ns (0.405ns logic, 3.736ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.545ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_4_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO4   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y52.D3      net (fanout=2)        0.950   douta_0<4>
    SLICE_X53Y52.D       Tilo                  0.068   temp_4_C_4
                                                       count_256_douta_0[4]_AND_511_o1
    SLICE_X52Y52.CLK     net (fanout=2)        0.364   count_256_douta_0[4]_AND_511_o
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (2.141ns logic, 1.314ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_4_LDC = MAXDELAY TO TIMEGRP "TO_temp_4_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_4_LDC (SLICE_X52Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[4]_AND_511_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO4   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y52.D3      net (fanout=2)        0.442   douta_0<4>
    SLICE_X53Y52.DMUX    Tilo                  0.078   temp_4_C_4
                                                       count_256_douta_0[4]_AND_512_o1
    SLICE_X52Y52.SR      net (fanout=2)        0.090   count_256_douta_0[4]_AND_512_o
    SLICE_X52Y52.CLK     Tremck      (-Th)    -0.054   temp_4_LDC
                                                       temp_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.586ns logic, 0.532ns route)
                                                       (52.4% logic, 47.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.033ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[4]_AND_511_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y52.D1      net (fanout=265)      1.717   count_256
    SLICE_X53Y52.DMUX    Tilo                  0.074   temp_4_C_4
                                                       count_256_douta_0[4]_AND_512_o1
    SLICE_X52Y52.SR      net (fanout=2)        0.090   count_256_douta_0[4]_AND_512_o
    SLICE_X52Y52.CLK     Tremck      (-Th)    -0.054   temp_4_LDC
                                                       temp_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.226ns logic, 1.807ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_4_LDC (SLICE_X52Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.077ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_4_LDC (LATCH)
  Data Path Delay:      1.077ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO4   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y52.D3      net (fanout=2)        0.442   douta_0<4>
    SLICE_X53Y52.D       Tilo                  0.034   temp_4_C_4
                                                       count_256_douta_0[4]_AND_511_o1
    SLICE_X52Y52.CLK     net (fanout=2)        0.147   count_256_douta_0[4]_AND_511_o
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.488ns logic, 0.589ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_4_LDC (SLICE_X52Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.996ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_4_LDC (LATCH)
  Data Path Delay:      1.996ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y52.D1      net (fanout=265)      1.717   count_256
    SLICE_X53Y52.D       Tilo                  0.034   temp_4_C_4
                                                       count_256_douta_0[4]_AND_511_o1
    SLICE_X52Y52.CLK     net (fanout=2)        0.147   count_256_douta_0[4]_AND_511_o
    -------------------------------------------------  ---------------------------
    Total                                      1.996ns (0.132ns logic, 1.864ns route)
                                                       (6.6% logic, 93.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_6_LDC = MAXDELAY TO TIMEGRP "TO_temp_6_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.707ns.
--------------------------------------------------------------------------------

Paths for end point temp_6_LDC (SLICE_X57Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_6_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[6]_AND_507_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y53.C3      net (fanout=265)      3.251   count_256
    SLICE_X53Y53.CMUX    Tilo                  0.179   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<31>
                                                       count_256_douta_0[6]_AND_508_o1
    SLICE_X57Y55.SR      net (fanout=2)        0.643   count_256_douta_0[6]_AND_508_o
    SLICE_X57Y55.CLK     Trck                  0.297   temp_6_LDC
                                                       temp_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (0.813ns logic, 3.894ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_6_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[6]_AND_507_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO6   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y53.C2      net (fanout=2)        1.089   douta_0<6>
    SLICE_X53Y53.CMUX    Tilo                  0.191   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<31>
                                                       count_256_douta_0[6]_AND_508_o1
    SLICE_X57Y55.SR      net (fanout=2)        0.643   count_256_douta_0[6]_AND_508_o
    SLICE_X57Y55.CLK     Trck                  0.297   temp_6_LDC
                                                       temp_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.293ns (2.561ns logic, 1.732ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point temp_6_LDC (SLICE_X57Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.693ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_6_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X53Y53.C3      net (fanout=265)      3.251   count_256
    SLICE_X53Y53.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<31>
                                                       count_256_douta_0[6]_AND_507_o1
    SLICE_X57Y55.CLK     net (fanout=2)        0.651   count_256_douta_0[6]_AND_507_o
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (0.405ns logic, 3.902ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.119ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_6_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO6   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y53.C2      net (fanout=2)        1.089   douta_0<6>
    SLICE_X53Y53.C       Tilo                  0.068   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<31>
                                                       count_256_douta_0[6]_AND_507_o1
    SLICE_X57Y55.CLK     net (fanout=2)        0.651   count_256_douta_0[6]_AND_507_o
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (2.141ns logic, 1.740ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_6_LDC = MAXDELAY TO TIMEGRP "TO_temp_6_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_6_LDC (SLICE_X57Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[6]_AND_507_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO6   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y53.C2      net (fanout=2)        0.493   douta_0<6>
    SLICE_X53Y53.CMUX    Tilo                  0.073   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<31>
                                                       count_256_douta_0[6]_AND_508_o1
    SLICE_X57Y55.SR      net (fanout=2)        0.272   count_256_douta_0[6]_AND_508_o
    SLICE_X57Y55.CLK     Tremck      (-Th)    -0.075   temp_6_LDC
                                                       temp_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (0.602ns logic, 0.765ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[6]_AND_507_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y53.C3      net (fanout=265)      1.674   count_256
    SLICE_X53Y53.CMUX    Tilo                  0.078   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<31>
                                                       count_256_douta_0[6]_AND_508_o1
    SLICE_X57Y55.SR      net (fanout=2)        0.272   count_256_douta_0[6]_AND_508_o
    SLICE_X57Y55.CLK     Tremck      (-Th)    -0.075   temp_6_LDC
                                                       temp_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (0.251ns logic, 1.946ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_6_LDC (SLICE_X57Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.261ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_6_LDC (LATCH)
  Data Path Delay:      1.261ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO6   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X53Y53.C2      net (fanout=2)        0.493   douta_0<6>
    SLICE_X53Y53.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<31>
                                                       count_256_douta_0[6]_AND_507_o1
    SLICE_X57Y55.CLK     net (fanout=2)        0.280   count_256_douta_0[6]_AND_507_o
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.488ns logic, 0.773ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_6_LDC (SLICE_X57Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.086ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_6_LDC (LATCH)
  Data Path Delay:      2.086ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X53Y53.C3      net (fanout=265)      1.674   count_256
    SLICE_X53Y53.C       Tilo                  0.034   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<31>
                                                       count_256_douta_0[6]_AND_507_o1
    SLICE_X57Y55.CLK     net (fanout=2)        0.280   count_256_douta_0[6]_AND_507_o
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (0.132ns logic, 1.954ns route)
                                                       (6.3% logic, 93.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_5_LDC = MAXDELAY TO TIMEGRP "TO_temp_5_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.061ns.
--------------------------------------------------------------------------------

Paths for end point temp_5_LDC (SLICE_X61Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_5_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.061ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[5]_AND_509_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X60Y51.B2      net (fanout=265)      3.762   count_256
    SLICE_X60Y51.BMUX    Tilo                  0.205   vio/U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[5]_AND_510_o1
    SLICE_X61Y54.SR      net (fanout=2)        0.460   count_256_douta_0[5]_AND_510_o
    SLICE_X61Y54.CLK     Trck                  0.297   temp_5_LDC
                                                       temp_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (0.839ns logic, 4.222ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_5_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[5]_AND_509_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO5   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y51.B1      net (fanout=2)        1.017   douta_0<5>
    SLICE_X60Y51.BMUX    Tilo                  0.205   vio/U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[5]_AND_510_o1
    SLICE_X61Y54.SR      net (fanout=2)        0.460   count_256_douta_0[5]_AND_510_o
    SLICE_X61Y54.CLK     Trck                  0.297   temp_5_LDC
                                                       temp_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (2.575ns logic, 1.477ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_5_LDC (SLICE_X61Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.345ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_5_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.655ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X60Y51.B2      net (fanout=265)      3.762   count_256
    SLICE_X60Y51.B       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[5]_AND_509_o1
    SLICE_X61Y54.CLK     net (fanout=2)        0.488   count_256_douta_0[5]_AND_509_o
    -------------------------------------------------  ---------------------------
    Total                                      4.655ns (0.405ns logic, 4.250ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.354ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_5_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.646ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO5   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y51.B1      net (fanout=2)        1.017   douta_0<5>
    SLICE_X60Y51.B       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[5]_AND_509_o1
    SLICE_X61Y54.CLK     net (fanout=2)        0.488   count_256_douta_0[5]_AND_509_o
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (2.141ns logic, 1.505ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_5_LDC = MAXDELAY TO TIMEGRP "TO_temp_5_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_5_LDC (SLICE_X61Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[5]_AND_509_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO5   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y51.B1      net (fanout=2)        0.496   douta_0<5>
    SLICE_X60Y51.BMUX    Tilo                  0.079   vio/U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[5]_AND_510_o1
    SLICE_X61Y54.SR      net (fanout=2)        0.176   count_256_douta_0[5]_AND_510_o
    SLICE_X61Y54.CLK     Tremck      (-Th)    -0.075   temp_5_LDC
                                                       temp_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.608ns logic, 0.672ns route)
                                                       (47.5% logic, 52.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.348ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[5]_AND_509_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X60Y51.B2      net (fanout=265)      1.920   count_256
    SLICE_X60Y51.BMUX    Tilo                  0.079   vio/U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[5]_AND_510_o1
    SLICE_X61Y54.SR      net (fanout=2)        0.176   count_256_douta_0[5]_AND_510_o
    SLICE_X61Y54.CLK     Tremck      (-Th)    -0.075   temp_5_LDC
                                                       temp_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.348ns (0.252ns logic, 2.096ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

Paths for end point temp_5_LDC (SLICE_X61Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.181ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_5_LDC (LATCH)
  Data Path Delay:      1.181ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO5   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y51.B1      net (fanout=2)        0.496   douta_0<5>
    SLICE_X60Y51.B       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[5]_AND_509_o1
    SLICE_X61Y54.CLK     net (fanout=2)        0.197   count_256_douta_0[5]_AND_509_o
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.488ns logic, 0.693ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_5_LDC (SLICE_X61Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.249ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_5_LDC (LATCH)
  Data Path Delay:      2.249ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X60Y51.B2      net (fanout=265)      1.920   count_256
    SLICE_X60Y51.B       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[273].SYNC_IN_CELL/rising_out
                                                       count_256_douta_0[5]_AND_509_o1
    SLICE_X61Y54.CLK     net (fanout=2)        0.197   count_256_douta_0[5]_AND_509_o
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (0.132ns logic, 2.117ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_3_LDC = MAXDELAY TO TIMEGRP "TO_temp_3_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.927ns.
--------------------------------------------------------------------------------

Paths for end point temp_3_LDC (SLICE_X59Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_3_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.927ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[3]_AND_513_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y56.D4      net (fanout=265)      3.452   count_256
    SLICE_X52Y56.DMUX    Tilo                  0.191   din_buff_1<3>
                                                       count_256_douta_0[3]_AND_514_o1
    SLICE_X59Y56.SR      net (fanout=2)        0.650   count_256_douta_0[3]_AND_514_o
    SLICE_X59Y56.CLK     Trck                  0.297   temp_3_LDC
                                                       temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (0.825ns logic, 4.102ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_3_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[3]_AND_513_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO3   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y56.D5      net (fanout=2)        1.007   douta_0<3>
    SLICE_X52Y56.DMUX    Tilo                  0.196   din_buff_1<3>
                                                       count_256_douta_0[3]_AND_514_o1
    SLICE_X59Y56.SR      net (fanout=2)        0.650   count_256_douta_0[3]_AND_514_o
    SLICE_X59Y56.CLK     Trck                  0.297   temp_3_LDC
                                                       temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.223ns (2.566ns logic, 1.657ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point temp_3_LDC (SLICE_X59Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.502ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_3_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X52Y56.D4      net (fanout=265)      3.452   count_256
    SLICE_X52Y56.D       Tilo                  0.068   din_buff_1<3>
                                                       count_256_douta_0[3]_AND_513_o1
    SLICE_X59Y56.CLK     net (fanout=2)        0.641   count_256_douta_0[3]_AND_513_o
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (0.405ns logic, 4.093ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.211ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_3_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO3   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y56.D5      net (fanout=2)        1.007   douta_0<3>
    SLICE_X52Y56.D       Tilo                  0.068   din_buff_1<3>
                                                       count_256_douta_0[3]_AND_513_o1
    SLICE_X59Y56.CLK     net (fanout=2)        0.641   count_256_douta_0[3]_AND_513_o
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (2.141ns logic, 1.648ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_3_LDC = MAXDELAY TO TIMEGRP "TO_temp_3_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_3_LDC (SLICE_X59Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.368ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[3]_AND_513_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO3   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y56.D5      net (fanout=2)        0.486   douta_0<3>
    SLICE_X52Y56.DMUX    Tilo                  0.081   din_buff_1<3>
                                                       count_256_douta_0[3]_AND_514_o1
    SLICE_X59Y56.SR      net (fanout=2)        0.272   count_256_douta_0[3]_AND_514_o
    SLICE_X59Y56.CLK     Tremck      (-Th)    -0.075   temp_3_LDC
                                                       temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.368ns (0.610ns logic, 0.758ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[3]_AND_513_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y56.D4      net (fanout=265)      1.758   count_256
    SLICE_X52Y56.DMUX    Tilo                  0.080   din_buff_1<3>
                                                       count_256_douta_0[3]_AND_514_o1
    SLICE_X59Y56.SR      net (fanout=2)        0.272   count_256_douta_0[3]_AND_514_o
    SLICE_X59Y56.CLK     Tremck      (-Th)    -0.075   temp_3_LDC
                                                       temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (0.253ns logic, 2.030ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

Paths for end point temp_3_LDC (SLICE_X59Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.254ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_3_LDC (LATCH)
  Data Path Delay:      1.254ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO3   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X52Y56.D5      net (fanout=2)        0.486   douta_0<3>
    SLICE_X52Y56.D       Tilo                  0.034   din_buff_1<3>
                                                       count_256_douta_0[3]_AND_513_o1
    SLICE_X59Y56.CLK     net (fanout=2)        0.280   count_256_douta_0[3]_AND_513_o
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.488ns logic, 0.766ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point temp_3_LDC (SLICE_X59Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.170ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_3_LDC (LATCH)
  Data Path Delay:      2.170ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X52Y56.D4      net (fanout=265)      1.758   count_256
    SLICE_X52Y56.D       Tilo                  0.034   din_buff_1<3>
                                                       count_256_douta_0[3]_AND_513_o1
    SLICE_X59Y56.CLK     net (fanout=2)        0.280   count_256_douta_0[3]_AND_513_o
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.132ns logic, 2.038ns route)
                                                       (6.1% logic, 93.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_2_LDC = MAXDELAY TO TIMEGRP "TO_temp_2_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.455ns.
--------------------------------------------------------------------------------

Paths for end point temp_2_LDC (SLICE_X39Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_2_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[2]_AND_515_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y54.A3      net (fanout=265)      3.110   count_256
    SLICE_X42Y54.AMUX    Tilo                  0.189   temp_74_C_74
                                                       count_256_douta_0[2]_AND_516_o1
    SLICE_X39Y55.SR      net (fanout=2)        0.522   count_256_douta_0[2]_AND_516_o
    SLICE_X39Y55.CLK     Trck                  0.297   temp_2_LDC
                                                       temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (0.823ns logic, 3.632ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_2_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[2]_AND_515_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO2   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y54.A5      net (fanout=2)        1.162   douta_0<2>
    SLICE_X42Y54.AMUX    Tilo                  0.196   temp_74_C_74
                                                       count_256_douta_0[2]_AND_516_o1
    SLICE_X39Y55.SR      net (fanout=2)        0.522   count_256_douta_0[2]_AND_516_o
    SLICE_X39Y55.CLK     Trck                  0.297   temp_2_LDC
                                                       temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (2.566ns logic, 1.684ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_2_LDC (SLICE_X39Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.975ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_2_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.025ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X42Y54.A3      net (fanout=265)      3.110   count_256
    SLICE_X42Y54.A       Tilo                  0.068   temp_74_C_74
                                                       count_256_douta_0[2]_AND_515_o1
    SLICE_X39Y55.CLK     net (fanout=2)        0.510   count_256_douta_0[2]_AND_515_o
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (0.405ns logic, 3.620ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.187ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_2_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO2   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y54.A5      net (fanout=2)        1.162   douta_0<2>
    SLICE_X42Y54.A       Tilo                  0.068   temp_74_C_74
                                                       count_256_douta_0[2]_AND_515_o1
    SLICE_X39Y55.CLK     net (fanout=2)        0.510   count_256_douta_0[2]_AND_515_o
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (2.141ns logic, 1.672ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_2_LDC = MAXDELAY TO TIMEGRP "TO_temp_2_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_2_LDC (SLICE_X39Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.382ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[2]_AND_515_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO2   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y54.A5      net (fanout=2)        0.550   douta_0<2>
    SLICE_X42Y54.AMUX    Tilo                  0.079   temp_74_C_74
                                                       count_256_douta_0[2]_AND_516_o1
    SLICE_X39Y55.SR      net (fanout=2)        0.224   count_256_douta_0[2]_AND_516_o
    SLICE_X39Y55.CLK     Tremck      (-Th)    -0.075   temp_2_LDC
                                                       temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.608ns logic, 0.774ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.052ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[2]_AND_515_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y54.A3      net (fanout=265)      1.575   count_256
    SLICE_X42Y54.AMUX    Tilo                  0.080   temp_74_C_74
                                                       count_256_douta_0[2]_AND_516_o1
    SLICE_X39Y55.SR      net (fanout=2)        0.224   count_256_douta_0[2]_AND_516_o
    SLICE_X39Y55.CLK     Tremck      (-Th)    -0.075   temp_2_LDC
                                                       temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (0.253ns logic, 1.799ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_2_LDC (SLICE_X39Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.265ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_2_LDC (LATCH)
  Data Path Delay:      1.265ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO2   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X42Y54.A5      net (fanout=2)        0.550   douta_0<2>
    SLICE_X42Y54.A       Tilo                  0.034   temp_74_C_74
                                                       count_256_douta_0[2]_AND_515_o1
    SLICE_X39Y55.CLK     net (fanout=2)        0.227   count_256_douta_0[2]_AND_515_o
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.488ns logic, 0.777ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point temp_2_LDC (SLICE_X39Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.934ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_2_LDC (LATCH)
  Data Path Delay:      1.934ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X42Y54.A3      net (fanout=265)      1.575   count_256
    SLICE_X42Y54.A       Tilo                  0.034   temp_74_C_74
                                                       count_256_douta_0[2]_AND_515_o1
    SLICE_X39Y55.CLK     net (fanout=2)        0.227   count_256_douta_0[2]_AND_515_o
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (0.132ns logic, 1.802ns route)
                                                       (6.8% logic, 93.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_1_LDC = MAXDELAY TO TIMEGRP "TO_temp_1_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.760ns.
--------------------------------------------------------------------------------

Paths for end point temp_1_LDC (SLICE_X63Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_1_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.760ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[1]_AND_517_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X60Y55.D4      net (fanout=265)      3.702   count_256
    SLICE_X60Y55.DMUX    Tilo                  0.191   temp_75_C_75
                                                       count_256_douta_0[1]_AND_518_o1
    SLICE_X63Y55.SR      net (fanout=2)        0.233   count_256_douta_0[1]_AND_518_o
    SLICE_X63Y55.CLK     Trck                  0.297   temp_1_LDC
                                                       temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.760ns (0.825ns logic, 3.935ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_1_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[1]_AND_517_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO1   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y55.D3      net (fanout=2)        1.122   douta_0<1>
    SLICE_X60Y55.DMUX    Tilo                  0.190   temp_75_C_75
                                                       count_256_douta_0[1]_AND_518_o1
    SLICE_X63Y55.SR      net (fanout=2)        0.233   count_256_douta_0[1]_AND_518_o
    SLICE_X63Y55.CLK     Trck                  0.297   temp_1_LDC
                                                       temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (2.560ns logic, 1.355ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point temp_1_LDC (SLICE_X63Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.544ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_1_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.456ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X60Y55.D4      net (fanout=265)      3.702   count_256
    SLICE_X60Y55.D       Tilo                  0.068   temp_75_C_75
                                                       count_256_douta_0[1]_AND_517_o1
    SLICE_X63Y55.CLK     net (fanout=2)        0.349   count_256_douta_0[1]_AND_517_o
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (0.405ns logic, 4.051ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.388ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_1_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO1   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y55.D3      net (fanout=2)        1.122   douta_0<1>
    SLICE_X60Y55.D       Tilo                  0.068   temp_75_C_75
                                                       count_256_douta_0[1]_AND_517_o1
    SLICE_X63Y55.CLK     net (fanout=2)        0.349   count_256_douta_0[1]_AND_517_o
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (2.141ns logic, 1.471ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_1_LDC = MAXDELAY TO TIMEGRP "TO_temp_1_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_1_LDC (SLICE_X63Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.231ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[1]_AND_517_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO1   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y55.D3      net (fanout=2)        0.532   douta_0<1>
    SLICE_X60Y55.DMUX    Tilo                  0.081   temp_75_C_75
                                                       count_256_douta_0[1]_AND_518_o1
    SLICE_X63Y55.SR      net (fanout=2)        0.089   count_256_douta_0[1]_AND_518_o
    SLICE_X63Y55.CLK     Tremck      (-Th)    -0.075   temp_1_LDC
                                                       temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.231ns (0.610ns logic, 0.621ns route)
                                                       (49.6% logic, 50.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.249ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[1]_AND_517_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X60Y55.D4      net (fanout=265)      1.907   count_256
    SLICE_X60Y55.DMUX    Tilo                  0.080   temp_75_C_75
                                                       count_256_douta_0[1]_AND_518_o1
    SLICE_X63Y55.SR      net (fanout=2)        0.089   count_256_douta_0[1]_AND_518_o
    SLICE_X63Y55.CLK     Tremck      (-Th)    -0.075   temp_1_LDC
                                                       temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (0.253ns logic, 1.996ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

Paths for end point temp_1_LDC (SLICE_X63Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.163ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_1_LDC (LATCH)
  Data Path Delay:      1.163ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO1   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X60Y55.D3      net (fanout=2)        0.532   douta_0<1>
    SLICE_X60Y55.D       Tilo                  0.034   temp_75_C_75
                                                       count_256_douta_0[1]_AND_517_o1
    SLICE_X63Y55.CLK     net (fanout=2)        0.143   count_256_douta_0[1]_AND_517_o
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (0.488ns logic, 0.675ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------

Paths for end point temp_1_LDC (SLICE_X63Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.182ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_1_LDC (LATCH)
  Data Path Delay:      2.182ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X60Y55.D4      net (fanout=265)      1.907   count_256
    SLICE_X60Y55.D       Tilo                  0.034   temp_75_C_75
                                                       count_256_douta_0[1]_AND_517_o1
    SLICE_X63Y55.CLK     net (fanout=2)        0.143   count_256_douta_0[1]_AND_517_o
    -------------------------------------------------  ---------------------------
    Total                                      2.182ns (0.132ns logic, 2.050ns route)
                                                       (6.0% logic, 94.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_temp_0_LDC = MAXDELAY TO TIMEGRP "TO_temp_0_LDC" 
TS_clkDiv_2_clkout1         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.812ns.
--------------------------------------------------------------------------------

Paths for end point temp_0_LDC (SLICE_X56Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_256 (FF)
  Destination:          temp_0_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.812ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[0]_AND_519_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y52.B1      net (fanout=265)      3.328   count_256
    SLICE_X46Y52.BMUX    Tilo                  0.205   temp_7_C_7
                                                       count_256_douta_0[0]_AND_520_o1
    SLICE_X56Y52.SR      net (fanout=2)        0.688   count_256_douta_0[0]_AND_520_o
    SLICE_X56Y52.CLK     Trck                  0.254   temp_0_LDC
                                                       temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (0.796ns logic, 4.016ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_0_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[0]_AND_519_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO0   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y52.B2      net (fanout=2)        1.277   douta_0<0>
    SLICE_X46Y52.BMUX    Tilo                  0.205   temp_7_C_7
                                                       count_256_douta_0[0]_AND_520_o1
    SLICE_X56Y52.SR      net (fanout=2)        0.688   count_256_douta_0[0]_AND_520_o
    SLICE_X56Y52.CLK     Trck                  0.254   temp_0_LDC
                                                       temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (2.532ns logic, 1.965ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point temp_0_LDC (SLICE_X56Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.556ns (requirement - data path)
  Source:               count_256 (FF)
  Destination:          temp_0_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: count_256 to temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.337   count_256
                                                       count_256
    SLICE_X46Y52.B1      net (fanout=265)      3.328   count_256
    SLICE_X46Y52.B       Tilo                  0.068   temp_7_C_7
                                                       count_256_douta_0[0]_AND_519_o1
    SLICE_X56Y52.CLK     net (fanout=2)        0.711   count_256_douta_0[0]_AND_519_o
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (0.405ns logic, 4.039ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.871ns (requirement - data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_0_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.129ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO0   Trcko_DO              2.073   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y52.B2      net (fanout=2)        1.277   douta_0<0>
    SLICE_X46Y52.B       Tilo                  0.068   temp_7_C_7
                                                       count_256_douta_0[0]_AND_519_o1
    SLICE_X56Y52.CLK     net (fanout=2)        0.711   count_256_douta_0[0]_AND_519_o
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (2.141ns logic, 1.988ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_temp_0_LDC = MAXDELAY TO TIMEGRP "TO_temp_0_LDC" TS_clkDiv_2_clkout1         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point temp_0_LDC (SLICE_X56Y52.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.465ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[0]_AND_519_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO0   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y52.B2      net (fanout=2)        0.578   douta_0<0>
    SLICE_X46Y52.BMUX    Tilo                  0.079   temp_7_C_7
                                                       count_256_douta_0[0]_AND_520_o1
    SLICE_X56Y52.SR      net (fanout=2)        0.300   count_256_douta_0[0]_AND_520_o
    SLICE_X56Y52.CLK     Tremck      (-Th)    -0.054   temp_0_LDC
                                                       temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.465ns (0.587ns logic, 0.878ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.219ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_256 (FF)
  Destination:          temp_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.219ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    count_256_douta_0[0]_AND_519_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y52.B1      net (fanout=265)      1.688   count_256
    SLICE_X46Y52.BMUX    Tilo                  0.079   temp_7_C_7
                                                       count_256_douta_0[0]_AND_520_o1
    SLICE_X56Y52.SR      net (fanout=2)        0.300   count_256_douta_0[0]_AND_520_o
    SLICE_X56Y52.CLK     Tremck      (-Th)    -0.054   temp_0_LDC
                                                       temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (0.231ns logic, 1.988ns route)
                                                       (10.4% logic, 89.6% route)
--------------------------------------------------------------------------------

Paths for end point temp_0_LDC (SLICE_X56Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.384ns (data path)
  Source:               bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          temp_0_LDC (LATCH)
  Data Path Delay:      1.384ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO0   Trcko_DO              0.454   bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X46Y52.B2      net (fanout=2)        0.578   douta_0<0>
    SLICE_X46Y52.B       Tilo                  0.034   temp_7_C_7
                                                       count_256_douta_0[0]_AND_519_o1
    SLICE_X56Y52.CLK     net (fanout=2)        0.318   count_256_douta_0[0]_AND_519_o
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.488ns logic, 0.896ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

Paths for end point temp_0_LDC (SLICE_X56Y52.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.138ns (data path)
  Source:               count_256 (FF)
  Destination:          temp_0_LDC (LATCH)
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: count_256 to temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y0.AQ        Tcko                  0.098   count_256
                                                       count_256
    SLICE_X46Y52.B1      net (fanout=265)      1.688   count_256
    SLICE_X46Y52.B       Tilo                  0.034   temp_7_C_7
                                                       count_256_douta_0[0]_AND_519_o1
    SLICE_X56Y52.CLK     net (fanout=2)        0.318   count_256_douta_0[0]_AND_519_o
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.132ns logic, 2.006ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_sr_2sr_temp_0_LDC = MAXDELAY TO TIMEGRP 
"TO_sr_2sr_temp_0_LDC"         TS_clkDiv_2_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.160ns.
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_0_LDC (SLICE_X60Y52.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_0_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[0]_AND_7_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y23.DOADO0  Trcko_DOA             2.073   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X51Y54.D4      net (fanout=8)        2.056   dout_buff_0<0>
    SLICE_X51Y54.D       Tilo                  0.068   ila/U0/iTRIG_IN<51>
                                                       sr_2/rst_sr_in[0]_AND_8_o1
    SLICE_X60Y52.SR      net (fanout=2)        0.709   sr_2/rst_sr_in[0]_AND_8_o
    SLICE_X60Y52.CLK     Trck                  0.254   sr_2/sr_temp_0_LDC
                                                       sr_2/sr_temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.160ns (2.395ns logic, 2.765ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_0_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[0]_AND_7_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO0     Trcko_DOA             2.073   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X51Y54.D5      net (fanout=8)        1.579   dout_buff_1<0>
    SLICE_X51Y54.D       Tilo                  0.068   ila/U0/iTRIG_IN<51>
                                                       sr_2/rst_sr_in[0]_AND_8_o1
    SLICE_X60Y52.SR      net (fanout=2)        0.709   sr_2/rst_sr_in[0]_AND_8_o
    SLICE_X60Y52.CLK     Trck                  0.254   sr_2/sr_temp_0_LDC
                                                       sr_2/sr_temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (2.395ns logic, 2.288ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    36.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_0_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[0]_AND_7_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cycle to sr_2/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.381   cycle
                                                       cycle
    SLICE_X51Y54.D3      net (fanout=10)       1.981   cycle
    SLICE_X51Y54.D       Tilo                  0.068   ila/U0/iTRIG_IN<51>
                                                       sr_2/rst_sr_in[0]_AND_8_o1
    SLICE_X60Y52.SR      net (fanout=2)        0.709   sr_2/rst_sr_in[0]_AND_8_o
    SLICE_X60Y52.CLK     Trck                  0.254   sr_2/sr_temp_0_LDC
                                                       sr_2/sr_temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (0.703ns logic, 2.690ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_0_LDC (SLICE_X60Y52.CLK), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.933ns (requirement - data path)
  Source:               buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_0_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y23.DOADO0  Trcko_DOA             2.073   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X51Y54.D4      net (fanout=8)        2.056   dout_buff_0<0>
    SLICE_X51Y54.DMUX    Tilo                  0.186   ila/U0/iTRIG_IN<51>
                                                       sr_2/rst_sr_in[0]_AND_7_o1
    SLICE_X60Y52.CLK     net (fanout=2)        0.752   sr_2/rst_sr_in[0]_AND_7_o
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (2.259ns logic, 2.808ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.405ns (requirement - data path)
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_0_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.595ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO0     Trcko_DOA             2.073   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X51Y54.D5      net (fanout=8)        1.579   dout_buff_1<0>
    SLICE_X51Y54.DMUX    Tilo                  0.191   ila/U0/iTRIG_IN<51>
                                                       sr_2/rst_sr_in[0]_AND_7_o1
    SLICE_X60Y52.CLK     net (fanout=2)        0.752   sr_2/rst_sr_in[0]_AND_7_o
    -------------------------------------------------  ---------------------------
    Total                                      4.595ns (2.264ns logic, 2.331ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  36.705ns (requirement - data path)
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_0_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cycle to sr_2/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.381   cycle
                                                       cycle
    SLICE_X51Y54.D3      net (fanout=10)       1.981   cycle
    SLICE_X51Y54.DMUX    Tilo                  0.181   ila/U0/iTRIG_IN<51>
                                                       sr_2/rst_sr_in[0]_AND_7_o1
    SLICE_X60Y52.CLK     net (fanout=2)        0.752   sr_2/rst_sr_in[0]_AND_7_o
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (0.562ns logic, 2.733ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_sr_2sr_temp_0_LDC = MAXDELAY TO TIMEGRP "TO_sr_2sr_temp_0_LDC"         TS_clkDiv_2_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_0_LDC (SLICE_X60Y52.SR), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.575ns (data path)
  Source:               clk_in (PAD)
  Destination:          sr_2/sr_temp_0_LDC (LATCH)
  Data Path Delay:      0.575ns (Levels of Logic = 4)
  Destination Clock:    sr_2/rst_sr_in[0]_AND_7_o falling

  Minimum Data Path at Fast Process Corner: clk_in to sr_2/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.316   clk_in
                                                       clk_in
                                                       clkDiv_2/clkin1_buf
    MMCM_ADV_X0Y4.CLKIN1 net (fanout=1)        0.770   clkDiv_2/clkin1
    MMCM_ADV_X0Y4.CLKOUT1Tmmcmcko_CLKOUT      -2.259   clkDiv_2/mmcm_adv_inst
                                                       clkDiv_2/mmcm_adv_inst
    BUFGCTRL_X0Y2.I0     net (fanout=1)        0.358   clkDiv_2/clkout1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.033   clkDiv_2/clkout2_buf
                                                       clkDiv_2/clkout2_buf
    SLICE_X51Y54.D1      net (fanout=558)      0.961   clk_4
    SLICE_X51Y54.D       Tilo                  0.034   ila/U0/iTRIG_IN<51>
                                                       sr_2/rst_sr_in[0]_AND_8_o1
    SLICE_X60Y52.SR      net (fanout=2)        0.308   sr_2/rst_sr_in[0]_AND_8_o
    SLICE_X60Y52.CLK     Tremck      (-Th)    -0.054   sr_2/sr_temp_0_LDC
                                                       sr_2/sr_temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (-1.822ns logic, 2.397ns route)
--------------------------------------------------------------------------------
Slack (hold path):      1.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.502ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[0]_AND_7_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cycle to sr_2/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.115   cycle
                                                       cycle
    SLICE_X51Y54.D3      net (fanout=10)       0.991   cycle
    SLICE_X51Y54.D       Tilo                  0.034   ila/U0/iTRIG_IN<51>
                                                       sr_2/rst_sr_in[0]_AND_8_o1
    SLICE_X60Y52.SR      net (fanout=2)        0.308   sr_2/rst_sr_in[0]_AND_8_o
    SLICE_X60Y52.CLK     Tremck      (-Th)    -0.054   sr_2/sr_temp_0_LDC
                                                       sr_2/sr_temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (0.203ns logic, 1.299ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.633ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[0]_AND_7_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO0     Trcko_DOA             0.454   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X51Y54.D5      net (fanout=8)        0.783   dout_buff_1<0>
    SLICE_X51Y54.D       Tilo                  0.034   ila/U0/iTRIG_IN<51>
                                                       sr_2/rst_sr_in[0]_AND_8_o1
    SLICE_X60Y52.SR      net (fanout=2)        0.308   sr_2/rst_sr_in[0]_AND_8_o
    SLICE_X60Y52.CLK     Tremck      (-Th)    -0.054   sr_2/sr_temp_0_LDC
                                                       sr_2/sr_temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.633ns (0.542ns logic, 1.091ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_0_LDC (SLICE_X60Y52.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.599ns (data path)
  Source:               clk_in (PAD)
  Destination:          sr_2/sr_temp_0_LDC (LATCH)
  Data Path Delay:      0.599ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk_in to sr_2/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.316   clk_in
                                                       clk_in
                                                       clkDiv_2/clkin1_buf
    MMCM_ADV_X0Y4.CLKIN1 net (fanout=1)        0.770   clkDiv_2/clkin1
    MMCM_ADV_X0Y4.CLKOUT1Tmmcmcko_CLKOUT      -2.259   clkDiv_2/mmcm_adv_inst
                                                       clkDiv_2/mmcm_adv_inst
    BUFGCTRL_X0Y2.I0     net (fanout=1)        0.358   clkDiv_2/clkout1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.033   clkDiv_2/clkout2_buf
                                                       clkDiv_2/clkout2_buf
    SLICE_X51Y54.D1      net (fanout=558)      0.961   clk_4
    SLICE_X51Y54.DMUX    Tilo                  0.074   ila/U0/iTRIG_IN<51>
                                                       sr_2/rst_sr_in[0]_AND_7_o1
    SLICE_X60Y52.CLK     net (fanout=2)        0.346   sr_2/rst_sr_in[0]_AND_7_o
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (-1.836ns logic, 2.435ns route)
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_0_LDC (SLICE_X60Y52.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.530ns (data path)
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_0_LDC (LATCH)
  Data Path Delay:      1.530ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: cycle to sr_2/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.115   cycle
                                                       cycle
    SLICE_X51Y54.D3      net (fanout=10)       0.991   cycle
    SLICE_X51Y54.DMUX    Tilo                  0.078   ila/U0/iTRIG_IN<51>
                                                       sr_2/rst_sr_in[0]_AND_7_o1
    SLICE_X60Y52.CLK     net (fanout=2)        0.346   sr_2/rst_sr_in[0]_AND_7_o
    -------------------------------------------------  ---------------------------
    Total                                      1.530ns (0.193ns logic, 1.337ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_0_LDC (SLICE_X60Y52.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.661ns (data path)
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_0_LDC (LATCH)
  Data Path Delay:      1.661ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO0     Trcko_DOA             0.454   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X51Y54.D5      net (fanout=8)        0.783   dout_buff_1<0>
    SLICE_X51Y54.DMUX    Tilo                  0.078   ila/U0/iTRIG_IN<51>
                                                       sr_2/rst_sr_in[0]_AND_7_o1
    SLICE_X60Y52.CLK     net (fanout=2)        0.346   sr_2/rst_sr_in[0]_AND_7_o
    -------------------------------------------------  ---------------------------
    Total                                      1.661ns (0.532ns logic, 1.129ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_sr_2sr_temp_1_LDC = MAXDELAY TO TIMEGRP 
"TO_sr_2sr_temp_1_LDC"         TS_clkDiv_2_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.076ns.
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_1_LDC (SLICE_X58Y52.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_1_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[1]_AND_5_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO8     Trcko_DOA             2.073   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X58Y52.D5      net (fanout=8)        2.396   dout_buff_1<1>
    SLICE_X58Y52.D       Tilo                  0.068   sr_2/sr_temp_1_LDC
                                                       sr_2/rst_sr_in[1]_AND_6_o1
    SLICE_X58Y52.SR      net (fanout=2)        0.242   sr_2/rst_sr_in[1]_AND_6_o
    SLICE_X58Y52.CLK     Trck                  0.297   sr_2/sr_temp_1_LDC
                                                       sr_2/sr_temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.076ns (2.438ns logic, 2.638ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_1_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[1]_AND_5_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y23.DOADO8  Trcko_DOA             2.073   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X58Y52.D2      net (fanout=8)        1.951   dout_buff_0<1>
    SLICE_X58Y52.D       Tilo                  0.068   sr_2/sr_temp_1_LDC
                                                       sr_2/rst_sr_in[1]_AND_6_o1
    SLICE_X58Y52.SR      net (fanout=2)        0.242   sr_2/rst_sr_in[1]_AND_6_o
    SLICE_X58Y52.CLK     Trck                  0.297   sr_2/sr_temp_1_LDC
                                                       sr_2/sr_temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (2.438ns logic, 2.193ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    37.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_1_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      2.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[1]_AND_5_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cycle to sr_2/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.381   cycle
                                                       cycle
    SLICE_X58Y52.D4      net (fanout=10)       1.588   cycle
    SLICE_X58Y52.D       Tilo                  0.068   sr_2/sr_temp_1_LDC
                                                       sr_2/rst_sr_in[1]_AND_6_o1
    SLICE_X58Y52.SR      net (fanout=2)        0.242   sr_2/rst_sr_in[1]_AND_6_o
    SLICE_X58Y52.CLK     Trck                  0.297   sr_2/sr_temp_1_LDC
                                                       sr_2/sr_temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (0.746ns logic, 1.830ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_1_LDC (SLICE_X58Y52.CLK), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.975ns (requirement - data path)
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_1_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.025ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO8     Trcko_DOA             2.073   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X58Y52.D5      net (fanout=8)        2.396   dout_buff_1<1>
    SLICE_X58Y52.DMUX    Tilo                  0.191   sr_2/sr_temp_1_LDC
                                                       sr_2/rst_sr_in[1]_AND_5_o1
    SLICE_X58Y52.CLK     net (fanout=2)        0.365   sr_2/rst_sr_in[1]_AND_5_o
    -------------------------------------------------  ---------------------------
    Total                                      5.025ns (2.264ns logic, 2.761ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.420ns (requirement - data path)
  Source:               buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_1_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y23.DOADO8  Trcko_DOA             2.073   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X58Y52.D2      net (fanout=8)        1.951   dout_buff_0<1>
    SLICE_X58Y52.DMUX    Tilo                  0.191   sr_2/sr_temp_1_LDC
                                                       sr_2/rst_sr_in[1]_AND_5_o1
    SLICE_X58Y52.CLK     net (fanout=2)        0.365   sr_2/rst_sr_in[1]_AND_5_o
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (2.264ns logic, 2.316ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  37.480ns (requirement - data path)
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_1_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      2.520ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cycle to sr_2/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.381   cycle
                                                       cycle
    SLICE_X58Y52.D4      net (fanout=10)       1.588   cycle
    SLICE_X58Y52.DMUX    Tilo                  0.186   sr_2/sr_temp_1_LDC
                                                       sr_2/rst_sr_in[1]_AND_5_o1
    SLICE_X58Y52.CLK     net (fanout=2)        0.365   sr_2/rst_sr_in[1]_AND_5_o
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (0.567ns logic, 1.953ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_sr_2sr_temp_1_LDC = MAXDELAY TO TIMEGRP "TO_sr_2sr_temp_1_LDC"         TS_clkDiv_2_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_1_LDC (SLICE_X58Y52.SR), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.415ns (data path)
  Source:               clk_in (PAD)
  Destination:          sr_2/sr_temp_1_LDC (LATCH)
  Data Path Delay:      0.415ns (Levels of Logic = 4)
  Destination Clock:    sr_2/rst_sr_in[1]_AND_5_o falling

  Minimum Data Path at Fast Process Corner: clk_in to sr_2/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.316   clk_in
                                                       clk_in
                                                       clkDiv_2/clkin1_buf
    MMCM_ADV_X0Y4.CLKIN1 net (fanout=1)        0.770   clkDiv_2/clkin1
    MMCM_ADV_X0Y4.CLKOUT1Tmmcmcko_CLKOUT      -2.259   clkDiv_2/mmcm_adv_inst
                                                       clkDiv_2/mmcm_adv_inst
    BUFGCTRL_X0Y2.I0     net (fanout=1)        0.358   clkDiv_2/clkout1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.033   clkDiv_2/clkout2_buf
                                                       clkDiv_2/clkout2_buf
    SLICE_X58Y52.D3      net (fanout=558)      0.995   clk_4
    SLICE_X58Y52.D       Tilo                  0.034   sr_2/sr_temp_1_LDC
                                                       sr_2/rst_sr_in[1]_AND_6_o1
    SLICE_X58Y52.SR      net (fanout=2)        0.093   sr_2/rst_sr_in[1]_AND_6_o
    SLICE_X58Y52.CLK     Tremck      (-Th)    -0.075   sr_2/sr_temp_1_LDC
                                                       sr_2/sr_temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (-1.801ns logic, 2.216ns route)
--------------------------------------------------------------------------------
Slack (hold path):      1.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.125ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[1]_AND_5_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cycle to sr_2/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.115   cycle
                                                       cycle
    SLICE_X58Y52.D4      net (fanout=10)       0.808   cycle
    SLICE_X58Y52.D       Tilo                  0.034   sr_2/sr_temp_1_LDC
                                                       sr_2/rst_sr_in[1]_AND_6_o1
    SLICE_X58Y52.SR      net (fanout=2)        0.093   sr_2/rst_sr_in[1]_AND_6_o
    SLICE_X58Y52.CLK     Tremck      (-Th)    -0.075   sr_2/sr_temp_1_LDC
                                                       sr_2/sr_temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.125ns (0.224ns logic, 0.901ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.645ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[1]_AND_5_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y23.DOADO8  Trcko_DOA             0.454   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X58Y52.D2      net (fanout=8)        0.989   dout_buff_0<1>
    SLICE_X58Y52.D       Tilo                  0.034   sr_2/sr_temp_1_LDC
                                                       sr_2/rst_sr_in[1]_AND_6_o1
    SLICE_X58Y52.SR      net (fanout=2)        0.093   sr_2/rst_sr_in[1]_AND_6_o
    SLICE_X58Y52.CLK     Tremck      (-Th)    -0.075   sr_2/sr_temp_1_LDC
                                                       sr_2/sr_temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (0.563ns logic, 1.082ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_1_LDC (SLICE_X58Y52.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.439ns (data path)
  Source:               clk_in (PAD)
  Destination:          sr_2/sr_temp_1_LDC (LATCH)
  Data Path Delay:      0.439ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk_in to sr_2/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.316   clk_in
                                                       clk_in
                                                       clkDiv_2/clkin1_buf
    MMCM_ADV_X0Y4.CLKIN1 net (fanout=1)        0.770   clkDiv_2/clkin1
    MMCM_ADV_X0Y4.CLKOUT1Tmmcmcko_CLKOUT      -2.259   clkDiv_2/mmcm_adv_inst
                                                       clkDiv_2/mmcm_adv_inst
    BUFGCTRL_X0Y2.I0     net (fanout=1)        0.358   clkDiv_2/clkout1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.033   clkDiv_2/clkout2_buf
                                                       clkDiv_2/clkout2_buf
    SLICE_X58Y52.D3      net (fanout=558)      0.995   clk_4
    SLICE_X58Y52.DMUX    Tilo                  0.078   sr_2/sr_temp_1_LDC
                                                       sr_2/rst_sr_in[1]_AND_5_o1
    SLICE_X58Y52.CLK     net (fanout=2)        0.148   sr_2/rst_sr_in[1]_AND_5_o
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (-1.832ns logic, 2.271ns route)
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_1_LDC (SLICE_X58Y52.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.149ns (data path)
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_1_LDC (LATCH)
  Data Path Delay:      1.149ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: cycle to sr_2/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.115   cycle
                                                       cycle
    SLICE_X58Y52.D4      net (fanout=10)       0.808   cycle
    SLICE_X58Y52.DMUX    Tilo                  0.078   sr_2/sr_temp_1_LDC
                                                       sr_2/rst_sr_in[1]_AND_5_o1
    SLICE_X58Y52.CLK     net (fanout=2)        0.148   sr_2/rst_sr_in[1]_AND_5_o
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.193ns logic, 0.956ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_1_LDC (SLICE_X58Y52.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.665ns (data path)
  Source:               buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_1_LDC (LATCH)
  Data Path Delay:      1.665ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y23.DOADO8  Trcko_DOA             0.454   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X58Y52.D2      net (fanout=8)        0.989   dout_buff_0<1>
    SLICE_X58Y52.DMUX    Tilo                  0.074   sr_2/sr_temp_1_LDC
                                                       sr_2/rst_sr_in[1]_AND_5_o1
    SLICE_X58Y52.CLK     net (fanout=2)        0.148   sr_2/rst_sr_in[1]_AND_5_o
    -------------------------------------------------  ---------------------------
    Total                                      1.665ns (0.528ns logic, 1.137ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_sr_2sr_temp_2_LDC = MAXDELAY TO TIMEGRP 
"TO_sr_2sr_temp_2_LDC"         TS_clkDiv_2_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.887ns.
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_2_LDC (SLICE_X64Y54.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    35.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_2_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.887ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[2]_AND_3_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y23.DOBDO0  Trcko_DOB             2.073   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X62Y54.D2      net (fanout=8)        1.987   dout_buff_0<2>
    SLICE_X62Y54.D       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[2]_AND_4_o1
    SLICE_X64Y54.SR      net (fanout=2)        0.505   sr_2/rst_sr_in[2]_AND_4_o
    SLICE_X64Y54.CLK     Trck                  0.254   sr_2/sr_temp_2_LDC
                                                       sr_2/sr_temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (2.395ns logic, 2.492ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    35.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_2_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[2]_AND_3_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO16    Trcko_DOB             2.073   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X62Y54.D5      net (fanout=8)        1.926   dout_buff_1<2>
    SLICE_X62Y54.D       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[2]_AND_4_o1
    SLICE_X64Y54.SR      net (fanout=2)        0.505   sr_2/rst_sr_in[2]_AND_4_o
    SLICE_X64Y54.CLK     Trck                  0.254   sr_2/sr_temp_2_LDC
                                                       sr_2/sr_temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (2.395ns logic, 2.431ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    37.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_2_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      2.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[2]_AND_3_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cycle to sr_2/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.381   cycle
                                                       cycle
    SLICE_X62Y54.D4      net (fanout=10)       1.326   cycle
    SLICE_X62Y54.D       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[2]_AND_4_o1
    SLICE_X64Y54.SR      net (fanout=2)        0.505   sr_2/rst_sr_in[2]_AND_4_o
    SLICE_X64Y54.CLK     Trck                  0.254   sr_2/sr_temp_2_LDC
                                                       sr_2/sr_temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.703ns logic, 1.831ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_2_LDC (SLICE_X64Y54.CLK), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  35.250ns (requirement - data path)
  Source:               buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_2_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.750ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y23.DOBDO0  Trcko_DOB             2.073   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X62Y54.D2      net (fanout=8)        1.987   dout_buff_0<2>
    SLICE_X62Y54.DMUX    Tilo                  0.191   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[2]_AND_3_o1
    SLICE_X64Y54.CLK     net (fanout=2)        0.499   sr_2/rst_sr_in[2]_AND_3_o
    -------------------------------------------------  ---------------------------
    Total                                      4.750ns (2.264ns logic, 2.486ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.311ns (requirement - data path)
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_2_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.689ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO16    Trcko_DOB             2.073   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X62Y54.D5      net (fanout=8)        1.926   dout_buff_1<2>
    SLICE_X62Y54.DMUX    Tilo                  0.191   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[2]_AND_3_o1
    SLICE_X64Y54.CLK     net (fanout=2)        0.499   sr_2/rst_sr_in[2]_AND_3_o
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (2.264ns logic, 2.425ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  37.608ns (requirement - data path)
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_2_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      2.392ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cycle to sr_2/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.381   cycle
                                                       cycle
    SLICE_X62Y54.D4      net (fanout=10)       1.326   cycle
    SLICE_X62Y54.DMUX    Tilo                  0.186   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[2]_AND_3_o1
    SLICE_X64Y54.CLK     net (fanout=2)        0.499   sr_2/rst_sr_in[2]_AND_3_o
    -------------------------------------------------  ---------------------------
    Total                                      2.392ns (0.567ns logic, 1.825ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_sr_2sr_temp_2_LDC = MAXDELAY TO TIMEGRP "TO_sr_2sr_temp_2_LDC"         TS_clkDiv_2_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_2_LDC (SLICE_X64Y54.SR), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.570ns (data path)
  Source:               clk_in (PAD)
  Destination:          sr_2/sr_temp_2_LDC (LATCH)
  Data Path Delay:      0.570ns (Levels of Logic = 4)
  Destination Clock:    sr_2/rst_sr_in[2]_AND_3_o falling

  Minimum Data Path at Fast Process Corner: clk_in to sr_2/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.316   clk_in
                                                       clk_in
                                                       clkDiv_2/clkin1_buf
    MMCM_ADV_X0Y4.CLKIN1 net (fanout=1)        0.770   clkDiv_2/clkin1
    MMCM_ADV_X0Y4.CLKOUT1Tmmcmcko_CLKOUT      -2.259   clkDiv_2/mmcm_adv_inst
                                                       clkDiv_2/mmcm_adv_inst
    BUFGCTRL_X0Y2.I0     net (fanout=1)        0.358   clkDiv_2/clkout1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.033   clkDiv_2/clkout2_buf
                                                       clkDiv_2/clkout2_buf
    SLICE_X62Y54.D1      net (fanout=558)      0.990   clk_4
    SLICE_X62Y54.D       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[2]_AND_4_o1
    SLICE_X64Y54.SR      net (fanout=2)        0.274   sr_2/rst_sr_in[2]_AND_4_o
    SLICE_X64Y54.CLK     Tremck      (-Th)    -0.054   sr_2/sr_temp_2_LDC
                                                       sr_2/sr_temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (-1.822ns logic, 2.392ns route)
--------------------------------------------------------------------------------
Slack (hold path):      1.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.179ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[2]_AND_3_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cycle to sr_2/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.115   cycle
                                                       cycle
    SLICE_X62Y54.D4      net (fanout=10)       0.702   cycle
    SLICE_X62Y54.D       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[2]_AND_4_o1
    SLICE_X64Y54.SR      net (fanout=2)        0.274   sr_2/rst_sr_in[2]_AND_4_o
    SLICE_X64Y54.CLK     Tremck      (-Th)    -0.054   sr_2/sr_temp_2_LDC
                                                       sr_2/sr_temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.179ns (0.203ns logic, 0.976ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[2]_AND_3_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO16    Trcko_DOB             0.454   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X62Y54.D5      net (fanout=8)        0.959   dout_buff_1<2>
    SLICE_X62Y54.D       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[2]_AND_4_o1
    SLICE_X64Y54.SR      net (fanout=2)        0.274   sr_2/rst_sr_in[2]_AND_4_o
    SLICE_X64Y54.CLK     Tremck      (-Th)    -0.054   sr_2/sr_temp_2_LDC
                                                       sr_2/sr_temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.542ns logic, 1.233ns route)
                                                       (30.5% logic, 69.5% route)
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_2_LDC (SLICE_X64Y54.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.562ns (data path)
  Source:               clk_in (PAD)
  Destination:          sr_2/sr_temp_2_LDC (LATCH)
  Data Path Delay:      0.562ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk_in to sr_2/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.316   clk_in
                                                       clk_in
                                                       clkDiv_2/clkin1_buf
    MMCM_ADV_X0Y4.CLKIN1 net (fanout=1)        0.770   clkDiv_2/clkin1
    MMCM_ADV_X0Y4.CLKOUT1Tmmcmcko_CLKOUT      -2.259   clkDiv_2/mmcm_adv_inst
                                                       clkDiv_2/mmcm_adv_inst
    BUFGCTRL_X0Y2.I0     net (fanout=1)        0.358   clkDiv_2/clkout1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.033   clkDiv_2/clkout2_buf
                                                       clkDiv_2/clkout2_buf
    SLICE_X62Y54.D1      net (fanout=558)      0.990   clk_4
    SLICE_X62Y54.DMUX    Tilo                  0.074   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[2]_AND_3_o1
    SLICE_X64Y54.CLK     net (fanout=2)        0.280   sr_2/rst_sr_in[2]_AND_3_o
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (-1.836ns logic, 2.398ns route)
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_2_LDC (SLICE_X64Y54.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.175ns (data path)
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_2_LDC (LATCH)
  Data Path Delay:      1.175ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: cycle to sr_2/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.115   cycle
                                                       cycle
    SLICE_X62Y54.D4      net (fanout=10)       0.702   cycle
    SLICE_X62Y54.DMUX    Tilo                  0.078   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[2]_AND_3_o1
    SLICE_X64Y54.CLK     net (fanout=2)        0.280   sr_2/rst_sr_in[2]_AND_3_o
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.193ns logic, 0.982ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_2_LDC (SLICE_X64Y54.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.771ns (data path)
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_2_LDC (LATCH)
  Data Path Delay:      1.771ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO16    Trcko_DOB             0.454   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X62Y54.D5      net (fanout=8)        0.959   dout_buff_1<2>
    SLICE_X62Y54.DMUX    Tilo                  0.078   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[2]_AND_3_o1
    SLICE_X64Y54.CLK     net (fanout=2)        0.280   sr_2/rst_sr_in[2]_AND_3_o
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (0.532ns logic, 1.239ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_sr_2sr_temp_3_LDC = MAXDELAY TO TIMEGRP 
"TO_sr_2sr_temp_3_LDC"         TS_clkDiv_2_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.265ns.
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_3_LDC (SLICE_X68Y53.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    34.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_3_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[3]_AND_1_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y23.DOBDO8  Trcko_DOB             2.073   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X62Y54.A4      net (fanout=8)        2.135   dout_buff_0<3>
    SLICE_X62Y54.A       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[3]_AND_2_o1
    SLICE_X68Y53.SR      net (fanout=2)        0.735   sr_2/rst_sr_in[3]_AND_2_o
    SLICE_X68Y53.CLK     Trck                  0.254   sr_2/sr_temp_3_LDC
                                                       sr_2/sr_temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.265ns (2.395ns logic, 2.870ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    34.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_3_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.011ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[3]_AND_1_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO24    Trcko_DOB             2.073   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X62Y54.A5      net (fanout=8)        1.881   dout_buff_1<3>
    SLICE_X62Y54.A       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[3]_AND_2_o1
    SLICE_X68Y53.SR      net (fanout=2)        0.735   sr_2/rst_sr_in[3]_AND_2_o
    SLICE_X68Y53.CLK     Trck                  0.254   sr_2/sr_temp_3_LDC
                                                       sr_2/sr_temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (2.395ns logic, 2.616ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    37.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_3_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      2.965ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[3]_AND_1_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cycle to sr_2/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.381   cycle
                                                       cycle
    SLICE_X62Y54.A3      net (fanout=10)       1.527   cycle
    SLICE_X62Y54.A       Tilo                  0.068   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[3]_AND_2_o1
    SLICE_X68Y53.SR      net (fanout=2)        0.735   sr_2/rst_sr_in[3]_AND_2_o
    SLICE_X68Y53.CLK     Trck                  0.254   sr_2/sr_temp_3_LDC
                                                       sr_2/sr_temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.965ns (0.703ns logic, 2.262ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_3_LDC (SLICE_X68Y53.CLK), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  34.907ns (requirement - data path)
  Source:               buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_3_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      5.093ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y23.DOBDO8  Trcko_DOB             2.073   buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X62Y54.A4      net (fanout=8)        2.135   dout_buff_0<3>
    SLICE_X62Y54.AMUX    Tilo                  0.186   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[3]_AND_1_o1
    SLICE_X68Y53.CLK     net (fanout=2)        0.699   sr_2/rst_sr_in[3]_AND_1_o
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (2.259ns logic, 2.834ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  35.154ns (requirement - data path)
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_3_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      4.846ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO24    Trcko_DOB             2.073   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X62Y54.A5      net (fanout=8)        1.881   dout_buff_1<3>
    SLICE_X62Y54.AMUX    Tilo                  0.193   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[3]_AND_1_o1
    SLICE_X68Y53.CLK     net (fanout=2)        0.699   sr_2/rst_sr_in[3]_AND_1_o
    -------------------------------------------------  ---------------------------
    Total                                      4.846ns (2.266ns logic, 2.580ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  37.211ns (requirement - data path)
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_3_LDC (LATCH)
  Requirement:          40.000ns
  Data Path Delay:      2.789ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: cycle to sr_2/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.381   cycle
                                                       cycle
    SLICE_X62Y54.A3      net (fanout=10)       1.527   cycle
    SLICE_X62Y54.AMUX    Tilo                  0.182   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[3]_AND_1_o1
    SLICE_X68Y53.CLK     net (fanout=2)        0.699   sr_2/rst_sr_in[3]_AND_1_o
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (0.563ns logic, 2.226ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_sr_2sr_temp_3_LDC = MAXDELAY TO TIMEGRP "TO_sr_2sr_temp_3_LDC"         TS_clkDiv_2_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_3_LDC (SLICE_X68Y53.SR), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.664ns (data path)
  Source:               clk_in (PAD)
  Destination:          sr_2/sr_temp_3_LDC (LATCH)
  Data Path Delay:      0.664ns (Levels of Logic = 4)
  Destination Clock:    sr_2/rst_sr_in[3]_AND_1_o falling

  Minimum Data Path at Fast Process Corner: clk_in to sr_2/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.316   clk_in
                                                       clk_in
                                                       clkDiv_2/clkin1_buf
    MMCM_ADV_X0Y4.CLKIN1 net (fanout=1)        0.770   clkDiv_2/clkin1
    MMCM_ADV_X0Y4.CLKOUT1Tmmcmcko_CLKOUT      -2.259   clkDiv_2/mmcm_adv_inst
                                                       clkDiv_2/mmcm_adv_inst
    BUFGCTRL_X0Y2.I0     net (fanout=1)        0.358   clkDiv_2/clkout1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.033   clkDiv_2/clkout2_buf
                                                       clkDiv_2/clkout2_buf
    SLICE_X62Y54.A1      net (fanout=558)      0.994   clk_4
    SLICE_X62Y54.A       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[3]_AND_2_o1
    SLICE_X68Y53.SR      net (fanout=2)        0.364   sr_2/rst_sr_in[3]_AND_2_o
    SLICE_X68Y53.CLK     Tremck      (-Th)    -0.054   sr_2/sr_temp_3_LDC
                                                       sr_2/sr_temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (-1.822ns logic, 2.486ns route)
--------------------------------------------------------------------------------
Slack (hold path):      1.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.345ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[3]_AND_1_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cycle to sr_2/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.115   cycle
                                                       cycle
    SLICE_X62Y54.A3      net (fanout=10)       0.778   cycle
    SLICE_X62Y54.A       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[3]_AND_2_o1
    SLICE_X68Y53.SR      net (fanout=2)        0.364   sr_2/rst_sr_in[3]_AND_2_o
    SLICE_X68Y53.CLK     Tremck      (-Th)    -0.054   sr_2/sr_temp_3_LDC
                                                       sr_2/sr_temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (0.203ns logic, 1.142ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.893ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_4 rising at 0.000ns
  Destination Clock:    sr_2/rst_sr_in[3]_AND_1_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO24    Trcko_DOB             0.454   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X62Y54.A5      net (fanout=8)        0.987   dout_buff_1<3>
    SLICE_X62Y54.A       Tilo                  0.034   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[3]_AND_2_o1
    SLICE_X68Y53.SR      net (fanout=2)        0.364   sr_2/rst_sr_in[3]_AND_2_o
    SLICE_X68Y53.CLK     Tremck      (-Th)    -0.054   sr_2/sr_temp_3_LDC
                                                       sr_2/sr_temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (0.542ns logic, 1.351ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_3_LDC (SLICE_X68Y53.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.678ns (data path)
  Source:               clk_in (PAD)
  Destination:          sr_2/sr_temp_3_LDC (LATCH)
  Data Path Delay:      0.678ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk_in to sr_2/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.316   clk_in
                                                       clk_in
                                                       clkDiv_2/clkin1_buf
    MMCM_ADV_X0Y4.CLKIN1 net (fanout=1)        0.770   clkDiv_2/clkin1
    MMCM_ADV_X0Y4.CLKOUT1Tmmcmcko_CLKOUT      -2.259   clkDiv_2/mmcm_adv_inst
                                                       clkDiv_2/mmcm_adv_inst
    BUFGCTRL_X0Y2.I0     net (fanout=1)        0.358   clkDiv_2/clkout1
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.033   clkDiv_2/clkout2_buf
                                                       clkDiv_2/clkout2_buf
    SLICE_X62Y54.A1      net (fanout=558)      0.994   clk_4
    SLICE_X62Y54.AMUX    Tilo                  0.074   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[3]_AND_1_o1
    SLICE_X68Y53.CLK     net (fanout=2)        0.392   sr_2/rst_sr_in[3]_AND_1_o
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (-1.836ns logic, 2.514ns route)
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_3_LDC (SLICE_X68Y53.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.364ns (data path)
  Source:               cycle (FF)
  Destination:          sr_2/sr_temp_3_LDC (LATCH)
  Data Path Delay:      1.364ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: cycle to sr_2/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.AQ      Tcko                  0.115   cycle
                                                       cycle
    SLICE_X62Y54.A3      net (fanout=10)       0.778   cycle
    SLICE_X62Y54.AMUX    Tilo                  0.079   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[3]_AND_1_o1
    SLICE_X68Y53.CLK     net (fanout=2)        0.392   sr_2/rst_sr_in[3]_AND_1_o
    -------------------------------------------------  ---------------------------
    Total                                      1.364ns (0.194ns logic, 1.170ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

Paths for end point sr_2/sr_temp_3_LDC (SLICE_X68Y53.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.911ns (data path)
  Source:               buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_2/sr_temp_3_LDC (LATCH)
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Source Clock:         clk_4 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to sr_2/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y22.DO24    Trcko_DOB             0.454   buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X62Y54.A5      net (fanout=8)        0.987   dout_buff_1<3>
    SLICE_X62Y54.AMUX    Tilo                  0.078   vio/U0/I_VIO/GEN_SYNC_IN[282].SYNC_IN_CELL/fd3_out
                                                       sr_2/rst_sr_in[3]_AND_1_o1
    SLICE_X68Y53.CLK     net (fanout=2)        0.392   sr_2/rst_sr_in[3]_AND_1_o
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (0.532ns logic, 1.379ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      4.000ns|      8.702ns|            0|            0|            0|        18206|
| TS_clkDiv_2_clkout1           |     40.000ns|     27.196ns|      6.188ns|            0|            0|         2838|         1056|
|  TS_TO_temp_255_LDC           |     40.000ns|      5.337ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_254_LDC           |     40.000ns|      4.813ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_253_LDC           |     40.000ns|      5.449ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_252_LDC           |     40.000ns|      4.778ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_251_LDC           |     40.000ns|      5.477ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_250_LDC           |     40.000ns|      5.019ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_249_LDC           |     40.000ns|      5.440ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_248_LDC           |     40.000ns|      5.444ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_246_LDC           |     40.000ns|      6.135ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_247_LDC           |     40.000ns|      5.404ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_245_LDC           |     40.000ns|      6.086ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_244_LDC           |     40.000ns|      5.242ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_243_LDC           |     40.000ns|      4.732ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_242_LDC           |     40.000ns|      5.411ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_241_LDC           |     40.000ns|      5.236ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_240_LDC           |     40.000ns|      5.047ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_239_LDC           |     40.000ns|      5.386ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_238_LDC           |     40.000ns|      5.633ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_237_LDC           |     40.000ns|      5.753ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_236_LDC           |     40.000ns|      5.583ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_235_LDC           |     40.000ns|      5.833ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_234_LDC           |     40.000ns|      6.009ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_233_LDC           |     40.000ns|      5.602ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_232_LDC           |     40.000ns|      5.601ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_229_LDC           |     40.000ns|      5.558ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_231_LDC           |     40.000ns|      6.062ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_230_LDC           |     40.000ns|      5.799ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_228_LDC           |     40.000ns|      5.371ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_227_LDC           |     40.000ns|      5.477ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_226_LDC           |     40.000ns|      5.548ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_225_LDC           |     40.000ns|      5.770ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_224_LDC           |     40.000ns|      6.188ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_223_LDC           |     40.000ns|      5.989ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_220_LDC           |     40.000ns|      5.387ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_222_LDC           |     40.000ns|      5.687ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_221_LDC           |     40.000ns|      5.835ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_219_LDC           |     40.000ns|      5.084ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_218_LDC           |     40.000ns|      5.468ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_217_LDC           |     40.000ns|      5.460ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_216_LDC           |     40.000ns|      5.378ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_215_LDC           |     40.000ns|      5.112ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_214_LDC           |     40.000ns|      5.903ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_213_LDC           |     40.000ns|      4.901ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_212_LDC           |     40.000ns|      4.983ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_211_LDC           |     40.000ns|      4.818ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_210_LDC           |     40.000ns|      4.667ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_209_LDC           |     40.000ns|      5.789ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_208_LDC           |     40.000ns|      5.013ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_207_LDC           |     40.000ns|      5.087ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_206_LDC           |     40.000ns|      4.740ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_205_LDC           |     40.000ns|      5.813ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_204_LDC           |     40.000ns|      5.307ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_203_LDC           |     40.000ns|      5.519ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_202_LDC           |     40.000ns|      5.178ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_201_LDC           |     40.000ns|      5.210ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_200_LDC           |     40.000ns|      4.897ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_199_LDC           |     40.000ns|      5.557ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_198_LDC           |     40.000ns|      4.879ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_197_LDC           |     40.000ns|      5.041ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_196_LDC           |     40.000ns|      5.094ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_194_LDC           |     40.000ns|      4.969ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_195_LDC           |     40.000ns|      5.532ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_193_LDC           |     40.000ns|      5.540ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_192_LDC           |     40.000ns|      5.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_191_LDC           |     40.000ns|      5.175ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_190_LDC           |     40.000ns|      5.488ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_189_LDC           |     40.000ns|      5.234ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_188_LDC           |     40.000ns|      5.416ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_185_LDC           |     40.000ns|      5.569ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_187_LDC           |     40.000ns|      5.191ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_186_LDC           |     40.000ns|      5.580ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_184_LDC           |     40.000ns|      5.004ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_183_LDC           |     40.000ns|      5.733ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_182_LDC           |     40.000ns|      5.610ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_181_LDC           |     40.000ns|      4.898ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_180_LDC           |     40.000ns|      5.026ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_179_LDC           |     40.000ns|      5.467ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_176_LDC           |     40.000ns|      5.511ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_178_LDC           |     40.000ns|      4.906ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_177_LDC           |     40.000ns|      6.078ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_175_LDC           |     40.000ns|      5.586ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_174_LDC           |     40.000ns|      5.335ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_173_LDC           |     40.000ns|      5.090ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_172_LDC           |     40.000ns|      5.106ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_171_LDC           |     40.000ns|      4.833ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_170_LDC           |     40.000ns|      5.207ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_169_LDC           |     40.000ns|      4.927ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_168_LDC           |     40.000ns|      4.905ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_167_LDC           |     40.000ns|      4.606ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_166_LDC           |     40.000ns|      5.464ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_165_LDC           |     40.000ns|      4.862ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_164_LDC           |     40.000ns|      5.396ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_163_LDC           |     40.000ns|      4.710ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_162_LDC           |     40.000ns|      4.966ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_161_LDC           |     40.000ns|      5.195ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_160_LDC           |     40.000ns|      5.655ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_159_LDC           |     40.000ns|      4.933ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_158_LDC           |     40.000ns|      5.332ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_157_LDC           |     40.000ns|      4.580ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_156_LDC           |     40.000ns|      5.078ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_155_LDC           |     40.000ns|      5.256ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_154_LDC           |     40.000ns|      5.052ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_153_LDC           |     40.000ns|      6.047ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_152_LDC           |     40.000ns|      5.198ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_151_LDC           |     40.000ns|      5.340ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_150_LDC           |     40.000ns|      5.531ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_149_LDC           |     40.000ns|      5.125ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_148_LDC           |     40.000ns|      5.047ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_147_LDC           |     40.000ns|      5.488ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_146_LDC           |     40.000ns|      4.991ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_145_LDC           |     40.000ns|      5.843ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_144_LDC           |     40.000ns|      4.868ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_142_LDC           |     40.000ns|      4.884ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_143_LDC           |     40.000ns|      5.433ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_141_LDC           |     40.000ns|      4.974ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_140_LDC           |     40.000ns|      4.953ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_139_LDC           |     40.000ns|      5.676ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_138_LDC           |     40.000ns|      4.649ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_137_LDC           |     40.000ns|      5.578ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_136_LDC           |     40.000ns|      5.248ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_135_LDC           |     40.000ns|      5.704ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_134_LDC           |     40.000ns|      5.302ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_133_LDC           |     40.000ns|      5.326ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_132_LDC           |     40.000ns|      4.696ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_131_LDC           |     40.000ns|      4.749ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_130_LDC           |     40.000ns|      5.571ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_129_LDC           |     40.000ns|      4.787ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_128_LDC           |     40.000ns|      4.937ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_125_LDC           |     40.000ns|      4.901ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_127_LDC           |     40.000ns|      4.773ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_126_LDC           |     40.000ns|      5.259ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_124_LDC           |     40.000ns|      5.279ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_123_LDC           |     40.000ns|      4.953ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_122_LDC           |     40.000ns|      5.097ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_121_LDC           |     40.000ns|      5.020ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_120_LDC           |     40.000ns|      5.240ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_119_LDC           |     40.000ns|      4.507ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_116_LDC           |     40.000ns|      5.417ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_118_LDC           |     40.000ns|      5.056ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_117_LDC           |     40.000ns|      4.702ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_115_LDC           |     40.000ns|      4.753ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_114_LDC           |     40.000ns|      4.863ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_113_LDC           |     40.000ns|      4.643ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_112_LDC           |     40.000ns|      5.141ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_111_LDC           |     40.000ns|      4.572ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_110_LDC           |     40.000ns|      4.673ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_109_LDC           |     40.000ns|      5.193ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_108_LDC           |     40.000ns|      4.423ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_107_LDC           |     40.000ns|      4.756ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_106_LDC           |     40.000ns|      4.964ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_105_LDC           |     40.000ns|      4.215ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_104_LDC           |     40.000ns|      4.979ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_103_LDC           |     40.000ns|      4.735ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_102_LDC           |     40.000ns|      4.456ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_101_LDC           |     40.000ns|      4.577ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_100_LDC           |     40.000ns|      4.470ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_99_LDC            |     40.000ns|      4.505ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_98_LDC            |     40.000ns|      4.519ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_97_LDC            |     40.000ns|      5.405ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_96_LDC            |     40.000ns|      4.428ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_95_LDC            |     40.000ns|      4.502ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_94_LDC            |     40.000ns|      4.824ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_93_LDC            |     40.000ns|      5.069ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_92_LDC            |     40.000ns|      4.590ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_90_LDC            |     40.000ns|      5.237ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_91_LDC            |     40.000ns|      4.537ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_89_LDC            |     40.000ns|      5.317ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_88_LDC            |     40.000ns|      4.674ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_87_LDC            |     40.000ns|      4.762ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_86_LDC            |     40.000ns|      5.309ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_85_LDC            |     40.000ns|      4.806ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_84_LDC            |     40.000ns|      4.752ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_83_LDC            |     40.000ns|      4.741ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_82_LDC            |     40.000ns|      4.692ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_81_LDC            |     40.000ns|      5.068ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_80_LDC            |     40.000ns|      4.821ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_79_LDC            |     40.000ns|      4.256ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_78_LDC            |     40.000ns|      4.330ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_77_LDC            |     40.000ns|      4.106ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_76_LDC            |     40.000ns|      4.750ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_73_LDC            |     40.000ns|      4.696ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_75_LDC            |     40.000ns|      4.717ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_74_LDC            |     40.000ns|      4.510ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_72_LDC            |     40.000ns|      4.170ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_71_LDC            |     40.000ns|      4.640ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_70_LDC            |     40.000ns|      4.342ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_69_LDC            |     40.000ns|      4.667ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_68_LDC            |     40.000ns|      4.940ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_67_LDC            |     40.000ns|      4.590ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_66_LDC            |     40.000ns|      4.330ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_65_LDC            |     40.000ns|      4.676ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_64_LDC            |     40.000ns|      4.646ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_63_LDC            |     40.000ns|      4.206ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_62_LDC            |     40.000ns|      3.907ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_61_LDC            |     40.000ns|      4.173ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_60_LDC            |     40.000ns|      4.475ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_59_LDC            |     40.000ns|      4.606ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_56_LDC            |     40.000ns|      4.266ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_58_LDC            |     40.000ns|      4.869ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_57_LDC            |     40.000ns|      4.443ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_55_LDC            |     40.000ns|      4.529ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_54_LDC            |     40.000ns|      4.438ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_53_LDC            |     40.000ns|      4.170ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_52_LDC            |     40.000ns|      4.185ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_51_LDC            |     40.000ns|      4.642ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_50_LDC            |     40.000ns|      4.272ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_49_LDC            |     40.000ns|      4.633ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_48_LDC            |     40.000ns|      4.426ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_47_LDC            |     40.000ns|      4.767ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_46_LDC            |     40.000ns|      4.528ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_45_LDC            |     40.000ns|      4.364ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_44_LDC            |     40.000ns|      4.214ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_43_LDC            |     40.000ns|      4.521ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_42_LDC            |     40.000ns|      4.364ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_41_LDC            |     40.000ns|      4.326ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_40_LDC            |     40.000ns|      4.575ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_38_LDC            |     40.000ns|      4.515ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_39_LDC            |     40.000ns|      4.347ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_37_LDC            |     40.000ns|      4.342ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_36_LDC            |     40.000ns|      4.254ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_35_LDC            |     40.000ns|      4.296ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_34_LDC            |     40.000ns|      4.910ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_33_LDC            |     40.000ns|      4.561ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_32_LDC            |     40.000ns|      4.820ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_31_LDC            |     40.000ns|      4.932ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_30_LDC            |     40.000ns|      4.864ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_29_LDC            |     40.000ns|      4.509ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_28_LDC            |     40.000ns|      4.582ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_27_LDC            |     40.000ns|      4.727ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_26_LDC            |     40.000ns|      4.085ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_25_LDC            |     40.000ns|      4.781ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_24_LDC            |     40.000ns|      4.609ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_21_LDC            |     40.000ns|      5.045ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_23_LDC            |     40.000ns|      4.681ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_22_LDC            |     40.000ns|      4.259ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_20_LDC            |     40.000ns|      4.725ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_19_LDC            |     40.000ns|      4.949ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_18_LDC            |     40.000ns|      5.147ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_17_LDC            |     40.000ns|      4.752ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_16_LDC            |     40.000ns|      5.002ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_15_LDC            |     40.000ns|      4.745ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_14_LDC            |     40.000ns|      5.121ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_13_LDC            |     40.000ns|      4.552ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_12_LDC            |     40.000ns|      4.834ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_11_LDC            |     40.000ns|      5.145ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_10_LDC            |     40.000ns|      4.515ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_9_LDC             |     40.000ns|      4.640ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_8_LDC             |     40.000ns|      4.665ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_7_LDC             |     40.000ns|      4.220ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_4_LDC             |     40.000ns|      4.394ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_6_LDC             |     40.000ns|      4.707ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_5_LDC             |     40.000ns|      5.061ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_3_LDC             |     40.000ns|      4.927ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_2_LDC             |     40.000ns|      4.455ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_1_LDC             |     40.000ns|      4.760ns|          N/A|            0|            0|            4|            0|
|  TS_TO_temp_0_LDC             |     40.000ns|      4.812ns|          N/A|            0|            0|            4|            0|
|  TS_TO_sr_2sr_temp_0_LDC      |     40.000ns|      5.160ns|          N/A|            0|            0|            8|            0|
|  TS_TO_sr_2sr_temp_1_LDC      |     40.000ns|      5.076ns|          N/A|            0|            0|            8|            0|
|  TS_TO_sr_2sr_temp_2_LDC      |     40.000ns|      4.887ns|          N/A|            0|            0|            8|            0|
|  TS_TO_sr_2sr_temp_3_LDC      |     40.000ns|      5.265ns|          N/A|            0|            0|            8|            0|
| TS_clkDiv_2_clkout0           |     10.000ns|      8.702ns|          N/A|            0|            0|        14308|            0|
| TS_clkDiv_2_clkout2           |     40.000ns|      9.216ns|          N/A|            0|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    8.702|         |    5.265|    0.675|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18206 paths, 0 nets, and 18291 connections

Design statistics:
   Minimum period:  27.196ns{1}   (Maximum frequency:  36.770MHz)
   Maximum path delay from/to any node:   6.188ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 13 17:49:09 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 623 MB



