Analysis & Synthesis report for ANSI_Terminal
Sat Sep 14 08:48:18 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ANSI_Terminal_top|bufferedUART:UART|txState
 12. State Machine - |ANSI_Terminal_top|bufferedUART:UART|rxState
 13. State Machine - |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|dispState
 14. State Machine - |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|escState
 15. State Machine - |ANSI_Terminal_top|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|state
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|altsyncram_l453:altsyncram1
 21. Source assignments for BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1
 22. Source assignments for Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|altsyncram_3723:altsyncram1
 23. Source assignments for ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_nts3:auto_generated
 24. Source assignments for ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated
 25. Source assignments for ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated
 26. Source assignments for bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 27. Parameter Settings for User Entity Instance: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard
 31. Parameter Settings for User Entity Instance: Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0
 32. Parameter Settings for User Entity Instance: Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk
 33. Parameter Settings for User Entity Instance: Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data
 34. Parameter Settings for User Entity Instance: ANSIDisplayVGA:SVGA
 35. Parameter Settings for User Entity Instance: ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component
 38. Parameter Settings for Inferred Entity Instance: bufferedUART:UART|altsyncram:rxBuffer_rtl_0
 39. Parameter Settings for Inferred Entity Instance: R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1
 40. Parameter Settings for Inferred Entity Instance: ANSIDisplayVGA:SVGA|lpm_divide:Mod0
 41. Parameter Settings for Inferred Entity Instance: ANSIDisplayVGA:SVGA|lpm_divide:Mod1
 42. Parameter Settings for Inferred Entity Instance: R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0
 43. altsyncram Parameter Settings by Entity Instance
 44. lpm_mult Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "bufferedUART:UART"
 46. Port Connectivity Checks: "REG_8:LedBuzzerLatch"
 47. Port Connectivity Checks: "ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam"
 48. Port Connectivity Checks: "ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam"
 49. Port Connectivity Checks: "ANSIDisplayVGA:SVGA"
 50. Port Connectivity Checks: "Wrap_Data_Ram:Data_RAM_Wrap"
 51. Port Connectivity Checks: "R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB"
 52. Port Connectivity Checks: "R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA"
 53. Port Connectivity Checks: "R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter"
 54. Port Connectivity Checks: "R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder"
 55. Port Connectivity Checks: "R32V2020:R32V2020_CPU"
 56. In-System Memory Content Editor Settings
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Sep 14 08:48:18 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ANSI_Terminal                               ;
; Top-level Entity Name              ; ANSI_Terminal_top                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,942                                       ;
;     Total combinational functions  ; 4,587                                       ;
;     Dedicated logic registers      ; 1,142                                       ;
; Total registers                    ; 1142                                        ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 217,216                                     ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C6       ;                    ;
; Top-level entity name                                            ; ANSI_Terminal_top  ; ANSI_Terminal      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Infer RAMs from Raw Logic                                        ; Off                ; On                 ;
; Auto Shift Register Replacement                                  ; Always             ; Auto               ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                             ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                     ; Library     ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../Components/R32V2020/ANSI_Terminal_top.vhd                              ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd                                                         ;             ;
; ../../Components/PS2KB/Wrap_Keyboard.vhd                                     ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/Wrap_Keyboard.vhd                                                                ;             ;
; ../../Components/BlockRam_Data/Wrap_Data_Ram.vhd                             ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/Wrap_Data_Ram.vhd                                                        ;             ;
; ../../Components/PS2KB/ps2_keyboard_to_ascii.vhd                             ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd                                                        ;             ;
; ../../Components/PS2KB/ps2_keyboard.vhd                                      ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd                                                                 ;             ;
; ../../Components/PS2KB/debounce.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd                                                                     ;             ;
; ../../Components/R32V2020/R32V2020_Pkg.vhd                                   ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_Pkg.vhd                                                              ;             ;
; ../../Components/TERMINAL/SansFontBold.HEX                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBold.HEX                                                              ;             ;
; ../../Components/TERMINAL/SansBoldRomReduced.vhd                             ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRomReduced.vhd                                                        ;             ;
; ../../Components/TERMINAL/SansBoldRom.vhd                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRom.vhd                                                               ;             ;
; ../../Components/TERMINAL/DisplayRam2K.vhd                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam2K.vhd                                                              ;             ;
; ../../Components/TERMINAL/DisplayRam1K.vhd                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam1K.vhd                                                              ;             ;
; ../../Components/TERMINAL/CGABoldRomReduced.vhd                              ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRomReduced.vhd                                                         ;             ;
; ../../Components/TERMINAL/CGABoldRom.vhd                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRom.vhd                                                                ;             ;
; ../../Components/Debounce/Debounce.vhd                                       ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Debounce/Debounce.vhd                                                                  ;             ;
; ../../Components/R32V2020/RegisterFile.vhd                                   ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd                                                              ;             ;
; ../../Components/R32V2020/R32V2020.vhd                                       ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd                                                                  ;             ;
; ../../Components/R32V2020/OpCodeDecoder.vhd                                  ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd                                                             ;             ;
; ../../Components/R32V2020/OpCode_Cat_Decoder.vhd                             ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCode_Cat_Decoder.vhd                                                        ;             ;
; ../../Components/R32V2020/OneHotStateMachine.vhd                             ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd                                                        ;             ;
; ../../Components/R32V2020/FlowControl.vhd                                    ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/FlowControl.vhd                                                               ;             ;
; ../../Components/R32V2020/CCRControl.vhd                                     ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/CCRControl.vhd                                                                ;             ;
; ../../Components/R32V2020/ALU.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd                                                                       ;             ;
; ../../Components/BlockRam_Data/BlockRam_Data.vhd                             ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd                                                        ;             ;
; ../../Components/Registers/REG_8.vhd                                         ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_8.vhd                                                                    ;             ;
; ../../Components/COUNTER/COUNTER_32.vhd                                      ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd                                                                 ;             ;
; ../../Components/Multiplexers/MUX_16x32.vhd                                  ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd                                                             ;             ;
; ../../Components/Registers/REG_32.vhd                                        ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd                                                                   ;             ;
; ../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd               ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd                                          ;             ;
; ../../Components/BlockRam_Stack/BlockRam_Stack.vhd                           ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd                                                      ;             ;
; ../../Components/UART/bufferedUART.vhd                                       ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd                                                                  ;             ;
; ../../Components/Registers/REG_16.vhd                                        ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd                                                                   ;             ;
; ../../Components/TERMINAL/ANSIDisplayVGA.vhd                                 ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd                                                            ;             ;
; ../../Components/COUNTER/COUNTER_32_Load124.vhd                              ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd                                                         ;             ;
; altsyncram.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                            ;             ;
; stratix_ram_block.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                     ;             ;
; lpm_mux.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                               ;             ;
; lpm_decode.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                            ;             ;
; aglobal181.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                            ;             ;
; a_rdenreg.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                             ;             ;
; altrom.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                ;             ;
; altram.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                ;             ;
; altdpram.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                              ;             ;
; db/altsyncram_0j44.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_0j44.tdf                                             ;             ;
; db/altsyncram_l453.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_l453.tdf                                             ;             ;
; ../../../Programs/Applications/A001-ANSI_Terminal/A001-ANSI_Terminal_ins.HEX ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/R32V2020/Programs/Applications/A001-ANSI_Terminal/A001-ANSI_Terminal_ins.HEX                                    ;             ;
; sld_mod_ram_rom.vhd                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                         ;             ;
; sld_rom_sr.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                            ;             ;
; db/altsyncram_71s3.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_71s3.tdf                                             ;             ;
; db/altsyncram_fdp2.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_fdp2.tdf                                             ;             ;
; db/altsyncram_cn44.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_cn44.tdf                                             ;             ;
; db/altsyncram_3723.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_3723.tdf                                             ;             ;
; ../../../Programs/Applications/A001-ANSI_Terminal/A001-ANSI_Terminal_dat.HEX ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/R32V2020/Programs/Applications/A001-ANSI_Terminal/A001-ANSI_Terminal_dat.HEX                                    ;             ;
; db/altsyncram_nts3.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_nts3.tdf                                             ;             ;
; db/altsyncram_ldr3.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_ldr3.tdf                                             ;             ;
; sld_hub.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                               ; altera_sld  ;
; db/ip/sld39793d33/alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/ip/sld39793d33/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab.v                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                          ;             ;
; db/altsyncram_3ce1.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_3ce1.tdf                                             ;             ;
; lpm_mult.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                              ;             ;
; lpm_add_sub.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                           ;             ;
; multcore.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                              ;             ;
; bypassff.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                              ;             ;
; altshift.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                              ;             ;
; db/mult_7dt.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/mult_7dt.tdf                                                    ;             ;
; lpm_divide.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                            ;             ;
; abs_divider.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                           ;             ;
; sign_div_unsign.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                       ;             ;
; db/lpm_divide_icm.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/lpm_divide_icm.tdf                                              ;             ;
; db/sign_div_unsign_7nh.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/sign_div_unsign_7nh.tdf                                         ;             ;
; db/alt_u_div_2af.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/alt_u_div_2af.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/add_sub_8pc.tdf                                                 ;             ;
; db/mult_bdt.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/mult_bdt.tdf                                                    ;             ;
; ../../Components/PeripheralInterface/ANSI_Terminal_Peripherals.vhd           ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/ANSI_Terminal_Peripherals.vhd                                      ;             ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 4,942            ;
;                                             ;                  ;
; Total combinational functions               ; 4587             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 2488             ;
;     -- 3 input functions                    ; 1121             ;
;     -- <=2 input functions                  ; 978              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 3611             ;
;     -- arithmetic mode                      ; 976              ;
;                                             ;                  ;
; Total registers                             ; 1142             ;
;     -- Dedicated logic registers            ; 1142             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 13               ;
; Total memory bits                           ; 217216           ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 12               ;
;                                             ;                  ;
; Maximum fan-out node                        ; i_CLOCK_50~input ;
; Maximum fan-out                             ; 890              ;
; Total fan-out                               ; 22697            ;
; Average fan-out                             ; 3.84             ;
+---------------------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ANSI_Terminal_top                                                                                                                      ; 4587 (29)           ; 1142 (13)                 ; 217216      ; 12           ; 0       ; 6         ; 13   ; 0            ; |ANSI_Terminal_top                                                                                                                                                                                                                                                                                                                                            ; ANSI_Terminal_top                 ; work         ;
;    |ANSIDisplayVGA:SVGA|                                                                                                                ; 962 (784)           ; 203 (203)                 ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA                                                                                                                                                                                                                                                                                                                        ; ANSIDisplayVGA                    ; work         ;
;       |DisplayRam2K:\GEN_2KATTRAM:dispAttRam|                                                                                           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam                                                                                                                                                                                                                                                                                  ; DisplayRam2K                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_ldr3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated                                                                                                                                                                                                                   ; altsyncram_ldr3                   ; work         ;
;       |DisplayRam2K:\GEN_2KRAM:dispCharRam|                                                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam                                                                                                                                                                                                                                                                                    ; DisplayRam2K                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_ldr3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated                                                                                                                                                                                                                     ; altsyncram_ldr3                   ; work         ;
;       |SansBoldRom:\GEN_EXT_SCHARS:fontRom|                                                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom                                                                                                                                                                                                                                                                                    ; SansBoldRom                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_nts3:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_nts3:auto_generated                                                                                                                                                                                                                     ; altsyncram_nts3                   ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;          |lpm_divide_icm:auto_generated|                                                                                                ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_icm                    ; work         ;
;             |sign_div_unsign_7nh:divider|                                                                                               ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_7nh               ; work         ;
;                |alt_u_div_2af:divider|                                                                                                  ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                                                                                                                                                                        ; alt_u_div_2af                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;          |lpm_divide_icm:auto_generated|                                                                                                ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_icm                    ; work         ;
;             |sign_div_unsign_7nh:divider|                                                                                               ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_7nh               ; work         ;
;                |alt_u_div_2af:divider|                                                                                                  ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                                                                                                                                                                        ; alt_u_div_2af                     ; work         ;
;    |BlockRam_Stack:Stack_RAM|                                                                                                           ; 93 (0)              ; 63 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|BlockRam_Stack:Stack_RAM                                                                                                                                                                                                                                                                                                                   ; BlockRam_Stack                    ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 93 (0)              ; 63 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_71s3:auto_generated|                                                                                               ; 93 (0)              ; 63 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_71s3                   ; work         ;
;             |altsyncram_fdp2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_fdp2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 93 (70)             ; 63 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |BlockRom_Instruction:Instr_ROM|                                                                                                     ; 96 (0)              ; 68 (0)                    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|BlockRom_Instruction:Instr_ROM                                                                                                                                                                                                                                                                                                             ; BlockRom_Instruction              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 96 (0)              ; 68 (0)                    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_0j44:auto_generated|                                                                                               ; 96 (0)              ; 68 (0)                    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated                                                                                                                                                                                                                                              ; altsyncram_0j44                   ; work         ;
;             |altsyncram_l453:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|altsyncram_l453:altsyncram1                                                                                                                                                                                                                  ; altsyncram_l453                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 96 (75)             ; 68 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |Debouncer:DebounceResetSwitch|                                                                                                      ; 3 (3)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|Debouncer:DebounceResetSwitch                                                                                                                                                                                                                                                                                                              ; Debouncer                         ; work         ;
;    |R32V2020:R32V2020_CPU|                                                                                                              ; 2225 (289)          ; 401 (0)                   ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU                                                                                                                                                                                                                                                                                                                      ; R32V2020                          ; work         ;
;       |ALU:ALU|                                                                                                                         ; 924 (815)           ; 0 (0)                     ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|ALU:ALU                                                                                                                                                                                                                                                                                                              ; ALU                               ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 30 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0                                                                                                                                                                                                                                                                                               ; lpm_mult                          ; work         ;
;             |mult_bdt:auto_generated|                                                                                                   ; 30 (30)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_bdt:auto_generated                                                                                                                                                                                                                                                                       ; mult_bdt                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 79 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1                                                                                                                                                                                                                                                                                               ; lpm_mult                          ; work         ;
;             |mult_7dt:auto_generated|                                                                                                   ; 79 (79)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1|mult_7dt:auto_generated                                                                                                                                                                                                                                                                       ; mult_7dt                          ; work         ;
;       |CCRControl:CCR_Store|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|CCRControl:CCR_Store                                                                                                                                                                                                                                                                                                 ; CCRControl                        ; work         ;
;       |FlowControl:FlowControl|                                                                                                         ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|FlowControl:FlowControl                                                                                                                                                                                                                                                                                              ; FlowControl                       ; work         ;
;       |OneHotStateMachine:StateMachine|                                                                                                 ; 4 (4)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine                                                                                                                                                                                                                                                                                      ; OneHotStateMachine                ; work         ;
;       |OpCodeDecoder:opcodeDecoder|                                                                                                     ; 28 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder                                                                                                                                                                                                                                                                                          ; OpCodeDecoder                     ; work         ;
;          |OpCode_Cat_Decoder:opc_Cat_Decoder|                                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder|OpCode_Cat_Decoder:opc_Cat_Decoder                                                                                                                                                                                                                                                       ; OpCode_Cat_Decoder                ; work         ;
;       |RegisterFile:RegisterFile|                                                                                                       ; 970 (42)            ; 393 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile                                                                                                                                                                                                                                                                                            ; RegisterFile                      ; work         ;
;          |COUNT_32:programCounter|                                                                                                      ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter                                                                                                                                                                                                                                                                    ; COUNT_32                          ; work         ;
;          |COUNT_32:stackAddress|                                                                                                        ; 35 (35)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress                                                                                                                                                                                                                                                                      ; COUNT_32                          ; work         ;
;          |COUNT_32_Load124:dataRamAddress|                                                                                              ; 164 (164)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress                                                                                                                                                                                                                                                            ; COUNT_32_Load124                  ; work         ;
;          |COUNT_32_Load124:peripheralAddress|                                                                                           ; 163 (163)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress                                                                                                                                                                                                                                                         ; COUNT_32_Load124                  ; work         ;
;          |MUX_16x32:muxA|                                                                                                               ; 266 (266)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA                                                                                                                                                                                                                                                                             ; MUX_16x32                         ; work         ;
;          |MUX_16x32:muxB|                                                                                                               ; 266 (266)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB                                                                                                                                                                                                                                                                             ; MUX_16x32                         ; work         ;
;          |REG_16:r10Lower|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;          |REG_16:r10Upper|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;          |REG_16:r11Lower|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Lower                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;          |REG_16:r11Upper|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;          |REG_16:r12Lower|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Lower                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;          |REG_16:r12Upper|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;          |REG_16:r13Lower|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;          |REG_16:r13Upper|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;          |REG_16:r14Lower|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;          |REG_16:r14Upper|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;          |REG_16:r15Lower|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;          |REG_16:r15Upper|                                                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;          |REG_16:r8Lower|                                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower                                                                                                                                                                                                                                                                             ; REG_16                            ; work         ;
;          |REG_16:r8Upper|                                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper                                                                                                                                                                                                                                                                             ; REG_16                            ; work         ;
;          |REG_16:r9Lower|                                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower                                                                                                                                                                                                                                                                             ; REG_16                            ; work         ;
;          |REG_16:r9Upper|                                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper                                                                                                                                                                                                                                                                             ; REG_16                            ; work         ;
;          |REG_32:conditionCodeRegister|                                                                                                 ; 1 (1)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister                                                                                                                                                                                                                                                               ; REG_32                            ; work         ;
;    |Wrap_Data_Ram:Data_RAM_Wrap|                                                                                                        ; 144 (51)            ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap                                                                                                                                                                                                                                                                                                                ; Wrap_Data_Ram                     ; work         ;
;       |BlockRam_Data:Data_RAM_1|                                                                                                        ; 93 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1                                                                                                                                                                                                                                                                                       ; BlockRam_Data                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 93 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_cn44:auto_generated|                                                                                            ; 93 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated                                                                                                                                                                                                                        ; altsyncram_cn44                   ; work         ;
;                |altsyncram_3723:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|altsyncram_3723:altsyncram1                                                                                                                                                                                            ; altsyncram_3723                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 93 (73)             ; 66 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                           ; sld_rom_sr                        ; work         ;
;    |Wrap_Keyboard:kbdWrap|                                                                                                              ; 669 (3)             ; 95 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|Wrap_Keyboard:kbdWrap                                                                                                                                                                                                                                                                                                                      ; Wrap_Keyboard                     ; work         ;
;       |ps2_keyboard_to_ascii:ps2Keyboard|                                                                                               ; 666 (603)           ; 86 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard                                                                                                                                                                                                                                                                                    ; ps2_keyboard_to_ascii             ; work         ;
;          |ps2_keyboard:ps2_keyboard_0|                                                                                                  ; 63 (21)             ; 58 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0                                                                                                                                                                                                                                                        ; ps2_keyboard                      ; work         ;
;             |debounce:debounce_ps2_clk|                                                                                                 ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk                                                                                                                                                                                                                              ; debounce                          ; work         ;
;             |debounce:debounce_ps2_data|                                                                                                ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data                                                                                                                                                                                                                             ; debounce                          ; work         ;
;    |bufferedUART:UART|                                                                                                                  ; 156 (156)           ; 94 (94)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|bufferedUART:UART                                                                                                                                                                                                                                                                                                                          ; bufferedUART                      ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;          |altsyncram_3ce1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_3ce1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 210 (1)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 209 (0)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 209 (0)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 209 (1)             ; 132 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 208 (0)             ; 125 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 208 (167)           ; 125 (96)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ANSI_Terminal_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------------------+
; Name                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------------------+
; ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                                                         ;
; ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                                                         ;
; ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_nts3:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384  ; ../../Components/TERMINAL/SansFontBold.HEX                                   ;
; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1|ALTSYNCRAM                             ; AUTO ; True Dual Port   ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                                                         ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|altsyncram_l453:altsyncram1|ALTSYNCRAM                       ; AUTO ; True Dual Port   ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; ../../../Programs/Applications/A001-ANSI_Terminal/A001-ANSI_Terminal_ins.HEX ;
; Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|altsyncram_3723:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; ../../../Programs/Applications/A001-ANSI_Terminal/A001-ANSI_Terminal_dat.HEX ;
; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ANSI_Terminal_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ANSI_Terminal_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ANSI_Terminal_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ANSI_Terminal_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ANSI_Terminal_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |ANSI_Terminal_top|bufferedUART:UART|txState       ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |ANSI_Terminal_top|bufferedUART:UART|rxState       ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|dispState                                                                                                                                                                                                                                                                       ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; Name                  ; dispState.del3 ; dispState.del2 ; dispState.deleteLine ; dispState.ins3 ; dispState.ins2 ; dispState.insertLine ; dispState.clearC2 ; dispState.clearChar ; dispState.clearS2 ; dispState.clearScreen ; dispState.clearL2 ; dispState.clearLine ; dispState.dispNextLoc ; dispState.dispWrite ; dispState.idle ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; dispState.idle        ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 0              ;
; dispState.dispWrite   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 1                   ; 1              ;
; dispState.dispNextLoc ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 1                     ; 0                   ; 1              ;
; dispState.clearLine   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 1                   ; 0                     ; 0                   ; 1              ;
; dispState.clearL2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 1                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearScreen ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 1                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearS2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 1                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearChar   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 1                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearC2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 1                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.insertLine  ; 0              ; 0              ; 0                    ; 0              ; 0              ; 1                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins2        ; 0              ; 0              ; 0                    ; 0              ; 1              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins3        ; 0              ; 0              ; 0                    ; 1              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.deleteLine  ; 0              ; 0              ; 1                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del2        ; 0              ; 1              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del3        ; 1              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|escState                                                                                     ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; Name                                ; escState.processingAdditionalParams ; escState.processingParams ; escState.waitForLeftBracket ; escState.none ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; escState.none                       ; 0                                   ; 0                         ; 0                           ; 0             ;
; escState.waitForLeftBracket         ; 0                                   ; 0                         ; 1                           ; 1             ;
; escState.processingParams           ; 0                                   ; 1                         ; 0                           ; 1             ;
; escState.processingAdditionalParams ; 1                                   ; 0                         ; 0                           ; 1             ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |ANSI_Terminal_top|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|state ;
+-----------------+--------------+-----------------+----------------+------------------------------+
; Name            ; state.output ; state.translate ; state.new_code ; state.ready                  ;
+-----------------+--------------+-----------------+----------------+------------------------------+
; state.ready     ; 0            ; 0               ; 0              ; 0                            ;
; state.new_code  ; 0            ; 0               ; 1              ; 1                            ;
; state.translate ; 0            ; 1               ; 0              ; 1                            ;
; state.output    ; 1            ; 0               ; 0              ; 1                            ;
+-----------------+--------------+-----------------+----------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+---------------------------------------------------------------------------------------+--------------------------------------------------+
; Register name                                                                         ; Reason for Removal                               ;
+---------------------------------------------------------------------------------------+--------------------------------------------------+
; REG_8:LedBuzzerLatch|q[4]                                                             ; Stuck at GND due to stuck port clock_enable      ;
; ANSIDisplayVGA:SVGA|dataOut[0,2..6]                                                   ; Stuck at GND due to stuck port data_in           ;
; R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[9..31] ; Stuck at GND due to stuck port data_in           ;
; Wrap_Keyboard:kbdWrap|q_kbReadData[7]                                                 ; Stuck at GND due to stuck port data_in           ;
; Wrap_Keyboard:kbdWrap|w_kbdStatus[1..6]                                               ; Merged with Wrap_Keyboard:kbdWrap|w_kbdStatus[7] ;
; ANSIDisplayVGA:SVGA|startAddr[1..3]                                                   ; Merged with ANSIDisplayVGA:SVGA|startAddr[0]     ;
; Wrap_Keyboard:kbdWrap|w_kbdStatus[7]                                                  ; Stuck at GND due to stuck port data_in           ;
; ANSIDisplayVGA:SVGA|pixelClockCount[1..3]                                             ; Stuck at GND due to stuck port data_in           ;
; ANSIDisplayVGA:SVGA|escState.none                                                     ; Lost fanout                                      ;
; ANSIDisplayVGA:SVGA|escState.processingParams                                         ; Lost fanout                                      ;
; ANSIDisplayVGA:SVGA|startAddr[0]                                                      ; Stuck at GND due to stuck port data_in           ;
; Total Number of Removed Registers = 47                                                ;                                                  ;
+---------------------------------------------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1142  ;
; Number of registers using Synchronous Clear  ; 160   ;
; Number of registers using Synchronous Load   ; 130   ;
; Number of registers using Asynchronous Clear ; 603   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 936   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ANSIDisplayVGA:SVGA|dispAttWRData[0]                                                                                                                                                                                                                                                                                            ; 4       ;
; ANSIDisplayVGA:SVGA|cursorOn                                                                                                                                                                                                                                                                                                    ; 1       ;
; ANSIDisplayVGA:SVGA|dispAttWRData[1]                                                                                                                                                                                                                                                                                            ; 4       ;
; ANSIDisplayVGA:SVGA|dispAttWRData[2]                                                                                                                                                                                                                                                                                            ; 4       ;
; ANSIDisplayVGA:SVGA|dispAttWRData[3]                                                                                                                                                                                                                                                                                            ; 12      ;
; Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                                                                                                                                                                                          ; 407     ;
; bufferedUART:UART|rxdFiltered                                                                                                                                                                                                                                                                                                   ; 5       ;
; ANSIDisplayVGA:SVGA|attBold                                                                                                                                                                                                                                                                                                     ; 5       ;
; Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[7]                                                                                                                                                                                                                                                                ; 7       ;
; Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                                                                                                                                                                                                                       ; 1       ;
; Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[0]                                                                                                                                                                                                                                                                ; 10      ;
; Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                                                                                                                                                                                                ; 12      ;
; Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[2]                                                                                                                                                                                                                                                                ; 13      ;
; Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[3]                                                                                                                                                                                                                                                                ; 21      ;
; Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[4]                                                                                                                                                                                                                                                                ; 16      ;
; Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[5]                                                                                                                                                                                                                                                                ; 12      ;
; Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ascii[6]                                                                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 19                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|charVert[0]                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ANSI_Terminal_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ANSI_Terminal_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ANSI_Terminal_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ANSI_Terminal_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ANSI_Terminal_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ANSI_Terminal_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[13]                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|param4[3]                                                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|charHoriz[1]                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|pixelCount[1]                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ANSI_Terminal_top|bufferedUART:UART|dataOut[5]                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ANSI_Terminal_top|bufferedUART:UART|dataOut[0]                                                                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ANSI_Terminal_top|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[4]                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ANSI_Terminal_top|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ANSI_Terminal_top|Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|pixelClockCount[0]                                                                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|param1[1]                                                                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|param2[2]                                                                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|param3[0]                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ANSI_Terminal_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ANSI_Terminal_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|charScanLine[2]                                                                                                                                                                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |ANSI_Terminal_top|bufferedUART:UART|rxClockCount[3]                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ANSI_Terminal_top|bufferedUART:UART|rxBitCount[0]                                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ANSI_Terminal_top|bufferedUART:UART|txBitCount[3]                                                                                                                                                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |ANSI_Terminal_top|bufferedUART:UART|txBuffer[2]                                                                                                                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|dispCharWRData[3]                                                                                                                                                                            ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress|Pre_Q[31]                                                                                                                     ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:dataRamAddress|Pre_Q[23]                                                                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |ANSI_Terminal_top|bufferedUART:UART|txClockCount[0]                                                                                                                                                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|videoR1                                                                                                                                                                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|startAddr[7]                                                                                                                                                                                 ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |ANSI_Terminal_top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ANSI_Terminal_top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                  ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|videoB0                                                                                                                                                                                      ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|paramCount[2]                                                                                                                                                                                ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|cursorHorizRestore[0]                                                                                                                                                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|cursorVertRestore[0]                                                                                                                                                                         ;
; 35:1               ; 7 bits    ; 161 LEs       ; 77 LEs               ; 84 LEs                 ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|cursorHoriz[6]                                                                                                                                                                               ;
; 41:1               ; 2 bits    ; 54 LEs        ; 24 LEs               ; 30 LEs                 ; Yes        ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|cursorVert[2]                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|ALU:ALU|multResult[41]                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|lmWrDataByte[6]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|umWrDataByte[0]                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|paramCount                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|dispState                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ANSI_Terminal_top|Wrap_Data_Ram:Data_RAM_Wrap|uuWrDataByte[4]                                                                                                                                                                      ;
; 16:1               ; 23 bits   ; 230 LEs       ; 230 LEs              ; 0 LEs                  ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA|Mux3                                                                                                                                              ;
; 16:1               ; 9 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA|Mux31                                                                                                                                             ;
; 16:1               ; 23 bits   ; 230 LEs       ; 230 LEs              ; 0 LEs                  ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB|Mux16                                                                                                                                             ;
; 16:1               ; 9 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB|Mux31                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|escState.waitForLeftBracket                                                                                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|escState.processingAdditionalParams                                                                                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ANSI_Terminal_top|bufferedUART:UART|txState.dataBit                                                                                                                                                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ANSI_Terminal_top|bufferedUART:UART|rxState.idle                                                                                                                                                                                   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|w_dataIntoRegisterFile[20]                                                                                                                                                                 ;
; 8:1                ; 11 bits   ; 55 LEs        ; 44 LEs               ; 11 LEs                 ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|w_dataIntoRegisterFile[26]                                                                                                                                                                 ;
; 9:1                ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; No         ; |ANSI_Terminal_top|ANSIDisplayVGA:SVGA|dispState                                                                                                                                                                                    ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|w_dataIntoRegisterFile[13]                                                                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|w_dataIntoRegisterFile[12]                                                                                                                                                                 ;
; 18:1               ; 5 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|w_dataIntoRegisterFile[3]                                                                                                                                                                  ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[3]                                                                                                                                                                    ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[7]                                                                                                                                                                    ;
; 25:1               ; 6 bits    ; 96 LEs        ; 60 LEs               ; 36 LEs                 ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[27]                                                                                                                                                                   ;
; 25:1               ; 8 bits    ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[20]                                                                                                                                                                   ;
; 25:1               ; 8 bits    ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |ANSI_Terminal_top|R32V2020:R32V2020_CPU|ALU:ALU|o_ALUDataOut[12]                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|altsyncram_l453:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|altsyncram_3723:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_nts3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                        ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                        ; Type           ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                          ; Untyped        ;
; WIDTH_A                            ; 32                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 12                                                                           ; Signed Integer ;
; NUMWORDS_A                         ; 4096                                                                         ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                                            ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                            ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                            ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                            ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                            ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                            ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                         ; Untyped        ;
; INIT_FILE                          ; ../../../Programs/Applications/A001-ANSI_Terminal/A001-ANSI_Terminal_ins.HEX ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                            ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                            ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_0j44                                                              ; Untyped        ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_71s3      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component  ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                        ; Type           ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                            ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                  ; Untyped        ;
; WIDTH_A                            ; 32                                                                           ; Signed Integer ;
; WIDTHAD_A                          ; 10                                                                           ; Signed Integer ;
; NUMWORDS_A                         ; 1024                                                                         ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                                            ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                            ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                            ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 4                                                                            ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                            ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                            ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                         ; Untyped        ;
; INIT_FILE                          ; ../../../Programs/Applications/A001-ANSI_Terminal/A001-ANSI_Terminal_dat.HEX ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                            ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                            ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_cn44                                                              ; Untyped        ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; clk_freq                  ; 50000000 ; Signed Integer                                                ;
; ps2_debounce_counter_size ; 8        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0 ;
+-----------------------+----------+-----------------------------------------------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                                                          ;
+-----------------------+----------+-----------------------------------------------------------------------------------------------+
; clk_freq              ; 50000000 ; Signed Integer                                                                                ;
; debounce_counter_size ; 8        ; Signed Integer                                                                                ;
+-----------------------+----------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSIDisplayVGA:SVGA ;
+----------------------+----------+--------------------------------+
; Parameter Name       ; Value    ; Type                           ;
+----------------------+----------+--------------------------------+
; extended_charset     ; 1        ; Signed Integer                 ;
; colour_atts_enabled  ; 1        ; Signed Integer                 ;
; vert_chars           ; 25       ; Signed Integer                 ;
; horiz_chars          ; 80       ; Signed Integer                 ;
; clocks_per_scanline  ; 1600     ; Signed Integer                 ;
; display_top_scanline ; 75       ; Signed Integer                 ;
; display_left_clock   ; 288      ; Signed Integer                 ;
; vert_scanlines       ; 525      ; Signed Integer                 ;
; vsync_scanlines      ; 2        ; Signed Integer                 ;
; hsync_clocks         ; 192      ; Signed Integer                 ;
; vert_pixel_scanlines ; 2        ; Signed Integer                 ;
; clocks_per_pixel     ; 2        ; Signed Integer                 ;
; h_sync_active        ; '0'      ; Enumerated                     ;
; v_sync_active        ; '0'      ; Enumerated                     ;
; default_att          ; 00001111 ; Unsigned Binary                ;
; ansi_default_att     ; 00000111 ; Unsigned Binary                ;
; sans_serif_font      ; 1        ; Signed Integer                 ;
+----------------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                               ;
+------------------------------------+--------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                                            ;
; WIDTH_A                            ; 8                                          ; Signed Integer                                     ;
; WIDTHAD_A                          ; 11                                         ; Signed Integer                                     ;
; NUMWORDS_A                         ; 2048                                       ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                            ;
; WIDTH_B                            ; 1                                          ; Signed Integer                                     ;
; WIDTHAD_B                          ; 1                                          ; Signed Integer                                     ;
; NUMWORDS_B                         ; 0                                          ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                          ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                            ;
; INIT_FILE                          ; ../../Components/TERMINAL/SansFontBold.HEX ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                          ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                     ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                     ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Signed Integer                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_nts3                            ; Untyped                                            ;
+------------------------------------+--------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                   ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WIDTH_B                            ; 8                      ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_ldr3        ; Untyped                                                                ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                     ;
+------------------------------------+------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                  ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                  ;
; WIDTH_B                            ; 8                      ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ldr3        ; Untyped                                                                  ;
+------------------------------------+------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:UART|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                          ;
; NUMWORDS_B                         ; 16                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 32           ; Untyped                       ;
; LPM_WIDTHB                                     ; 32           ; Untyped                       ;
; LPM_WIDTHP                                     ; 64           ; Untyped                       ;
; LPM_WIDTHR                                     ; 64           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ANSIDisplayVGA:SVGA|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                    ;
; LPM_WIDTHD             ; 13             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ANSIDisplayVGA:SVGA|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                    ;
; LPM_WIDTHD             ; 13             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 32           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 48           ; Untyped                       ;
; LPM_WIDTHR                                     ; 48           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                         ;
; Entity Instance                           ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                         ;
;     -- NUMWORDS_B                         ; 2048                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                         ;
;     -- NUMWORDS_B                         ; 2048                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                       ;
+---------------------------------------+----------------------------------------------+
; Name                                  ; Value                                        ;
+---------------------------------------+----------------------------------------------+
; Number of entity instances            ; 2                                            ;
; Entity Instance                       ; R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                           ;
;     -- LPM_WIDTHB                     ; 32                                           ;
;     -- LPM_WIDTHP                     ; 64                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 48                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
+---------------------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:UART"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "REG_8:LedBuzzerLatch"                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ld      ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                              ;
; wren_a ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam" ;
+--------+-------+----------+---------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                 ;
+--------+-------+----------+---------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                            ;
; wren_a ; Input ; Info     ; Stuck at GND                                            ;
+--------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ANSIDisplayVGA:SVGA"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; n_int     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_hactive ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Wrap_Data_Ram:Data_RAM_Wrap" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB" ;
+-----------+-------+----------+-------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                     ;
+-----------+-------+----------+-------------------------------------------------------------+
; r0        ; Input ; Info     ; Stuck at GND                                                ;
; r1[31..1] ; Input ; Info     ; Stuck at GND                                                ;
; r1[0]     ; Input ; Info     ; Stuck at VCC                                                ;
; r2        ; Input ; Info     ; Stuck at VCC                                                ;
+-----------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA" ;
+-----------+-------+----------+-------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                     ;
+-----------+-------+----------+-------------------------------------------------------------+
; r0        ; Input ; Info     ; Stuck at GND                                                ;
; r1[31..1] ; Input ; Info     ; Stuck at GND                                                ;
; r1[0]     ; Input ; Info     ; Stuck at VCC                                                ;
; r2        ; Input ; Info     ; Stuck at VCC                                                ;
+-----------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; dec  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder"                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ccr    ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_nop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "R32V2020:R32V2020_CPU"                                                                                         ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_onehotstate                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_instructionromaddress[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_stackramaddress[31..7]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_datafromperipherals[15..13]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_datafromperipherals[11..10]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_datafromperipherals[29]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_datafromperipherals[24]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_datafromperipherals[22]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_datafromperipherals[20]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_datafromperipherals[17]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_datafromperipherals[8]        ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; 0              ; INST        ; 32    ; 4096  ; Read/Write ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated                       ;
; 1              ; STAK        ; 32    ; 128   ; Read/Write ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated                             ;
; 2              ; DATA        ; 32    ; 1024  ; Read/Write ; Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 94                          ;
; cycloneiii_ff         ; 1010                        ;
;     CLR               ; 42                          ;
;     ENA               ; 257                         ;
;     ENA CLR           ; 368                         ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA CLR SLD       ; 97                          ;
;     ENA SCLR          ; 67                          ;
;     ENA SCLR SLD      ; 24                          ;
;     SCLR              ; 38                          ;
;     plain             ; 99                          ;
; cycloneiii_lcell_comb ; 4378                        ;
;     arith             ; 967                         ;
;         2 data inputs ; 495                         ;
;         3 data inputs ; 472                         ;
;     normal            ; 3411                        ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 61                          ;
;         2 data inputs ; 364                         ;
;         3 data inputs ; 567                         ;
;         4 data inputs ; 2401                        ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 18.60                       ;
; Average LUT depth     ; 8.81                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Sep 14 08:47:17 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ANSI_Terminal -c ANSI_Terminal
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/ansi_terminal_top.vhd
    Info (12022): Found design unit 1: ANSI_Terminal_top-struct File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 34
    Info (12023): Found entity 1: ANSI_Terminal_top File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data2.vhd
    Info (12022): Found design unit 1: blockram_data2-SYN File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data2.vhd Line: 56
    Info (12023): Found entity 1: BlockRam_Data2 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/ps2kb/wrap_keyboard.vhd
    Info (12022): Found design unit 1: Wrap_Keyboard-logic File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/Wrap_Keyboard.vhd Line: 17
    Info (12023): Found entity 1: Wrap_Keyboard File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/Wrap_Keyboard.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/blockram_data/wrap_data_ram.vhd
    Info (12022): Found design unit 1: Wrap_Data_Ram-SYN File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/Wrap_Data_Ram.vhd Line: 31
    Info (12023): Found entity 1: Wrap_Data_Ram File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/Wrap_Data_Ram.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/ps2kb/ps2_keyboard_to_ascii.vhd
    Info (12022): Found design unit 1: ps2_keyboard_to_ascii-behavior File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd Line: 39
    Info (12023): Found entity 1: ps2_keyboard_to_ascii File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/ps2kb/ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard-logic File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 38
    Info (12023): Found entity 1: ps2_keyboard File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/ps2kb/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd Line: 36
    Info (12023): Found entity 1: debounce File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd Line: 27
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020_pkg.vhd
    Info (12022): Found design unit 1: R32V2020_Pkg File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020_Pkg.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/sansboldromreduced.vhd
    Info (12022): Found design unit 1: sansboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: SansBoldRomReduced File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/sansboldrom.vhd
    Info (12022): Found design unit 1: sansboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRom.vhd Line: 52
    Info (12023): Found entity 1: SansBoldRom File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam2K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam2K File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam2K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/displayram1k.vhd
    Info (12022): Found design unit 1: displayram1k-SYN File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam1K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam1K File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam1K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/cgaboldromreduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRomReduced File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRom.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRom File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/CGABoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/debounce/debounce.vhd
    Info (12022): Found design unit 1: Debouncer-struct File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Debounce/Debounce.vhd Line: 17
    Info (12023): Found entity 1: Debouncer File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Debounce/Debounce.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-struct File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 65
    Info (12023): Found entity 1: RegisterFile File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/r32v2020.vhd
    Info (12022): Found design unit 1: R32V2020-struct File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 45
    Info (12023): Found entity 1: R32V2020 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/opcodedecoder.vhd
    Info (12022): Found design unit 1: OpCodeDecoder-struct File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd Line: 92
    Info (12023): Found entity 1: OpCodeDecoder File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/opcode_cat_decoder.vhd
    Info (12022): Found design unit 1: OpCode_Cat_Decoder-struct File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCode_Cat_Decoder.vhd Line: 23
    Info (12023): Found entity 1: OpCode_Cat_Decoder File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCode_Cat_Decoder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/onehotstatemachine.vhd
    Info (12022): Found design unit 1: OneHotStateMachine-rtl File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 21
    Info (12023): Found entity 1: OneHotStateMachine File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OneHotStateMachine.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/flowcontrol.vhd
    Info (12022): Found design unit 1: FlowControl-description File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/FlowControl.vhd Line: 30
    Info (12023): Found entity 1: FlowControl File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/FlowControl.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/ccrcontrol.vhd
    Info (12022): Found design unit 1: CCRControl-description File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/CCRControl.vhd Line: 37
    Info (12023): Found entity 1: CCRControl File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/CCRControl.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/r32v2020/alu.vhd
    Info (12022): Found design unit 1: ALU-struct File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 46
    Info (12023): Found entity 1: ALU File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ALU.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd
    Info (12022): Found design unit 1: blockram_data-SYN File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 56
    Info (12023): Found entity 1: BlockRam_Data File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_8.vhd
    Info (12022): Found design unit 1: REG_8-description File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_8.vhd Line: 15
    Info (12023): Found entity 1: REG_8 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_8.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd
    Info (12022): Found design unit 1: counterLoadable-behv File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 22
    Info (12023): Found entity 1: counterLoadable File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd
    Info (12022): Found design unit 1: COUNT_32-description File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd Line: 17
    Info (12023): Found entity 1: COUNT_32 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/counter/counter.vhd
    Info (12022): Found design unit 1: counter-behv File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd Line: 28
    Info (12023): Found entity 1: counter File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd
    Info (12022): Found design unit 1: MUX_16x32-sim File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd Line: 27
    Info (12023): Found entity 1: MUX_16x32 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd
    Info (12022): Found design unit 1: REG_32_LD_At_Reset-description File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd Line: 15
    Info (12023): Found entity 1: REG_32_LD_At_Reset File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd
    Info (12022): Found design unit 1: REG_32_CONSTANT-description File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd Line: 16
    Info (12023): Found entity 1: REG_32_CONSTANT File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd
    Info (12022): Found design unit 1: REG_32-description File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 15
    Info (12023): Found entity 1: REG_32 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd
    Info (12022): Found design unit 1: REG_1-description File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd Line: 13
    Info (12023): Found entity 1: REG_1 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd
    Info (12022): Found design unit 1: blockrom_instruction-SYN File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 53
    Info (12023): Found entity 1: BlockRom_Instruction File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd
    Info (12022): Found design unit 1: blockram_stack-SYN File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 54
    Info (12023): Found entity 1: BlockRam_Stack File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 48
    Info (12023): Found entity 1: bufferedUART File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/registers/reg_16.vhd
    Info (12022): Found design unit 1: REG_16-description File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd Line: 15
    Info (12023): Found entity 1: REG_16 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/vga/mem_mapped_xga/videoclk_xvga_1024x768.vhd
    Info (12022): Found design unit 1: videoclk_xvga_1024x768-SYN File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 55
    Info (12023): Found entity 1: VideoClk_XVGA_1024x768 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_XGA/VideoClk_XVGA_1024x768.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/terminal/ansidisplayvga.vhd
    Info (12022): Found design unit 1: ANSIDisplayVGA-rtl File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 90
    Info (12023): Found entity 1: ANSIDisplayVGA File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/r32v2020/vhdl/components/counter/counter_32_load124.vhd
    Info (12022): Found design unit 1: COUNT_32_Load124-description File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd Line: 18
    Info (12023): Found entity 1: COUNT_32_Load124 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32_Load124.vhd Line: 6
Info (12127): Elaborating entity "ANSI_Terminal_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ANSI_Terminal_top.vhd(66): object "w_OneHotState" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 66
Warning (10540): VHDL Signal Declaration warning at ANSI_Terminal_top.vhd(75): used explicit default value for signal "w_LEDsCS" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 75
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:DebounceResetSwitch" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 107
Info (12128): Elaborating entity "R32V2020" for hierarchy "R32V2020:R32V2020_CPU" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 115
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(49): object "w_Op_NOP" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 49
Info (12128): Elaborating entity "OneHotStateMachine" for hierarchy "R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 188
Info (12128): Elaborating entity "OpCodeDecoder" for hierarchy "R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 196
Info (12128): Elaborating entity "OpCode_Cat_Decoder" for hierarchy "R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder|OpCode_Cat_Decoder:opc_Cat_Decoder" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/OpCodeDecoder.vhd Line: 193
Info (12128): Elaborating entity "FlowControl" for hierarchy "R32V2020:R32V2020_CPU|FlowControl:FlowControl" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 275
Info (12128): Elaborating entity "CCRControl" for hierarchy "R32V2020:R32V2020_CPU|CCRControl:CCR_Store" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 294
Info (12128): Elaborating entity "ALU" for hierarchy "R32V2020:R32V2020_CPU|ALU:ALU" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 321
Info (12128): Elaborating entity "RegisterFile" for hierarchy "R32V2020:R32V2020_CPU|RegisterFile:RegisterFile" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 367
Info (12128): Elaborating entity "REG_32" for hierarchy "R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 130
Info (12128): Elaborating entity "COUNT_32" for hierarchy "R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 139
Info (12128): Elaborating entity "COUNT_32_Load124" for hierarchy "R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32_Load124:peripheralAddress" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 153
Info (12128): Elaborating entity "REG_16" for hierarchy "R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 202
Info (12128): Elaborating entity "MUX_16x32" for hierarchy "R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/RegisterFile.vhd Line: 330
Info (12128): Elaborating entity "BlockRom_Instruction" for hierarchy "BlockRom_Instruction:Instr_ROM" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 149
Info (12128): Elaborating entity "altsyncram" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 60
Info (12133): Instantiated megafunction "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../Programs/Applications/A001-ANSI_Terminal/A001-ANSI_Terminal_ins.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0j44.tdf
    Info (12023): Found entity 1: altsyncram_0j44 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_0j44.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0j44" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l453.tdf
    Info (12023): Found entity 1: altsyncram_l453 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_l453.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l453" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|altsyncram_l453:altsyncram1" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_0j44.tdf Line: 35
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (164) in the Memory Initialization File "C:/Users/HPz420/Documents/GitHub/R32V2020/Programs/Applications/A001-ANSI_Terminal/A001-ANSI_Terminal_ins.HEX" -- setting initial value for remaining addresses to 0 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 60
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_0j44.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_0j44.tdf Line: 36
Info (12133): Instantiated megafunction "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_0j44.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1229869908"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_0j44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "BlockRam_Stack" for hierarchy "BlockRam_Stack:Stack_RAM" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 158
Info (12128): Elaborating entity "altsyncram" for hierarchy "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
Info (12133): Instantiated megafunction "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=STAK"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_71s3.tdf
    Info (12023): Found entity 1: altsyncram_71s3 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_71s3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_71s3" for hierarchy "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fdp2.tdf
    Info (12023): Found entity 1: altsyncram_fdp2 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_fdp2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fdp2" for hierarchy "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|altsyncram_fdp2:altsyncram1" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_71s3.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_71s3.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_71s3.tdf Line: 37
Info (12133): Instantiated megafunction "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_71s3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_71s3.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1398030667"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "Wrap_Data_Ram" for hierarchy "Wrap_Data_Ram:Data_RAM_Wrap" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 169
Warning (10541): VHDL Signal Declaration warning at Wrap_Data_Ram.vhd(43): used implicit default value for signal "dataOutFromRAM2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/Wrap_Data_Ram.vhd Line: 43
Info (12128): Elaborating entity "BlockRam_Data" for hierarchy "Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/Wrap_Data_Ram.vhd Line: 102
Info (12128): Elaborating entity "altsyncram" for hierarchy "Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 63
Info (12133): Instantiated megafunction "Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../Programs/Applications/A001-ANSI_Terminal/A001-ANSI_Terminal_dat.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cn44.tdf
    Info (12023): Found entity 1: altsyncram_cn44 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_cn44.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cn44" for hierarchy "Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3723.tdf
    Info (12023): Found entity 1: altsyncram_3723 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_3723.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3723" for hierarchy "Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|altsyncram_3723:altsyncram1" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_cn44.tdf Line: 38
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (32) in the Memory Initialization File "C:/Users/HPz420/Documents/GitHub/R32V2020/Programs/Applications/A001-ANSI_Terminal/A001-ANSI_Terminal_dat.HEX" -- setting initial value for remaining addresses to 0 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 63
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_cn44.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_cn44.tdf Line: 39
Info (12133): Instantiated megafunction "Wrap_Data_Ram:Data_RAM_Wrap|BlockRam_Data:Data_RAM_1|altsyncram:altsyncram_component|altsyncram_cn44:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_cn44.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145132097"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "Wrap_Keyboard" for hierarchy "Wrap_Keyboard:kbdWrap" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 197
Info (12128): Elaborating entity "ps2_keyboard_to_ascii" for hierarchy "Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/Wrap_Keyboard.vhd Line: 35
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard_to_ascii.vhd Line: 70
Info (12128): Elaborating entity "debounce" for hierarchy "Wrap_Keyboard:kbdWrap|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 67
Info (12128): Elaborating entity "ANSIDisplayVGA" for hierarchy "ANSIDisplayVGA:SVGA" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 211
Warning (10036): Verilog HDL or VHDL warning at ANSIDisplayVGA.vhd(110): object "func_reset" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 110
Info (12128): Elaborating entity "SansBoldRom" for hierarchy "ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 217
Info (12128): Elaborating entity "altsyncram" for hierarchy "ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRom.vhd Line: 59
Info (12133): Instantiated megafunction "ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansBoldRom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../Components/TERMINAL/SansFontBold.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nts3.tdf
    Info (12023): Found entity 1: altsyncram_nts3 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_nts3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nts3" for hierarchy "ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_nts3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "SansFontBold.HEX" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBold.HEX Line: 1
    Warning (113009): Data at line (1) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBold.HEX Line: 1
    Warning (113009): Data at line (2) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBold.HEX Line: 2
    Warning (113009): Data at line (3) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBold.HEX Line: 3
    Warning (113009): Data at line (4) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBold.HEX Line: 4
    Warning (113009): Data at line (5) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBold.HEX Line: 5
    Warning (113009): Data at line (6) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBold.HEX Line: 6
    Warning (113009): Data at line (7) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBold.HEX Line: 7
    Warning (113009): Data at line (8) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBold.HEX Line: 8
    Warning (113009): Data at line (9) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBold.HEX Line: 9
    Warning (113009): Data at line (10) of memory initialization file "SansFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBold.HEX Line: 10
Info (12128): Elaborating entity "DisplayRam2K" for hierarchy "ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 248
Info (12128): Elaborating entity "altsyncram" for hierarchy "ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam2K.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam2K.vhd Line: 67
Info (12133): Instantiated megafunction "ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/DisplayRam2K.vhd Line: 67
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ldr3.tdf
    Info (12023): Found entity 1: altsyncram_ldr3 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_ldr3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ldr3" for hierarchy "ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "REG_8" for hierarchy "REG_8:LedBuzzerLatch" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 233
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:UART" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 247
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.09.14.08:47:41 Progress: Loading sld39793d33/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld39793d33/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/ip/sld39793d33/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/ip/sld39793d33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276027): Inferred dual-clock RAM node "bufferedUART:UART|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer R32V2020:R32V2020_CPU|o_peripheralRdStrobe~0 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 40
    Warning (19017): Found clock multiplexer R32V2020:R32V2020_CPU|o_peripheralWrStrobe~0 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/R32V2020.vhd Line: 41
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:UART|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "R32V2020:R32V2020_CPU|ALU:ALU|Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ANSIDisplayVGA:SVGA|Mod0" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 327
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ANSIDisplayVGA:SVGA|Mod1" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 328
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "R32V2020:R32V2020_CPU|ALU:ALU|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12130): Elaborated megafunction instantiation "bufferedUART:UART|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "bufferedUART:UART|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf
    Info (12023): Found entity 1: altsyncram_3ce1 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/altsyncram_3ce1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "ANSIDisplayVGA:SVGA|lpm_divide:Mod0" File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 327
Info (12133): Instantiated megafunction "ANSIDisplayVGA:SVGA|lpm_divide:Mod0" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 327
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/lpm_divide_icm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/sign_div_unsign_7nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/alt_u_div_2af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf
    Info (12023): Found entity 1: mult_bdt File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/ANSI_Terminal/db/mult_bdt.tdf Line: 30
Info (13014): Ignored 284 buffer(s)
    Info (13019): Ignored 284 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 538
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_BUZZER" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/R32V2020/ANSI_Terminal_top.vhd Line: 16
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5153 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 4995 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Sat Sep 14 08:48:18 2019
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:01:29


