set ::env(PROJECT_NAME) oc54x
set ::env(DESIGN_TOP) oc54_cpu
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/Cores/oc54x/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/oc54x/rtl/oc54x.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) core
