\hypertarget{group__RCC__LL__EC__ADC__CLKSOURCE}{}\doxysection{Peripheral ADC clock source selection}
\label{group__RCC__LL__EC__ADC__CLKSOURCE}\index{Peripheral ADC clock source selection@{Peripheral ADC clock source selection}}
Collaboration diagram for Peripheral ADC clock source selection\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__LL__EC__ADC__CLKSOURCE_ga4560e972d30fe1dc2ed644a08e034ae5}{LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+NONE}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos $<$$<$ 16U))
\item 
\#define \mbox{\hyperlink{group__RCC__LL__EC__ADC__CLKSOURCE_gafa929622b61e69f650be0f52b6ee53aa}{LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+PLL}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20ddb3cd4d1fd5d96332afe3ae38d8f4}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+0}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos))
\item 
\#define \mbox{\hyperlink{group__RCC__LL__EC__ADC__CLKSOURCE_gae1b33c3d55a46d7b9d720609ef16c2ac}{LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6ad9ad01be4f7e68ef4109afec3df8f}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+1}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__LL__EC__ADC__CLKSOURCE_ga4560e972d30fe1dc2ed644a08e034ae5}\label{group__RCC__LL__EC__ADC__CLKSOURCE_ga4560e972d30fe1dc2ed644a08e034ae5}} 
\index{Peripheral ADC clock source selection@{Peripheral ADC clock source selection}!LL\_RCC\_ADC12\_CLKSOURCE\_NONE@{LL\_RCC\_ADC12\_CLKSOURCE\_NONE}}
\index{LL\_RCC\_ADC12\_CLKSOURCE\_NONE@{LL\_RCC\_ADC12\_CLKSOURCE\_NONE}!Peripheral ADC clock source selection@{Peripheral ADC clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_ADC12\_CLKSOURCE\_NONE}{LL\_RCC\_ADC12\_CLKSOURCE\_NONE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+NONE~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos $<$$<$ 16U))}

No clock used as ADC12 clock source \mbox{\Hypertarget{group__RCC__LL__EC__ADC__CLKSOURCE_gafa929622b61e69f650be0f52b6ee53aa}\label{group__RCC__LL__EC__ADC__CLKSOURCE_gafa929622b61e69f650be0f52b6ee53aa}} 
\index{Peripheral ADC clock source selection@{Peripheral ADC clock source selection}!LL\_RCC\_ADC12\_CLKSOURCE\_PLL@{LL\_RCC\_ADC12\_CLKSOURCE\_PLL}}
\index{LL\_RCC\_ADC12\_CLKSOURCE\_PLL@{LL\_RCC\_ADC12\_CLKSOURCE\_PLL}!Peripheral ADC clock source selection@{Peripheral ADC clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_ADC12\_CLKSOURCE\_PLL}{LL\_RCC\_ADC12\_CLKSOURCE\_PLL}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+PLL~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20ddb3cd4d1fd5d96332afe3ae38d8f4}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+0}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos))}

PLL clock used as ADC12 clock source \mbox{\Hypertarget{group__RCC__LL__EC__ADC__CLKSOURCE_gae1b33c3d55a46d7b9d720609ef16c2ac}\label{group__RCC__LL__EC__ADC__CLKSOURCE_gae1b33c3d55a46d7b9d720609ef16c2ac}} 
\index{Peripheral ADC clock source selection@{Peripheral ADC clock source selection}!LL\_RCC\_ADC12\_CLKSOURCE\_SYSCLK@{LL\_RCC\_ADC12\_CLKSOURCE\_SYSCLK}}
\index{LL\_RCC\_ADC12\_CLKSOURCE\_SYSCLK@{LL\_RCC\_ADC12\_CLKSOURCE\_SYSCLK}!Peripheral ADC clock source selection@{Peripheral ADC clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_ADC12\_CLKSOURCE\_SYSCLK}{LL\_RCC\_ADC12\_CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad6ad9ad01be4f7e68ef4109afec3df8f}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+1}} $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos))}

SYSCLK clock used as ADC12 clock source 