Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 14:33:58 2024
| Host         : Miles-G14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RO_PUF_timing_summary_routed.rpt -pb RO_PUF_timing_summary_routed.pb -rpx RO_PUF_timing_summary_routed.rpx -warn_on_violation
| Design       : RO_PUF
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
TIMING-18  Warning           Missing input or output delay   23          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (7)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 27 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.527        0.000                      0                  500        0.177        0.000                      0                  500        4.500        0.000                       0                   260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.527        0.000                      0                  500        0.177        0.000                      0                  500        4.500        0.000                       0                   260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 ro_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selected_ro_out_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 3.152ns (33.401%)  route 6.285ns (66.599%))
  Logic Levels:           12  (LDCE=2 LUT1=2 LUT3=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.621     5.142    clk_50MHz_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  ro_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  ro_enable_reg[1]/Q
                         net (fo=3, routed)           0.744     6.405    ro1/slice0/MUX_3/SEL
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.150     6.555 r  ro1/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.504     7.058    ro1/slice0/MUX_4/B
    SLICE_X7Y31          LUT3 (Prop_lut3_I0_O)        0.348     7.406 r  ro1/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.635     8.041    ro1/slice0/latch0/dataIn
    SLICE_X8Y28          LDCE (DToQ_ldce_D_Q)         0.479     8.520 r  ro1/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.154     8.674    ro1/slice1/B
    SLICE_X9Y28          LUT1 (Prop_lut1_I0_O)        0.124     8.798 f  ro1/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.403     9.201    ro1/slice1/MUX_1/A
    SLICE_X9Y30          LUT3 (Prop_lut3_I2_O)        0.118     9.319 f  ro1/slice1/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.654     9.973    ro1/slice1/MUX_2/B
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.326    10.299 f  ro1/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.556    10.855    ro1/slice1/latch0/dataIn
    SLICE_X11Y30         LDCE (DToQ_ldce_D_Q)         0.469    11.324 f  ro1/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.295    11.619    ro1/slice2/B
    SLICE_X11Y30         LUT1 (Prop_lut1_I0_O)        0.124    11.743 r  ro1/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.264    12.007    ro1/slice2/MUX_0/A
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.124    12.131 r  ro1/slice2/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.940    13.071    ro1/slice2/MUX_2/A
    SLICE_X4Y30          LUT3 (Prop_lut3_I1_O)        0.124    13.195 r  ro1/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.311    13.507    ro_out[1]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.124    13.631 r  selected_ro_out_inferred_i_2/O
                         net (fo=1, routed)           0.824    14.455    selected_ro_out_inferred_i_2_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124    14.579 r  selected_ro_out_inferred_i_1/O
                         net (fo=1, routed)           0.000    14.579    selected_ro_out
    SLICE_X3Y30          FDRE                                         r  selected_ro_out_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.508    14.849    clk_50MHz_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  selected_ro_out_sync1_reg/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.032    15.106    selected_ro_out_sync1_reg
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.579    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 std_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            std_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.303%)  route 4.550ns (82.697%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.620     5.141    clk_50MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  std_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  std_counter_reg[18]/Q
                         net (fo=2, routed)           0.945     6.542    std_counter[18]
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.666 r  std_counter[31]_i_11/O
                         net (fo=3, routed)           0.830     7.497    std_counter[31]_i_11_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.621 r  std_counter[31]_i_10/O
                         net (fo=4, routed)           0.333     7.953    std_counter[31]_i_10_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.077 f  std_counter[31]_i_3/O
                         net (fo=133, routed)         0.856     8.933    std_counter[31]_i_3_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.057 r  std_counter[31]_i_1/O
                         net (fo=48, routed)          1.586    10.643    std_counter[31]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  std_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.505    14.846    clk_50MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  std_counter_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    14.642    std_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 std_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            std_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.303%)  route 4.550ns (82.697%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.620     5.141    clk_50MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  std_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  std_counter_reg[18]/Q
                         net (fo=2, routed)           0.945     6.542    std_counter[18]
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.666 r  std_counter[31]_i_11/O
                         net (fo=3, routed)           0.830     7.497    std_counter[31]_i_11_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.621 r  std_counter[31]_i_10/O
                         net (fo=4, routed)           0.333     7.953    std_counter[31]_i_10_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.077 f  std_counter[31]_i_3/O
                         net (fo=133, routed)         0.856     8.933    std_counter[31]_i_3_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.057 r  std_counter[31]_i_1/O
                         net (fo=48, routed)          1.586    10.643    std_counter[31]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  std_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.505    14.846    clk_50MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  std_counter_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    14.642    std_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 std_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            std_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.303%)  route 4.550ns (82.697%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.620     5.141    clk_50MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  std_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  std_counter_reg[18]/Q
                         net (fo=2, routed)           0.945     6.542    std_counter[18]
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.666 r  std_counter[31]_i_11/O
                         net (fo=3, routed)           0.830     7.497    std_counter[31]_i_11_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.621 r  std_counter[31]_i_10/O
                         net (fo=4, routed)           0.333     7.953    std_counter[31]_i_10_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.077 f  std_counter[31]_i_3/O
                         net (fo=133, routed)         0.856     8.933    std_counter[31]_i_3_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.057 r  std_counter[31]_i_1/O
                         net (fo=48, routed)          1.586    10.643    std_counter[31]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  std_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.505    14.846    clk_50MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  std_counter_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    14.642    std_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 std_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            std_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.952ns (17.303%)  route 4.550ns (82.697%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.620     5.141    clk_50MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  std_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  std_counter_reg[18]/Q
                         net (fo=2, routed)           0.945     6.542    std_counter[18]
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.666 r  std_counter[31]_i_11/O
                         net (fo=3, routed)           0.830     7.497    std_counter[31]_i_11_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.621 r  std_counter[31]_i_10/O
                         net (fo=4, routed)           0.333     7.953    std_counter[31]_i_10_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.077 f  std_counter[31]_i_3/O
                         net (fo=133, routed)         0.856     8.933    std_counter[31]_i_3_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.057 r  std_counter[31]_i_1/O
                         net (fo=48, routed)          1.586    10.643    std_counter[31]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  std_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.505    14.846    clk_50MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  std_counter_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    14.642    std_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 btnC_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 0.842ns (14.519%)  route 4.957ns (85.481%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.615     5.136    clk_50MHz_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  btnC_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.419     5.555 f  btnC_prev_reg/Q
                         net (fo=6, routed)           0.852     6.408    btnC_prev
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.299     6.707 r  ro_counts[1][15]_i_3/O
                         net (fo=134, routed)         4.105    10.812    std_counter1
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.124    10.936 r  ro_counts[7][2]_i_1/O
                         net (fo=1, routed)           0.000    10.936    ro_counts[7][2]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  ro_counts_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.508    14.849    clk_50MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  ro_counts_reg[7][2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.029    15.103    ro_counts_reg[7][2]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 btnC_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 0.842ns (14.487%)  route 4.970ns (85.513%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.615     5.136    clk_50MHz_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  btnC_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.419     5.555 f  btnC_prev_reg/Q
                         net (fo=6, routed)           0.852     6.408    btnC_prev
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.299     6.707 r  ro_counts[1][15]_i_3/O
                         net (fo=134, routed)         4.118    10.824    std_counter1
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124    10.948 r  ro_counts[6][1]_i_1/O
                         net (fo=1, routed)           0.000    10.948    ro_counts[6][1]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  ro_counts_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.508    14.849    clk_50MHz_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  ro_counts_reg[6][1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.077    15.151    ro_counts_reg[6][1]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 btnC_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.842ns (14.730%)  route 4.874ns (85.270%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.615     5.136    clk_50MHz_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  btnC_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.419     5.555 f  btnC_prev_reg/Q
                         net (fo=6, routed)           0.852     6.408    btnC_prev
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.299     6.707 r  ro_counts[1][15]_i_3/O
                         net (fo=134, routed)         4.022    10.729    std_counter1
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.124    10.853 r  ro_counts[6][5]_i_1/O
                         net (fo=1, routed)           0.000    10.853    ro_counts[6][5]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  ro_counts_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.506    14.847    clk_50MHz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  ro_counts_reg[6][5]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.032    15.104    ro_counts_reg[6][5]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 std_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 0.952ns (17.108%)  route 4.613ns (82.892%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.620     5.141    clk_50MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  std_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  std_counter_reg[18]/Q
                         net (fo=2, routed)           0.945     6.542    std_counter[18]
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.666 f  std_counter[31]_i_11/O
                         net (fo=3, routed)           0.830     7.497    std_counter[31]_i_11_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.621 f  std_counter[31]_i_10/O
                         net (fo=4, routed)           0.333     7.953    std_counter[31]_i_10_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.077 r  std_counter[31]_i_3/O
                         net (fo=133, routed)         2.505    10.582    std_counter[31]_i_3_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124    10.706 r  ro_counts[1][6]_i_1/O
                         net (fo=1, routed)           0.000    10.706    ro_counts[1][6]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  ro_counts_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.440    14.781    clk_50MHz_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  ro_counts_reg[1][6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)        0.079    15.085    ro_counts_reg[1][6]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 std_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 0.952ns (18.620%)  route 4.161ns (81.380%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.620     5.141    clk_50MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  std_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  std_counter_reg[18]/Q
                         net (fo=2, routed)           0.945     6.542    std_counter[18]
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.666 r  std_counter[31]_i_11/O
                         net (fo=3, routed)           0.830     7.497    std_counter[31]_i_11_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.621 r  std_counter[31]_i_10/O
                         net (fo=4, routed)           0.333     7.953    std_counter[31]_i_10_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.077 f  std_counter[31]_i_3/O
                         net (fo=133, routed)         0.856     8.933    std_counter[31]_i_3_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.057 r  std_counter[31]_i_1/O
                         net (fo=48, routed)          1.197    10.254    std_counter[31]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  ro_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.507    14.848    clk_50MHz_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  ro_counter_reg[4]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.644    ro_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  4.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ro_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.896%)  route 0.125ns (40.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.586     1.469    clk_50MHz_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  ro_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ro_counter_reg[3]/Q
                         net (fo=10, routed)          0.125     1.735    ro_counter[3]
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  ro_counts[7][3]_i_1/O
                         net (fo=1, routed)           0.000     1.780    ro_counts[7][3]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  ro_counts_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.855     1.982    clk_50MHz_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  ro_counts_reg[7][3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.121     1.603    ro_counts_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ro_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.284%)  route 0.150ns (44.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.586     1.469    clk_50MHz_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  ro_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ro_counter_reg[1]/Q
                         net (fo=10, routed)          0.150     1.761    ro_counter[1]
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  ro_counts[7][1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    ro_counts[7][1]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  ro_counts_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.856     1.983    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  ro_counts_reg[7][1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.121     1.605    ro_counts_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ro_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[6][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.180%)  route 0.151ns (44.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.585     1.468    clk_50MHz_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  ro_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ro_counter_reg[10]/Q
                         net (fo=10, routed)          0.151     1.760    ro_counter[10]
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  ro_counts[6][10]_i_1/O
                         net (fo=1, routed)           0.000     1.805    ro_counts[6][10]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  ro_counts_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.851     1.978    clk_50MHz_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  ro_counts_reg[6][10]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.092     1.592    ro_counts_reg[6][10]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ro_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[8][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.106%)  route 0.164ns (46.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.585     1.468    clk_50MHz_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  ro_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ro_counter_reg[7]/Q
                         net (fo=10, routed)          0.164     1.773    ro_counter[7]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  ro_counts[8][7]_i_1/O
                         net (fo=1, routed)           0.000     1.818    ro_counts[8][7]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  ro_counts_reg[8][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.855     1.982    clk_50MHz_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  ro_counts_reg[8][7]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.121     1.604    ro_counts_reg[8][7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ro_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.779%)  route 0.180ns (49.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.585     1.468    clk_50MHz_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  ro_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ro_counter_reg[10]/Q
                         net (fo=10, routed)          0.180     1.789    ro_counter[10]
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  ro_counts[3][10]_i_1/O
                         net (fo=1, routed)           0.000     1.834    ro_counts[3][10]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  ro_counts_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.851     1.978    clk_50MHz_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  ro_counts_reg[3][10]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.120     1.620    ro_counts_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ro_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.585     1.468    clk_50MHz_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  ro_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ro_counter_reg[5]/Q
                         net (fo=10, routed)          0.162     1.771    ro_counter[5]
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  ro_counts[7][5]_i_1/O
                         net (fo=1, routed)           0.000     1.816    ro_counts[7][5]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  ro_counts_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.854     1.981    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  ro_counts_reg[7][5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.121     1.602    ro_counts_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ro_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.884%)  route 0.166ns (47.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.583     1.466    clk_50MHz_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  ro_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ro_counter_reg[15]/Q
                         net (fo=10, routed)          0.166     1.773    ro_counter[15]
    SLICE_X7Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  ro_counts[3][15]_i_1/O
                         net (fo=1, routed)           0.000     1.818    ro_counts[3][15]_i_1_n_0
    SLICE_X7Y23          FDRE                                         r  ro_counts_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.849     1.976    clk_50MHz_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  ro_counts_reg[3][15]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.092     1.590    ro_counts_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ro_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.455%)  route 0.175ns (48.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.586     1.469    clk_50MHz_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  ro_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ro_counter_reg[1]/Q
                         net (fo=10, routed)          0.175     1.786    ro_counter[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  ro_counts[6][1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    ro_counts[6][1]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  ro_counts_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.855     1.982    clk_50MHz_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  ro_counts_reg[6][1]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120     1.602    ro_counts_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ro_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.414%)  route 0.150ns (44.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.586     1.469    clk_50MHz_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  ro_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ro_counter_reg[0]/Q
                         net (fo=10, routed)          0.150     1.760    ro_counter[0]
    SLICE_X1Y19          LUT3 (Prop_lut3_I2_O)        0.045     1.805 r  ro_counts[8][0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    ro_counts[8][0]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  ro_counts_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.856     1.983    clk_50MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  ro_counts_reg[8][0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.092     1.576    ro_counts_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ro_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.124%)  route 0.140ns (42.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.583     1.466    clk_50MHz_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  ro_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ro_index_reg[2]/Q
                         net (fo=15, routed)          0.140     1.747    ro_index[2]
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  ro_index[3]_i_2/O
                         net (fo=1, routed)           0.000     1.792    ro_index[3]_i_2_n_0
    SLICE_X5Y27          FDRE                                         r  ro_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.851     1.978    clk_50MHz_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  ro_index_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.092     1.558    ro_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    btnC_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y25   calculated_challenge_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y25   calculated_challenge_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y25    calculated_challenge_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y25    calculated_challenge_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y25   calculated_challenge_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y25   calculated_challenge_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    calculation_done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    counting_active_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    btnC_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    btnC_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   calculated_challenge_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   calculated_challenge_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   calculated_challenge_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   calculated_challenge_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    calculated_challenge_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    calculated_challenge_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    calculated_challenge_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    calculated_challenge_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    btnC_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    btnC_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   calculated_challenge_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   calculated_challenge_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   calculated_challenge_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   calculated_challenge_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    calculated_challenge_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    calculated_challenge_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    calculated_challenge_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    calculated_challenge_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.009ns  (logic 4.507ns (45.025%)  route 5.503ns (54.975%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.917     1.435    display_driver/cnt_dig[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.124     1.559 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.039     2.598    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.152     2.750 r  display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           3.546     6.297    SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    10.009 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.009    SEGMENTS[6]
    W7                                                                r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.868ns  (logic 4.533ns (45.939%)  route 5.335ns (54.061%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.917     1.435    display_driver/cnt_dig[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.124     1.559 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.042     2.601    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.152     2.753 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.376     6.129    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739     9.868 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.868    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.816ns  (logic 4.534ns (46.190%)  route 5.282ns (53.810%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.917     1.435    display_driver/cnt_dig[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.124     1.559 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.845     2.405    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.154     2.559 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           3.520     6.078    SEGMENTS_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738     9.816 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.816    SEGMENTS[4]
    U8                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.805ns  (logic 4.270ns (43.553%)  route 5.535ns (56.447%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.917     1.435    display_driver/cnt_dig[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.124     1.559 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.039     2.598    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     2.722 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.578     6.301    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.805 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.805    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.695ns  (logic 4.286ns (44.205%)  route 5.410ns (55.795%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.917     1.435    display_driver/cnt_dig[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.124     1.559 f  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.042     2.601    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     2.725 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.451     6.176    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.695 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.695    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.693ns  (logic 4.302ns (44.379%)  route 5.391ns (55.621%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.917     1.435    display_driver/cnt_dig[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.124     1.559 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.845     2.405    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     2.529 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           3.628     6.157    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.693 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.693    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.074ns  (logic 4.295ns (47.334%)  route 4.779ns (52.666%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.917     1.435    display_driver/cnt_dig[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.124     1.559 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.840     2.399    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     2.523 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           3.022     5.545    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.074 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.074    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.968ns  (logic 4.393ns (48.983%)  route 4.575ns (51.017%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.710     1.228    display_driver/cnt_dig[0]
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.148     1.376 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           3.866     5.241    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     8.968 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.968    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.927ns  (logic 4.378ns (49.044%)  route 4.549ns (50.956%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.707     1.225    display_driver/cnt_dig[1]
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.146     1.371 r  display_driver/DISP_EN[3]_INST_0/O
                         net (fo=1, routed)           3.842     5.213    DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714     8.927 r  DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.927    DISP_EN[3]
    W4                                                                r  DISP_EN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.703ns  (logic 4.141ns (47.582%)  route 4.562ns (52.418%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.710     1.228    display_driver/cnt_dig[0]
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.124     1.352 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           3.852     5.204    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.703 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.703    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.211     0.375    display_driver/cnt_dig[0]
    SLICE_X2Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.420 r  display_driver/cnt_dig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.420    display_driver/plusOp[0]
    SLICE_X2Y17          FDRE                                         r  display_driver/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.211     0.375    display_driver/cnt_dig[0]
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.420 r  display_driver/cnt_dig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.420    display_driver/plusOp[1]
    SLICE_X2Y17          FDRE                                         r  display_driver/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 1.484ns (52.950%)  route 1.319ns (47.050%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.197     0.361    display_driver/cnt_dig[0]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.406 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.150     0.556    display_driver/sel0[2]
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.045     0.601 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           0.972     1.573    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.803 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.803    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.903ns  (logic 1.484ns (51.121%)  route 1.419ns (48.879%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.211     0.375    display_driver/cnt_dig[0]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.043     0.418 r  display_driver/DISP_EN[0]_INST_0/O
                         net (fo=1, routed)           1.208     1.626    DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     2.903 r  DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.903    DISP_EN[0]
    U2                                                                r  DISP_EN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.103ns  (logic 1.475ns (47.538%)  route 1.628ns (52.462%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.201     0.365    display_driver/cnt_dig[0]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.410 f  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.183     0.593    display_driver/sel0[3]
    SLICE_X4Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.638 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           1.244     1.882    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.103 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.103    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.104ns  (logic 1.409ns (45.403%)  route 1.695ns (54.597%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.241     0.405    display_driver/cnt_dig[1]
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.045     0.450 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           1.453     1.904    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.104 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.104    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.460ns (46.452%)  route 1.683ns (53.548%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.201     0.365    display_driver/cnt_dig[0]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.410 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.182     0.592    display_driver/sel0[3]
    SLICE_X4Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.637 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           1.299     1.937    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.142 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.142    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.160ns  (logic 1.557ns (49.277%)  route 1.603ns (50.723%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.201     0.365    display_driver/cnt_dig[0]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.410 f  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.183     0.593    display_driver/sel0[3]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.049     0.642 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           1.219     1.861    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.299     3.160 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.160    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.166ns  (logic 1.484ns (46.892%)  route 1.681ns (53.108%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.211     0.375    display_driver/cnt_dig[0]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.043     0.418 r  display_driver/DISP_EN[3]_INST_0/O
                         net (fo=1, routed)           1.471     1.888    DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     3.166 r  DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.166    DISP_EN[3]
    W4                                                                r  DISP_EN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.211ns  (logic 1.500ns (46.712%)  route 1.711ns (53.288%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.241     0.405    display_driver/cnt_dig[1]
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.046     0.451 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           1.470     1.921    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.211 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.211    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.195ns  (logic 4.507ns (44.205%)  route 5.688ns (55.795%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           1.103     6.766    display_driver/COUNT[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.039     7.929    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.152     8.081 r  display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           3.546    11.628    SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    15.340 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.340    SEGMENTS[6]
    W7                                                                r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.054ns  (logic 4.533ns (45.090%)  route 5.521ns (54.910%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           1.103     6.766    display_driver/COUNT[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.042     7.932    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.152     8.084 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.376    11.460    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    15.199 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.199    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.002ns  (logic 4.534ns (45.332%)  route 5.468ns (54.668%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           1.103     6.766    display_driver/COUNT[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.845     7.736    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.154     7.890 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           3.520    11.409    SEGMENTS_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738    15.147 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.147    SEGMENTS[4]
    U8                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.991ns  (logic 4.270ns (42.743%)  route 5.721ns (57.257%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           1.103     6.766    display_driver/COUNT[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.039     7.929    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     8.053 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.578    11.632    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.136 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.136    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.881ns  (logic 4.286ns (43.374%)  route 5.595ns (56.626%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 f  response_reg_reg[1]/Q
                         net (fo=3, routed)           1.103     6.766    display_driver/COUNT[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.890 f  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.042     7.932    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     8.056 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.451    11.507    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.026 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.026    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.879ns  (logic 4.302ns (43.545%)  route 5.577ns (56.455%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           1.103     6.766    display_driver/COUNT[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.845     7.736    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     7.860 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           3.628    11.488    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.024 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.024    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.260ns  (logic 4.295ns (46.384%)  route 4.965ns (53.616%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           1.103     6.766    display_driver/COUNT[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.840     7.730    display_driver/sel0[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     7.854 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           3.022    10.876    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.405 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.405    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculation_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.249ns  (logic 3.977ns (43.005%)  route 5.271ns (56.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.615     5.136    clk_50MHz_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  calculation_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  calculation_done_reg/Q
                         net (fo=63, routed)          5.271    10.864    calculation_done
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.385 r  done_LED_OBUF_inst/O
                         net (fo=0)                   0.000    14.385    done_LED
    L1                                                                r  done_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 4.048ns (63.301%)  route 2.347ns (36.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           2.347     8.010    response_reg[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.540 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.540    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.317ns  (logic 4.019ns (63.614%)  route 2.299ns (36.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.627     5.148    clk_50MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           2.299     7.965    response_reg[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.466 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.466    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.366ns (79.638%)  route 0.349ns (20.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           0.349     1.983    response_reg[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.186 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.186    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.374ns (79.748%)  route 0.349ns (20.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.588     1.471    clk_50MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  response_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  response_reg_reg[3]/Q
                         net (fo=3, routed)           0.349     1.984    response_reg[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.194 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.194    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.374ns (79.695%)  route 0.350ns (20.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.588     1.471    clk_50MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  response_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  response_reg_reg[4]/Q
                         net (fo=3, routed)           0.350     1.985    response_reg[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.195 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.195    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.357ns (72.255%)  route 0.521ns (27.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.589     1.472    clk_50MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  response_reg_reg[5]/Q
                         net (fo=3, routed)           0.521     2.134    response_reg[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.350 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.350    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.347ns (71.228%)  route 0.544ns (28.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.589     1.472    clk_50MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  response_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  response_reg_reg[0]/Q
                         net (fo=3, routed)           0.544     2.157    response_reg[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.363 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.363    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.348ns (69.378%)  route 0.595ns (30.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.589     1.472    clk_50MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  response_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  response_reg_reg[6]/Q
                         net (fo=3, routed)           0.595     2.208    response_reg[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.416 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.416    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.366ns (69.421%)  route 0.602ns (30.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.588     1.471    clk_50MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           0.602     2.237    response_reg[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.439 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.439    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.395ns (68.219%)  route 0.650ns (31.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.585     1.468    clk_50MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           0.650     2.282    response_reg[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.512 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.512    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.416ns (50.769%)  route 1.373ns (49.231%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.580     1.463    clk_50MHz_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 f  valid_reg/Q
                         net (fo=8, routed)           0.401     2.006    display_driver/VALID
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.045     2.051 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           0.972     3.022    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.252 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.252    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.071ns  (logic 1.407ns (45.814%)  route 1.664ns (54.186%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.580     1.463    clk_50MHz_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 f  valid_reg/Q
                         net (fo=8, routed)           0.420     2.025    display_driver/VALID
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.045     2.070 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           1.244     3.313    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.534 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.534    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           434 Endpoints
Min Delay           434 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            selected_ro_out_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.838ns  (logic 4.876ns (32.862%)  route 9.962ns (67.138%))
  Logic Levels:           14  (IBUF=1 LDCE=2 LUT1=2 LUT3=7 LUT5=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=20, routed)          3.756     5.212    ro3/slice0/MUX_2/SEL
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.150     5.362 r  ro3/slice0/MUX_2/OUT_INST_0/O
                         net (fo=1, routed)           0.984     6.346    ro3/slice0/MUX_3/B
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.354     6.700 r  ro3/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.579     7.279    ro3/slice0/MUX_4/B
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.358     7.637 r  ro3/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.371     8.008    ro3/slice0/latch0/dataIn
    SLICE_X10Y26         LDCE (DToQ_ldce_D_Q)         0.681     8.689 r  ro3/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.151     8.840    ro3/slice1/B
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124     8.964 f  ro3/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.464     9.428    ro3/slice1/MUX_1/A
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.116     9.544 f  ro3/slice1/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.945    10.490    ro3/slice1/MUX_2/B
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.350    10.840 f  ro3/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.344    11.184    ro3/slice1/latch0/dataIn
    SLICE_X11Y26         LDCE (DToQ_ldce_D_Q)         0.667    11.851 f  ro3/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.338    12.189    ro3/slice2/B
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124    12.313 r  ro3/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.436    12.749    ro3/slice2/MUX_0/A
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.124    12.873 r  ro3/slice2/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.684    13.558    ro3/slice2/MUX_2/A
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.124    13.682 r  ro3/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.592    14.273    ro_out[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    14.397 r  selected_ro_out_inferred_i_6/O
                         net (fo=1, routed)           0.317    14.714    selected_ro_out_inferred_i_6_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.124    14.838 r  selected_ro_out_inferred_i_1/O
                         net (fo=1, routed)           0.000    14.838    selected_ro_out
    SLICE_X3Y30          FDRE                                         r  selected_ro_out_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.508     4.849    clk_50MHz_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  selected_ro_out_sync1_reg/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.788ns  (logic 2.937ns (30.006%)  route 6.851ns (69.994%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  challenge_IBUF[2]_inst/O
                         net (fo=20, routed)          3.826     5.279    challenge_IBUF[2]
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.403 f  ro_index[3]_i_5/O
                         net (fo=1, routed)           0.429     5.832    ro_index[3]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.956 f  ro_index[3]_i_3/O
                         net (fo=56, routed)          2.596     8.552    ro_index[3]_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.676 r  ro_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     8.676    ro_counter[3]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.226 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.226    ro_counter_reg[3]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.340 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    ro_counter_reg[7]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    ro_counter_reg[11]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.788 r  ro_counter_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.788    ro_counter_reg[15]_i_1_n_6
    SLICE_X3Y23          FDRE                                         r  ro_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.504     4.845    clk_50MHz_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  ro_counter_reg[13]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            std_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.781ns  (logic 3.375ns (34.506%)  route 6.406ns (65.494%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  challenge_IBUF[2]_inst/O
                         net (fo=20, routed)          3.826     5.279    challenge_IBUF[2]
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.403 f  ro_index[3]_i_5/O
                         net (fo=1, routed)           0.429     5.832    ro_index[3]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.956 f  ro_index[3]_i_3/O
                         net (fo=56, routed)          2.142     8.098    ro_index[3]_i_3_n_0
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.124     8.222 r  std_counter[3]_i_6/O
                         net (fo=1, routed)           0.000     8.222    std_counter[3]_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.754 r  std_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.754    std_counter_reg[3]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.868 r  std_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.868    std_counter_reg[7]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.982 r  std_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.991    std_counter_reg[11]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  std_counter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    std_counter_reg[15]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  std_counter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    std_counter_reg[19]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  std_counter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    std_counter_reg[23]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.447 r  std_counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.447    std_counter_reg[27]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.781 r  std_counter_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.781    std_counter_reg[31]_i_2_n_6
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.508     4.849    clk_50MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[29]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.767ns  (logic 2.916ns (29.855%)  route 6.851ns (70.145%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  challenge_IBUF[2]_inst/O
                         net (fo=20, routed)          3.826     5.279    challenge_IBUF[2]
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.403 f  ro_index[3]_i_5/O
                         net (fo=1, routed)           0.429     5.832    ro_index[3]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.956 f  ro_index[3]_i_3/O
                         net (fo=56, routed)          2.596     8.552    ro_index[3]_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.676 r  ro_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     8.676    ro_counter[3]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.226 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.226    ro_counter_reg[3]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.340 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    ro_counter_reg[7]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    ro_counter_reg[11]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.767 r  ro_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.767    ro_counter_reg[15]_i_1_n_4
    SLICE_X3Y23          FDRE                                         r  ro_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.504     4.845    clk_50MHz_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  ro_counter_reg[15]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            std_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.760ns  (logic 3.354ns (34.365%)  route 6.406ns (65.635%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  challenge_IBUF[2]_inst/O
                         net (fo=20, routed)          3.826     5.279    challenge_IBUF[2]
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.403 f  ro_index[3]_i_5/O
                         net (fo=1, routed)           0.429     5.832    ro_index[3]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.956 f  ro_index[3]_i_3/O
                         net (fo=56, routed)          2.142     8.098    ro_index[3]_i_3_n_0
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.124     8.222 r  std_counter[3]_i_6/O
                         net (fo=1, routed)           0.000     8.222    std_counter[3]_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.754 r  std_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.754    std_counter_reg[3]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.868 r  std_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.868    std_counter_reg[7]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.982 r  std_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.991    std_counter_reg[11]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  std_counter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    std_counter_reg[15]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  std_counter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    std_counter_reg[19]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  std_counter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    std_counter_reg[23]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.447 r  std_counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.447    std_counter_reg[27]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.760 r  std_counter_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.760    std_counter_reg[31]_i_2_n_4
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.508     4.849    clk_50MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[31]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.693ns  (logic 2.842ns (29.320%)  route 6.851ns (70.680%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  challenge_IBUF[2]_inst/O
                         net (fo=20, routed)          3.826     5.279    challenge_IBUF[2]
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.403 f  ro_index[3]_i_5/O
                         net (fo=1, routed)           0.429     5.832    ro_index[3]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.956 f  ro_index[3]_i_3/O
                         net (fo=56, routed)          2.596     8.552    ro_index[3]_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.676 r  ro_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     8.676    ro_counter[3]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.226 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.226    ro_counter_reg[3]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.340 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    ro_counter_reg[7]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    ro_counter_reg[11]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.693 r  ro_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.693    ro_counter_reg[15]_i_1_n_5
    SLICE_X3Y23          FDRE                                         r  ro_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.504     4.845    clk_50MHz_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  ro_counter_reg[14]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            std_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.686ns  (logic 3.280ns (33.863%)  route 6.406ns (66.137%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  challenge_IBUF[2]_inst/O
                         net (fo=20, routed)          3.826     5.279    challenge_IBUF[2]
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.403 f  ro_index[3]_i_5/O
                         net (fo=1, routed)           0.429     5.832    ro_index[3]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.956 f  ro_index[3]_i_3/O
                         net (fo=56, routed)          2.142     8.098    ro_index[3]_i_3_n_0
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.124     8.222 r  std_counter[3]_i_6/O
                         net (fo=1, routed)           0.000     8.222    std_counter[3]_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.754 r  std_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.754    std_counter_reg[3]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.868 r  std_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.868    std_counter_reg[7]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.982 r  std_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.991    std_counter_reg[11]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  std_counter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    std_counter_reg[15]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  std_counter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    std_counter_reg[19]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  std_counter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    std_counter_reg[23]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.447 r  std_counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.447    std_counter_reg[27]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.686 r  std_counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     9.686    std_counter_reg[31]_i_2_n_5
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.508     4.849    clk_50MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[30]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.677ns  (logic 2.826ns (29.203%)  route 6.851ns (70.797%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  challenge_IBUF[2]_inst/O
                         net (fo=20, routed)          3.826     5.279    challenge_IBUF[2]
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.403 f  ro_index[3]_i_5/O
                         net (fo=1, routed)           0.429     5.832    ro_index[3]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.956 f  ro_index[3]_i_3/O
                         net (fo=56, routed)          2.596     8.552    ro_index[3]_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.676 r  ro_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     8.676    ro_counter[3]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.226 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.226    ro_counter_reg[3]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.340 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    ro_counter_reg[7]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    ro_counter_reg[11]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.677 r  ro_counter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.677    ro_counter_reg[15]_i_1_n_7
    SLICE_X3Y23          FDRE                                         r  ro_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.504     4.845    clk_50MHz_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  ro_counter_reg[12]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.674ns  (logic 2.823ns (29.181%)  route 6.851ns (70.819%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  challenge_IBUF[2]_inst/O
                         net (fo=20, routed)          3.826     5.279    challenge_IBUF[2]
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.403 f  ro_index[3]_i_5/O
                         net (fo=1, routed)           0.429     5.832    ro_index[3]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.956 f  ro_index[3]_i_3/O
                         net (fo=56, routed)          2.596     8.552    ro_index[3]_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     8.676 r  ro_counter[3]_i_5/O
                         net (fo=1, routed)           0.000     8.676    ro_counter[3]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.226 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.226    ro_counter_reg[3]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.340 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    ro_counter_reg[7]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.674 r  ro_counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.674    ro_counter_reg[11]_i_1_n_6
    SLICE_X3Y22          FDRE                                         r  ro_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.505     4.846    clk_50MHz_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  ro_counter_reg[9]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            std_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.670ns  (logic 3.264ns (33.754%)  route 6.406ns (66.246%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  challenge_IBUF[2]_inst/O
                         net (fo=20, routed)          3.826     5.279    challenge_IBUF[2]
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.403 f  ro_index[3]_i_5/O
                         net (fo=1, routed)           0.429     5.832    ro_index[3]_i_5_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.956 f  ro_index[3]_i_3/O
                         net (fo=56, routed)          2.142     8.098    ro_index[3]_i_3_n_0
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.124     8.222 r  std_counter[3]_i_6/O
                         net (fo=1, routed)           0.000     8.222    std_counter[3]_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.754 r  std_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.754    std_counter_reg[3]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.868 r  std_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.868    std_counter_reg[7]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.982 r  std_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.991    std_counter_reg[11]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  std_counter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    std_counter_reg[15]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  std_counter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    std_counter_reg[19]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  std_counter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    std_counter_reg[23]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.447 r  std_counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.447    std_counter_reg[27]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.670 r  std_counter_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.670    std_counter_reg[31]_i_2_n_7
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.508     4.849    clk_50MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btnC_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.210ns (25.705%)  route 0.606ns (74.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=7, routed)           0.606     0.815    btnC_IBUF
    SLICE_X5Y25          FDRE                                         r  btnC_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.848     1.975    clk_50MHz_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  btnC_prev_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            calculation_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.255ns (28.724%)  route 0.632ns (71.276%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=7, routed)           0.632     0.841    btnC_IBUF
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.045     0.886 r  calculation_done_i_1/O
                         net (fo=1, routed)           0.000     0.886    calculation_done_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  calculation_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.848     1.975    clk_50MHz_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  calculation_done_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            std_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.255ns (20.785%)  route 0.970ns (79.215%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=7, routed)           0.772     0.981    btnC_IBUF
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.026 r  std_counter[31]_i_1/O
                         net (fo=48, routed)          0.198     1.225    std_counter[31]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.855     1.982    clk_50MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            std_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.255ns (20.785%)  route 0.970ns (79.215%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=7, routed)           0.772     0.981    btnC_IBUF
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.026 r  std_counter[31]_i_1/O
                         net (fo=48, routed)          0.198     1.225    std_counter[31]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.855     1.982    clk_50MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            std_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.255ns (20.785%)  route 0.970ns (79.215%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=7, routed)           0.772     0.981    btnC_IBUF
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.026 r  std_counter[31]_i_1/O
                         net (fo=48, routed)          0.198     1.225    std_counter[31]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.855     1.982    clk_50MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            std_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.255ns (20.785%)  route 0.970ns (79.215%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=7, routed)           0.772     0.981    btnC_IBUF
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.026 r  std_counter[31]_i_1/O
                         net (fo=48, routed)          0.198     1.225    std_counter[31]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.855     1.982    clk_50MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  std_counter_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            std_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.255ns (20.575%)  route 0.983ns (79.425%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=7, routed)           0.772     0.981    btnC_IBUF
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.026 r  std_counter[31]_i_1/O
                         net (fo=48, routed)          0.211     1.237    std_counter[31]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  std_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.850     1.977    clk_50MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  std_counter_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            std_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.255ns (20.575%)  route 0.983ns (79.425%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=7, routed)           0.772     0.981    btnC_IBUF
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.026 r  std_counter[31]_i_1/O
                         net (fo=48, routed)          0.211     1.237    std_counter[31]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  std_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.850     1.977    clk_50MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  std_counter_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            std_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.255ns (20.575%)  route 0.983ns (79.425%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=7, routed)           0.772     0.981    btnC_IBUF
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.026 r  std_counter[31]_i_1/O
                         net (fo=48, routed)          0.211     1.237    std_counter[31]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  std_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.850     1.977    clk_50MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  std_counter_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            std_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.255ns (20.575%)  route 0.983ns (79.425%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=7, routed)           0.772     0.981    btnC_IBUF
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.026 r  std_counter[31]_i_1/O
                         net (fo=48, routed)          0.211     1.237    std_counter[31]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  std_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.850     1.977    clk_50MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  std_counter_reg[15]/C





