{
  "abstract": [
    {
      "text": "Constants that specify offsets to distinct registers in a memory range.",
      "type": "text"
    }
  ],
  "hierarchy": {
    "paths": [
      [
        "doc://com.apple.documentation/documentation/technologies",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice"
      ]
    ]
  },
  "identifier": {
    "interfaceLanguage": "occ",
    "url": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/bridge-header-offsets-enum"
  },
  "kind": "article",
  "legalNotices": {
    "copyright": "Copyright &copy; 2025 Apple Inc. All rights reserved.",
    "privacyPolicy": "https://www.apple.com/privacy/privacy-policy",
    "termsOfUse": "https://www.apple.com/legal/internet-services/terms/site.html"
  },
  "metadata": {
    "modules": [
      {
        "name": "PCIDriverKit"
      }
    ],
    "role": "collectionGroup",
    "roleHeading": "API Collection",
    "title": "Bridge Header Offsets"
  },
  "references": {
    "doc://com.apple.documentation/documentation/technologies": {
      "abstract": [
        {
          "text": "",
          "type": "text"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/technologies",
      "kind": "technologies",
      "role": "overview",
      "title": "Technologies",
      "type": "topic",
      "url": "/documentation/technologies"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit": {
      "abstract": [
        {
          "text": "Develop device drivers for Peripheral Component Interconnect (PCI) accessories.",
          "type": "text"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit",
      "kind": "symbol",
      "role": "collection",
      "title": "PCIDriverKit",
      "type": "topic",
      "url": "/documentation/pcidriverkit"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice": {
      "abstract": [
        {
          "text": "A DriverKit provider object that manages access to your custom PCI hardware.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "IOPCIDevice"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice",
      "kind": "symbol",
      "role": "symbol",
      "title": "IOPCIDevice",
      "type": "topic",
      "url": "/documentation/pcidriverkit/iopcidevice"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationRead16": {
      "abstract": [
        {
          "text": "Reads a 16-bit data value synchronously from the device’s configuration space.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "ConfigurationRead16"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationRead16",
      "kind": "symbol",
      "role": "symbol",
      "title": "ConfigurationRead16",
      "type": "topic",
      "url": "/documentation/pcidriverkit/iopcidevice/configurationread16"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationRead32": {
      "abstract": [
        {
          "text": "Reads a 32-bit data value synchronously from the device’s configuration space.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "ConfigurationRead32"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationRead32",
      "kind": "symbol",
      "role": "symbol",
      "title": "ConfigurationRead32",
      "type": "topic",
      "url": "/documentation/pcidriverkit/iopcidevice/configurationread32"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationRead8": {
      "abstract": [
        {
          "text": "Reads an 8-bit data value synchronously from the device’s configuration space.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "ConfigurationRead8"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationRead8",
      "kind": "symbol",
      "role": "symbol",
      "title": "ConfigurationRead8",
      "type": "topic",
      "url": "/documentation/pcidriverkit/iopcidevice/configurationread8"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationWrite16": {
      "abstract": [
        {
          "text": "Writes an 16-bit data value to the device’s configuration space.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "ConfigurationWrite16"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationWrite16",
      "kind": "symbol",
      "role": "symbol",
      "title": "ConfigurationWrite16",
      "type": "topic",
      "url": "/documentation/pcidriverkit/iopcidevice/configurationwrite16"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationWrite32": {
      "abstract": [
        {
          "text": "Writes an 32-bit data value to the device’s configuration space.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "ConfigurationWrite32"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationWrite32",
      "kind": "symbol",
      "role": "symbol",
      "title": "ConfigurationWrite32",
      "type": "topic",
      "url": "/documentation/pcidriverkit/iopcidevice/configurationwrite32"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationWrite8": {
      "abstract": [
        {
          "text": "Writes an 8-bit data value to the device’s configuration space.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "ConfigurationWrite8"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationWrite8",
      "kind": "symbol",
      "role": "symbol",
      "title": "ConfigurationWrite8",
      "type": "topic",
      "url": "/documentation/pcidriverkit/iopcidevice/configurationwrite8"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/command-register-bits-enum": {
      "abstract": [
        {
          "text": "Constants that you use to access specific bits of the command register.",
          "type": "text"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/command-register-bits-enum",
      "kind": "article",
      "role": "collectionGroup",
      "title": "Command Register Bits",
      "type": "topic",
      "url": "/documentation/pcidriverkit/command-register-bits-enum"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/configuration-data-offsets-enum": {
      "abstract": [
        {
          "text": "Constants for the offsets that you use to read and write configuration registers.",
          "type": "text"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/configuration-data-offsets-enum",
      "kind": "article",
      "role": "collectionGroup",
      "title": "Configuration Data Offsets",
      "type": "topic",
      "url": "/documentation/pcidriverkit/configuration-data-offsets-enum"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetBridgeControl": {
      "abstract": [
        {
          "text": "The offset to the bridge control register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "kPCI2PCIOffsetBridgeControl"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetBridgeControl",
      "kind": "symbol",
      "role": "symbol",
      "title": "kPCI2PCIOffsetBridgeControl",
      "type": "topic",
      "url": "/documentation/pcidriverkit/kpci2pcioffsetbridgecontrol"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetIORange": {
      "abstract": [
        {
          "text": "The offset to the I/O base upper and I/O limit upper registers.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "kPCI2PCIOffsetIORange"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetIORange",
      "kind": "symbol",
      "role": "symbol",
      "title": "kPCI2PCIOffsetIORange",
      "type": "topic",
      "url": "/documentation/pcidriverkit/kpci2pcioffsetiorange"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetMemoryRange": {
      "abstract": [
        {
          "text": "The offset to the memory base and memory limit registers.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "kPCI2PCIOffsetMemoryRange"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetMemoryRange",
      "kind": "symbol",
      "role": "symbol",
      "title": "kPCI2PCIOffsetMemoryRange",
      "type": "topic",
      "url": "/documentation/pcidriverkit/kpci2pcioffsetmemoryrange"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetPrefetchMemoryRange": {
      "abstract": [
        {
          "text": "The offset to the prefetchable memory base and prefetchable memory limit registers.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "kPCI2PCIOffsetPrefetchMemoryRange"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetPrefetchMemoryRange",
      "kind": "symbol",
      "role": "symbol",
      "title": "kPCI2PCIOffsetPrefetchMemoryRange",
      "type": "topic",
      "url": "/documentation/pcidriverkit/kpci2pcioffsetprefetchmemoryrange"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetPrefetchUpperBase": {
      "abstract": [
        {
          "text": "The offset to the prefetchable base upper 32 bits register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "kPCI2PCIOffsetPrefetchUpperBase"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetPrefetchUpperBase",
      "kind": "symbol",
      "role": "symbol",
      "title": "kPCI2PCIOffsetPrefetchUpperBase",
      "type": "topic",
      "url": "/documentation/pcidriverkit/kpci2pcioffsetprefetchupperbase"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetPrefetchUpperLimit": {
      "abstract": [
        {
          "text": "The offset to the prefetchable limit upper 32 bits registers.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "kPCI2PCIOffsetPrefetchUpperLimit"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetPrefetchUpperLimit",
      "kind": "symbol",
      "role": "symbol",
      "title": "kPCI2PCIOffsetPrefetchUpperLimit",
      "type": "topic",
      "url": "/documentation/pcidriverkit/kpci2pcioffsetprefetchupperlimit"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetPrimaryBus": {
      "abstract": [
        {
          "text": "The offset to the primary bus number register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "kPCI2PCIOffsetPrimaryBus"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetPrimaryBus",
      "kind": "symbol",
      "role": "symbol",
      "title": "kPCI2PCIOffsetPrimaryBus",
      "type": "topic",
      "url": "/documentation/pcidriverkit/kpci2pcioffsetprimarybus"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetSecondaryBus": {
      "abstract": [
        {
          "text": "The offset to the secondary bus number register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "kPCI2PCIOffsetSecondaryBus"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetSecondaryBus",
      "kind": "symbol",
      "role": "symbol",
      "title": "kPCI2PCIOffsetSecondaryBus",
      "type": "topic",
      "url": "/documentation/pcidriverkit/kpci2pcioffsetsecondarybus"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetSecondaryLT": {
      "abstract": [
        {
          "text": "The offset to the secondary latency timer register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "kPCI2PCIOffsetSecondaryLT"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetSecondaryLT",
      "kind": "symbol",
      "role": "symbol",
      "title": "kPCI2PCIOffsetSecondaryLT",
      "type": "topic",
      "url": "/documentation/pcidriverkit/kpci2pcioffsetsecondarylt"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetSubordinateBus": {
      "abstract": [
        {
          "text": "The offset to the subordinate bus number register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "kPCI2PCIOffsetSubordinateBus"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetSubordinateBus",
      "kind": "symbol",
      "role": "symbol",
      "title": "kPCI2PCIOffsetSubordinateBus",
      "type": "topic",
      "url": "/documentation/pcidriverkit/kpci2pcioffsetsubordinatebus"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetUpperIORange": {
      "abstract": [
        {
          "text": "The offset to the I/O base upper and I/O limit upper registers.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "identifier",
          "text": "kPCI2PCIOffsetUpperIORange"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetUpperIORange",
      "kind": "symbol",
      "role": "symbol",
      "title": "kPCI2PCIOffsetUpperIORange",
      "type": "topic",
      "url": "/documentation/pcidriverkit/kpci2pcioffsetupperiorange"
    },
    "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/status-register-bits-enum": {
      "abstract": [
        {
          "text": "Constants that you use to access specific bits of the status register.",
          "type": "text"
        }
      ],
      "identifier": "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/status-register-bits-enum",
      "kind": "article",
      "role": "collectionGroup",
      "title": "Status Register Bits",
      "type": "topic",
      "url": "/documentation/pcidriverkit/status-register-bits-enum"
    }
  },
  "schemaVersion": {
    "major": 0,
    "minor": 3,
    "patch": 0
  },
  "sections": [],
  "seeAlsoSections": [
    {
      "anchor": "Reading-and-Writing-Configuration-Data",
      "generated": true,
      "identifiers": [
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationRead8",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationRead16",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationRead32",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationWrite8",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationWrite16",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/IOPCIDevice/ConfigurationWrite32",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/configuration-data-offsets-enum",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/command-register-bits-enum",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/status-register-bits-enum"
      ],
      "title": "Reading and Writing Configuration Data"
    }
  ],
  "topicSections": [
    {
      "anchor": "Offsets",
      "identifiers": [
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetPrimaryBus",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetSecondaryBus",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetSubordinateBus",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetSecondaryLT",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetIORange",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetMemoryRange",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetPrefetchMemoryRange",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetPrefetchUpperBase",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetPrefetchUpperLimit",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetUpperIORange",
        "doc://com.apple.pcidriverkit/documentation/PCIDriverKit/kPCI2PCIOffsetBridgeControl"
      ],
      "title": "Offsets"
    }
  ],
  "variants": [
    {
      "paths": [
        "/documentation/pcidriverkit/bridge-header-offsets-enum"
      ],
      "traits": [
        {
          "interfaceLanguage": "occ"
        }
      ]
    }
  ]
}
