{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567915917113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567915917123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 12:11:56 2019 " "Processing started: Sun Sep 08 12:11:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567915917123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915917123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad9238_test -c ad9238_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ad9238_test -c ad9238_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915917123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567915918661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567915918662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/volt_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/volt_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 volt_cal " "Found entity 1: volt_cal" {  } { { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915928358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "srcs/uarttx.v" "" { Text "E:/Project/test/an9238/srcs/uarttx.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915928365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915928372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "srcs/clkdiv.v" "" { Text "E:/Project/test/an9238/srcs/clkdiv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915928379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "srcs/bcd.v" "" { Text "E:/Project/test/an9238/srcs/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915928386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/ad9238_test.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/ad9238_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9238_test " "Found entity 1: ad9238_test" {  } { { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915928394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcs/ad.v 1 1 " "Found 1 design units, including 1 entities, in source file srcs/ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad " "Found entity 1: ad" {  } { { "srcs/ad.v" "" { Text "E:/Project/test/an9238/srcs/ad.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915928401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/Project/test/an9238/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915928407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk uart.v(132) " "Verilog HDL Implicit Net warning at uart.v(132): created implicit net for \"clk\"" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915928407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle uart.v(140) " "Verilog HDL Implicit Net warning at uart.v(140): created implicit net for \"idle\"" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915928407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ad9238_test " "Elaborating entity \"ad9238_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567915928565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:U1 " "Elaborating entity \"pll\" for hierarchy \"pll:U1\"" {  } { { "srcs/ad9238_test.v" "U1" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915928585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:U1\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/Project/test/an9238/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915928722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:U1\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/Project/test/an9238/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915928742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:U1\|altpll:altpll_component " "Instantiated megafunction \"pll:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915928742 ""}  } { { "pll.v" "" { Text "E:/Project/test/an9238/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567915928742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/test/an9238/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915928818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915928819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad ad:u2 " "Elaborating entity \"ad\" for hierarchy \"ad:u2\"" {  } { { "srcs/ad9238_test.v" "u2" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915928847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volt_cal volt_cal:u3 " "Elaborating entity \"volt_cal\" for hierarchy \"volt_cal:u3\"" {  } { { "srcs/ad9238_test.v" "u3" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915928858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd volt_cal:u3\|bcd:bcd1_ist " "Elaborating entity \"bcd\" for hierarchy \"volt_cal:u3\|bcd:bcd1_ist\"" {  } { { "srcs/volt_cal.v" "bcd1_ist" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915928873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u4 " "Elaborating entity \"uart\" for hierarchy \"uart:u4\"" {  } { { "srcs/ad9238_test.v" "u4" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915928892 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "uart_stat uart.v(24) " "Verilog HDL Always Construct warning at uart.v(24): variable \"uart_stat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567915928893 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_sig uart.v(29) " "Verilog HDL Always Construct warning at uart.v(29): variable \"ch1_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567915928893 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(30) " "Verilog HDL Always Construct warning at uart.v(30): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567915928893 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(30) " "Verilog HDL assignment warning at uart.v(30): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567915928893 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(32) " "Verilog HDL Always Construct warning at uart.v(32): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567915928893 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(32) " "Verilog HDL assignment warning at uart.v(32): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567915928893 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(33) " "Verilog HDL Always Construct warning at uart.v(33): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567915928893 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(33) " "Verilog HDL assignment warning at uart.v(33): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567915928894 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(34) " "Verilog HDL Always Construct warning at uart.v(34): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567915928894 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(34) " "Verilog HDL assignment warning at uart.v(34): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567915928894 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_sig uart.v(42) " "Verilog HDL Always Construct warning at uart.v(42): variable \"ch2_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567915928894 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(43) " "Verilog HDL Always Construct warning at uart.v(43): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567915928894 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(43) " "Verilog HDL assignment warning at uart.v(43): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567915928894 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(45) " "Verilog HDL Always Construct warning at uart.v(45): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567915928894 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(45) " "Verilog HDL assignment warning at uart.v(45): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567915928894 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(46) " "Verilog HDL Always Construct warning at uart.v(46): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567915928894 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(46) " "Verilog HDL assignment warning at uart.v(46): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567915928894 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(47) " "Verilog HDL Always Construct warning at uart.v(47): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567915928894 "|ad9238_test|uart:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(47) " "Verilog HDL assignment warning at uart.v(47): truncated value with size 32 to match size of target (8)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567915928895 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928900 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928900 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928900 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928900 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928900 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928900 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928900 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928901 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928902 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928903 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928904 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928905 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928906 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928907 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928908 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928909 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928910 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928911 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[0\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928911 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[1\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928911 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[2\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928911 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[3\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928911 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[4\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928911 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[5\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928911 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[6\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928911 "|ad9238_test|uart:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[7\]\" at uart.v(22)" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915928911 "|ad9238_test|uart:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv uart:u4\|clkdiv:u0 " "Elaborating entity \"clkdiv\" for hierarchy \"uart:u4\|clkdiv:u0\"" {  } { { "srcs/uart.v" "u0" { Text "E:/Project/test/an9238/srcs/uart.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915928934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx uart:u4\|uarttx:u1 " "Elaborating entity \"uarttx\" for hierarchy \"uart:u4\|uarttx:u1\"" {  } { { "srcs/uart.v" "u1" { Text "E:/Project/test/an9238/srcs/uart.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915928946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ab24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ab24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ab24 " "Found entity 1: altsyncram_ab24" {  } { { "db/altsyncram_ab24.tdf" "" { Text "E:/Project/test/an9238/db/altsyncram_ab24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915931700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915931700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "E:/Project/test/an9238/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915932141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915932141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Project/test/an9238/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915932372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915932372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "E:/Project/test/an9238/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915932688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915932688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Project/test/an9238/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915932774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915932774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "E:/Project/test/an9238/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915932921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915932921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "E:/Project/test/an9238/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915933122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915933122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Project/test/an9238/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915933281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915933281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Project/test/an9238/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915933365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915933365 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915934147 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1567915934281 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.09.08.12:12:18 Progress: Loading sld406342c6/alt_sld_fab_wrapper_hw.tcl " "2019.09.08.12:12:18 Progress: Loading sld406342c6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915938506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915940725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915940850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915942711 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915942839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915942970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915943118 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915943125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915943127 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1567915943990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld406342c6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld406342c6/alt_sld_fab.v" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915944266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915944266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915944367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915944367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915944376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915944376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915944462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915944462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915944565 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915944565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915944565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915944654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915944654 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u3\|Mult0\"" {  } { { "srcs/volt_cal.v" "Mult0" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567915946537 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u3\|Mult1\"" {  } { { "srcs/volt_cal.v" "Mult1" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567915946537 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1567915946537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915946714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volt_cal:u3\|lpm_mult:Mult0 " "Instantiated megafunction \"volt_cal:u3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915946714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915946714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915946714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915946714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915946714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915946714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915946714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915946714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567915946714 ""}  } { { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567915946714 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915946940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915947067 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915947242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "E:/Project/test/an9238/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915947328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915947328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915947417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915947461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "E:/Project/test/an9238/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567915947545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915947545 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u3\|lpm_mult:Mult0\|altshift:external_latency_ffs volt_cal:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"volt_cal:u3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "srcs/volt_cal.v" "" { Text "E:/Project/test/an9238/srcs/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915947650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915949080 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567915950035 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 81 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1567915951791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567915951818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567915951818 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567915952219 "|ad9238_test|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567915952219 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1827 " "Implemented 1827 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567915952219 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567915952219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1767 " "Implemented 1767 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567915952219 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1567915952219 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1567915952219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567915952219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567915952276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 12:12:32 2019 " "Processing ended: Sun Sep 08 12:12:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567915952276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567915952276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567915952276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567915952276 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1567915953912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567915953921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 12:12:33 2019 " "Processing started: Sun Sep 08 12:12:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567915953921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1567915953921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ad9238_test -c ad9238_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ad9238_test -c ad9238_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1567915953921 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1567915954289 ""}
{ "Info" "0" "" "Project  = ad9238_test" {  } {  } 0 0 "Project  = ad9238_test" 0 0 "Fitter" 0 0 1567915954290 ""}
{ "Info" "0" "" "Revision = ad9238_test" {  } {  } 0 0 "Revision = ad9238_test" 0 0 "Fitter" 0 0 1567915954290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1567915954401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1567915954402 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ad9238_test EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"ad9238_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567915954423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567915954501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567915954501 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 13 10 0 0 " "Implementing clock multiplication of 13, clock division of 10, and phase shift of 0 degrees (0 ps) for pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/test/an9238/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1567915954554 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/test/an9238/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1567915954554 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567915954638 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1567915954660 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1567915955751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1567915955751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1567915955751 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567915955751 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 4358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567915955756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 4360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567915955756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 4362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567915955756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 4364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567915955756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 4366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567915955756 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1567915955756 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1567915955758 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1567915955782 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "TimeQuest Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1567915956391 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1567915956393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1567915956393 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1567915956393 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1567915956393 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ad9238_test.sdc " "Synopsys Design Constraints File file not found: 'ad9238_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1567915956402 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u4\|clkdiv:u0\|clkout " "Node: uart:u4\|clkdiv:u0\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:u4\|txdata\[5\] uart:u4\|clkdiv:u0\|clkout " "Register uart:u4\|txdata\[5\] is being clocked by uart:u4\|clkdiv:u0\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1567915956407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1567915956407 "|ad9238_test|uart:u4|clkdiv:u0|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50m " "Node: clk50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:u4\|clkdiv:u0\|clkout clk50m " "Register uart:u4\|clkdiv:u0\|clkout is being clocked by clk50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1567915956407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1567915956407 "|ad9238_test|clk50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u4\|uart_stat.000 " "Node: uart:u4\|uart_stat.000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch uart:u4\|uart_ad\[7\]\[0\] uart:u4\|uart_stat.000 " "Latch uart:u4\|uart_ad\[7\]\[0\] is being clocked by uart:u4\|uart_stat.000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1567915956407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1567915956407 "|ad9238_test|uart:u4|uart_stat.000"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1567915956417 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1567915956417 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1567915956417 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1567915956417 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1567915956417 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1567915956418 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567915956418 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567915956418 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1567915956418 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1567915956418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50m~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk50m~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567915956540 ""}  } { { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 4322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567915956540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567915956540 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/test/an9238/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567915956540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567915956540 ""}  } { { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567915956540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u4\|clkdiv:u0\|clkout  " "Automatically promoted node uart:u4\|clkdiv:u0\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567915956540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u4\|clkdiv:u0\|clkout~0 " "Destination node uart:u4\|clkdiv:u0\|clkout~0" {  } { { "srcs/clkdiv.v" "" { Text "E:/Project/test/an9238/srcs/clkdiv.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567915956540 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1567915956540 ""}  } { { "srcs/clkdiv.v" "" { Text "E:/Project/test/an9238/srcs/clkdiv.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567915956540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u4\|uart_stat.000  " "Automatically promoted node uart:u4\|uart_stat.000 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567915956540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u4\|uart_stat~13 " "Destination node uart:u4\|uart_stat~13" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567915956540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u4\|Time_wait\[0\]~18 " "Destination node uart:u4\|Time_wait\[0\]~18" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567915956540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u4\|uart_stat~14 " "Destination node uart:u4\|uart_stat~14" {  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567915956540 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1567915956540 ""}  } { { "srcs/uart.v" "" { Text "E:/Project/test/an9238/srcs/uart.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567915956540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567915956540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 3426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567915956540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 3451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567915956540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 2267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567915956540 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1567915956540 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 2812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567915956540 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1567915956837 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567915956840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567915956840 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567915956845 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567915956850 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1567915956854 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1567915956854 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1567915956856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1567915956916 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1567915956919 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567915956919 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] ad2_clk~output " "PLL \"pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"ad2_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/test/an9238/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "E:/Project/test/an9238/pll.v" 103 0 0 } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 42 0 0 } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1567915956949 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] ad1_clk~output " "PLL \"pll:U1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"ad1_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/test/an9238/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "E:/Project/test/an9238/pll.v" 103 0 0 } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 42 0 0 } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1567915956953 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567915956985 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1567915956993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567915957464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567915957763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567915957785 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567915958185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567915958185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567915958545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "E:/Project/test/an9238/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1567915959291 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567915959291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1567915959391 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1567915959391 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567915959391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567915959394 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1567915959532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567915959550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567915959805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567915959806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567915960213 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567915960897 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "27 Cyclone IV E " "27 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL M2 " "Pin rx uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rx } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL N13 " "Pin reset_n uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50m 3.3-V LVTTL E1 " "Pin clk50m uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk50m } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50m" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[11\] 3.3-V LVTTL T8 " "Pin ad2_in\[11\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad2_in[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[11\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[11\] 3.3-V LVTTL L10 " "Pin ad1_in\[11\] uses I/O standard 3.3-V LVTTL at L10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad1_in[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[11\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[4\] 3.3-V LVTTL R11 " "Pin ad2_in\[4\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad2_in[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[4\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[3\] 3.3-V LVTTL T12 " "Pin ad2_in\[3\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad2_in[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[3\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[2\] 3.3-V LVTTL R12 " "Pin ad2_in\[2\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad2_in[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[2\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[1\] 3.3-V LVTTL T13 " "Pin ad2_in\[1\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad2_in[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[1\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[0\] 3.3-V LVTTL R13 " "Pin ad2_in\[0\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad2_in[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[0\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[6\] 3.3-V LVTTL R10 " "Pin ad2_in\[6\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad2_in[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[6\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[5\] 3.3-V LVTTL T11 " "Pin ad2_in\[5\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad2_in[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[5\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[7\] 3.3-V LVTTL T10 " "Pin ad2_in\[7\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad2_in[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[7\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[8\] 3.3-V LVTTL R9 " "Pin ad2_in\[8\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad2_in[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[8\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[10\] 3.3-V LVTTL R8 " "Pin ad2_in\[10\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad2_in[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[10\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[9\] 3.3-V LVTTL T9 " "Pin ad2_in\[9\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad2_in[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[9\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[10\] 3.3-V LVTTL L9 " "Pin ad1_in\[10\] uses I/O standard 3.3-V LVTTL at L9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad1_in[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[10\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[9\] 3.3-V LVTTL T2 " "Pin ad1_in\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad1_in[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[9\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[8\] 3.3-V LVTTL M9 " "Pin ad1_in\[8\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad1_in[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[8\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[7\] 3.3-V LVTTL T3 " "Pin ad1_in\[7\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad1_in[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[7\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[6\] 3.3-V LVTTL P3 " "Pin ad1_in\[6\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad1_in[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[6\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[5\] 3.3-V LVTTL T4 " "Pin ad1_in\[5\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad1_in[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[5\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[4\] 3.3-V LVTTL R3 " "Pin ad1_in\[4\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad1_in[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[4\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[3\] 3.3-V LVTTL T5 " "Pin ad1_in\[3\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad1_in[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[3\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[2\] 3.3-V LVTTL R4 " "Pin ad1_in\[2\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad1_in[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[2\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[1\] 3.3-V LVTTL T6 " "Pin ad1_in\[1\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad1_in[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[1\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[0\] 3.3-V LVTTL R5 " "Pin ad1_in\[0\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ad1_in[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[0\]" } } } } { "srcs/ad9238_test.v" "" { Text "E:/Project/test/an9238/srcs/ad9238_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/test/an9238/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567915961232 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1567915961232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/test/an9238/output_files/ad9238_test.fit.smsg " "Generated suppressed messages file E:/Project/test/an9238/output_files/ad9238_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567915961363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1316 " "Peak virtual memory: 1316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567915962184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 12:12:42 2019 " "Processing ended: Sun Sep 08 12:12:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567915962184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567915962184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567915962184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567915962184 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1567915963434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567915963444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 12:12:43 2019 " "Processing started: Sun Sep 08 12:12:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567915963444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1567915963444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ad9238_test -c ad9238_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ad9238_test -c ad9238_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1567915963444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1567915964000 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1567915965053 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1567915965077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567915965453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 12:12:45 2019 " "Processing ended: Sun Sep 08 12:12:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567915965453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567915965453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567915965453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1567915965453 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1567915966070 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1567915967022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567915967031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 12:12:46 2019 " "Processing started: Sun Sep 08 12:12:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567915967031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915967031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ad9238_test -c ad9238_test " "Command: quartus_sta ad9238_test -c ad9238_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915967032 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1567915967388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968608 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "TimeQuest Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968815 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1567915968868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1567915968868 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1567915968868 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968868 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ad9238_test.sdc " "Synopsys Design Constraints File file not found: 'ad9238_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968877 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u4\|clkdiv:u0\|clkout " "Node: uart:u4\|clkdiv:u0\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:u4\|txdata\[5\] uart:u4\|clkdiv:u0\|clkout " "Register uart:u4\|txdata\[5\] is being clocked by uart:u4\|clkdiv:u0\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1567915968882 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968882 "|ad9238_test|uart:u4|clkdiv:u0|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50m " "Node: clk50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:u4\|clkdiv:u0\|clkout clk50m " "Register uart:u4\|clkdiv:u0\|clkout is being clocked by clk50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1567915968882 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968882 "|ad9238_test|clk50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u4\|uart_stat.000 " "Node: uart:u4\|uart_stat.000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch uart:u4\|uart_ad\[21\]\[0\] uart:u4\|uart_stat.000 " "Latch uart:u4\|uart_ad\[21\]\[0\] is being clocked by uart:u4\|uart_stat.000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1567915968883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968883 "|ad9238_test|uart:u4|uart_stat.000"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1567915968889 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968889 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1567915968889 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1567915968889 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968889 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1567915968889 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1567915968902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.219 " "Worst-case setup slack is 44.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.219               0.000 altera_reserved_tck  " "   44.219               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.044 " "Worst-case recovery slack is 96.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.044               0.000 altera_reserved_tck  " "   96.044               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.595 " "Worst-case removal slack is 1.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.595               0.000 altera_reserved_tck  " "    1.595               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.374 " "Worst-case minimum pulse width slack is 49.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.374               0.000 altera_reserved_tck  " "   49.374               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915968948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968948 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915968999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915968999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915968999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915968999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.134 ns " "Worst Case Available Settling Time: 342.134 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915968999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915968999 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915968999 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1567915969006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969483 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u4\|clkdiv:u0\|clkout " "Node: uart:u4\|clkdiv:u0\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:u4\|txdata\[5\] uart:u4\|clkdiv:u0\|clkout " "Register uart:u4\|txdata\[5\] is being clocked by uart:u4\|clkdiv:u0\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1567915969638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969638 "|ad9238_test|uart:u4|clkdiv:u0|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50m " "Node: clk50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:u4\|clkdiv:u0\|clkout clk50m " "Register uart:u4\|clkdiv:u0\|clkout is being clocked by clk50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1567915969638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969638 "|ad9238_test|clk50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u4\|uart_stat.000 " "Node: uart:u4\|uart_stat.000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch uart:u4\|uart_ad\[21\]\[0\] uart:u4\|uart_stat.000 " "Latch uart:u4\|uart_ad\[21\]\[0\] is being clocked by uart:u4\|uart_stat.000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1567915969638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969638 "|ad9238_test|uart:u4|uart_stat.000"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1567915969640 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969640 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1567915969641 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1567915969641 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.787 " "Worst-case setup slack is 44.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.787               0.000 altera_reserved_tck  " "   44.787               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.356 " "Worst-case recovery slack is 96.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.356               0.000 altera_reserved_tck  " "   96.356               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.427 " "Worst-case removal slack is 1.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.427               0.000 altera_reserved_tck  " "    1.427               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.217 " "Worst-case minimum pulse width slack is 49.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.217               0.000 altera_reserved_tck  " "   49.217               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969685 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915969742 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915969742 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915969742 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915969742 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.811 ns " "Worst Case Available Settling Time: 342.811 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915969742 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915969742 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969742 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1567915969749 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u4\|clkdiv:u0\|clkout " "Node: uart:u4\|clkdiv:u0\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:u4\|txdata\[5\] uart:u4\|clkdiv:u0\|clkout " "Register uart:u4\|txdata\[5\] is being clocked by uart:u4\|clkdiv:u0\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1567915969892 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969892 "|ad9238_test|uart:u4|clkdiv:u0|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50m " "Node: clk50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:u4\|clkdiv:u0\|clkout clk50m " "Register uart:u4\|clkdiv:u0\|clkout is being clocked by clk50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1567915969892 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969892 "|ad9238_test|clk50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u4\|uart_stat.000 " "Node: uart:u4\|uart_stat.000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch uart:u4\|uart_ad\[21\]\[0\] uart:u4\|uart_stat.000 " "Latch uart:u4\|uart_ad\[21\]\[0\] is being clocked by uart:u4\|uart_stat.000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1567915969892 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969892 "|ad9238_test|uart:u4|uart_stat.000"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1567915969894 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969894 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1567915969894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1567915969894 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.645 " "Worst-case setup slack is 47.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.645               0.000 altera_reserved_tck  " "   47.645               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.160 " "Worst-case recovery slack is 98.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.160               0.000 altera_reserved_tck  " "   98.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.665 " "Worst-case removal slack is 0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 altera_reserved_tck  " "    0.665               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.281 " "Worst-case minimum pulse width slack is 49.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.281               0.000 altera_reserved_tck  " "   49.281               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567915969932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969932 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915969993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915969993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915969993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915969993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.938 ns " "Worst Case Available Settling Time: 346.938 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915969993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567915969993 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915969993 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915970344 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915970345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "625 " "Peak virtual memory: 625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567915970439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 12:12:50 2019 " "Processing ended: Sun Sep 08 12:12:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567915970439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567915970439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567915970439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915970439 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567915971128 ""}
