Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jun  9 21:00:43 2019
| Host         : Casually running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_greedy_snake_timing_summary_routed.rpt -rpx top_greedy_snake_timing_summary_routed.rpx -warn_on_violation
| Design       : top_greedy_snake
| Device       : 7a75t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[9]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: U4/myclk/clk_n_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U4/myclk/clk_tmp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.545        0.000                      0                  701        0.151        0.000                      0                  701        4.500        0.000                       0                   432  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.545        0.000                      0                  701        0.151        0.000                      0                  701        4.500        0.000                       0                   432  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 U1/game_status_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[8][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 0.794ns (11.315%)  route 6.223ns (88.684%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.503    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.599 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.707     5.306    U1/CLK
    SLICE_X84Y132        FDCE                                         r  U1/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        FDCE (Prop_fdce_C_Q)         0.518     5.824 r  U1/game_status_reg[1]/Q
                         net (fo=87, routed)          1.973     7.797    U1/game_status[1]
    SLICE_X80Y135        LUT2 (Prop_lut2_I0_O)        0.124     7.921 f  U1/is_exist[15]_i_3/O
                         net (fo=109, routed)         3.674    11.595    U3/game_status_reg[1]_1
    SLICE_X64Y137        LUT2 (Prop_lut2_I1_O)        0.152    11.747 r  U3/cube_x[8][5]_i_1/O
                         net (fo=1, routed)           0.576    12.323    U3/cube_x[8][5]_i_1_n_0
    SLICE_X65Y137        FDCE                                         r  U3/cube_x_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.328    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.419 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.495    14.914    U3/CLK
    SLICE_X65Y137        FDCE                                         r  U3/cube_x_reg[8][5]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X65Y137        FDCE (Setup_fdce_C_D)       -0.269    14.868    U3/cube_x_reg[8][5]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.323    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[15][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 1.505ns (22.028%)  route 5.327ns (77.972%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.503    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.599 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.698     5.297    U3/CLK
    SLICE_X76Y136        FDCE                                         r  U3/cube_y_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDCE (Prop_fdce_C_Q)         0.478     5.775 r  U3/cube_y_reg[0][5]/Q
                         net (fo=23, routed)          1.325     7.101    U3/head_y[5]
    SLICE_X67Y138        LUT4 (Prop_lut4_I3_O)        0.323     7.424 f  U3/cube_x[0][5]_i_92/O
                         net (fo=1, routed)           0.748     8.172    U3/cube_x[0][5]_i_92_n_0
    SLICE_X67Y137        LUT5 (Prop_lut5_I1_O)        0.332     8.504 f  U3/cube_x[0][5]_i_41/O
                         net (fo=1, routed)           0.935     9.438    U3/cube_x[0][5]_i_41_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.562 f  U3/cube_x[0][5]_i_12/O
                         net (fo=1, routed)           0.600    10.163    U3/cube_x[0][5]_i_12_n_0
    SLICE_X76Y137        LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  U3/cube_x[0][5]_i_3/O
                         net (fo=4, routed)           0.514    10.800    U3/cube_x[0][5]_i_3_n_0
    SLICE_X78Y135        LUT3 (Prop_lut3_I1_O)        0.124    10.924 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.205    12.130    U3/cube_y
    SLICE_X64Y137        FDCE                                         r  U3/cube_x_reg[15][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.328    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.419 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.495    14.914    U3/CLK
    SLICE_X64Y137        FDCE                                         r  U3/cube_x_reg[15][3]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X64Y137        FDCE (Setup_fdce_C_CE)      -0.205    14.932    U3/cube_x_reg[15][3]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[15][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 1.505ns (22.028%)  route 5.327ns (77.972%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.503    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.599 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.698     5.297    U3/CLK
    SLICE_X76Y136        FDCE                                         r  U3/cube_y_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDCE (Prop_fdce_C_Q)         0.478     5.775 r  U3/cube_y_reg[0][5]/Q
                         net (fo=23, routed)          1.325     7.101    U3/head_y[5]
    SLICE_X67Y138        LUT4 (Prop_lut4_I3_O)        0.323     7.424 f  U3/cube_x[0][5]_i_92/O
                         net (fo=1, routed)           0.748     8.172    U3/cube_x[0][5]_i_92_n_0
    SLICE_X67Y137        LUT5 (Prop_lut5_I1_O)        0.332     8.504 f  U3/cube_x[0][5]_i_41/O
                         net (fo=1, routed)           0.935     9.438    U3/cube_x[0][5]_i_41_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.562 f  U3/cube_x[0][5]_i_12/O
                         net (fo=1, routed)           0.600    10.163    U3/cube_x[0][5]_i_12_n_0
    SLICE_X76Y137        LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  U3/cube_x[0][5]_i_3/O
                         net (fo=4, routed)           0.514    10.800    U3/cube_x[0][5]_i_3_n_0
    SLICE_X78Y135        LUT3 (Prop_lut3_I1_O)        0.124    10.924 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.205    12.130    U3/cube_y
    SLICE_X64Y137        FDCE                                         r  U3/cube_x_reg[15][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.328    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.419 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.495    14.914    U3/CLK
    SLICE_X64Y137        FDCE                                         r  U3/cube_x_reg[15][4]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X64Y137        FDCE (Setup_fdce_C_CE)      -0.205    14.932    U3/cube_x_reg[15][4]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[7][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 1.505ns (22.028%)  route 5.327ns (77.972%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.503    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.599 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.698     5.297    U3/CLK
    SLICE_X76Y136        FDCE                                         r  U3/cube_y_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDCE (Prop_fdce_C_Q)         0.478     5.775 r  U3/cube_y_reg[0][5]/Q
                         net (fo=23, routed)          1.325     7.101    U3/head_y[5]
    SLICE_X67Y138        LUT4 (Prop_lut4_I3_O)        0.323     7.424 f  U3/cube_x[0][5]_i_92/O
                         net (fo=1, routed)           0.748     8.172    U3/cube_x[0][5]_i_92_n_0
    SLICE_X67Y137        LUT5 (Prop_lut5_I1_O)        0.332     8.504 f  U3/cube_x[0][5]_i_41/O
                         net (fo=1, routed)           0.935     9.438    U3/cube_x[0][5]_i_41_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.562 f  U3/cube_x[0][5]_i_12/O
                         net (fo=1, routed)           0.600    10.163    U3/cube_x[0][5]_i_12_n_0
    SLICE_X76Y137        LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  U3/cube_x[0][5]_i_3/O
                         net (fo=4, routed)           0.514    10.800    U3/cube_x[0][5]_i_3_n_0
    SLICE_X78Y135        LUT3 (Prop_lut3_I1_O)        0.124    10.924 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.205    12.130    U3/cube_y
    SLICE_X64Y137        FDCE                                         r  U3/cube_x_reg[7][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.328    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.419 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.495    14.914    U3/CLK
    SLICE_X64Y137        FDCE                                         r  U3/cube_x_reg[7][4]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X64Y137        FDCE (Setup_fdce_C_CE)      -0.205    14.932    U3/cube_x_reg[7][4]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[8][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 1.505ns (22.028%)  route 5.327ns (77.972%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.503    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.599 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.698     5.297    U3/CLK
    SLICE_X76Y136        FDCE                                         r  U3/cube_y_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDCE (Prop_fdce_C_Q)         0.478     5.775 r  U3/cube_y_reg[0][5]/Q
                         net (fo=23, routed)          1.325     7.101    U3/head_y[5]
    SLICE_X67Y138        LUT4 (Prop_lut4_I3_O)        0.323     7.424 f  U3/cube_x[0][5]_i_92/O
                         net (fo=1, routed)           0.748     8.172    U3/cube_x[0][5]_i_92_n_0
    SLICE_X67Y137        LUT5 (Prop_lut5_I1_O)        0.332     8.504 f  U3/cube_x[0][5]_i_41/O
                         net (fo=1, routed)           0.935     9.438    U3/cube_x[0][5]_i_41_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.562 f  U3/cube_x[0][5]_i_12/O
                         net (fo=1, routed)           0.600    10.163    U3/cube_x[0][5]_i_12_n_0
    SLICE_X76Y137        LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  U3/cube_x[0][5]_i_3/O
                         net (fo=4, routed)           0.514    10.800    U3/cube_x[0][5]_i_3_n_0
    SLICE_X78Y135        LUT3 (Prop_lut3_I1_O)        0.124    10.924 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.205    12.130    U3/cube_y
    SLICE_X64Y137        FDCE                                         r  U3/cube_x_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.328    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.419 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.495    14.914    U3/CLK
    SLICE_X64Y137        FDCE                                         r  U3/cube_x_reg[8][4]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X64Y137        FDCE (Setup_fdce_C_CE)      -0.205    14.932    U3/cube_x_reg[8][4]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 U1/game_status_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[7][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 0.760ns (11.314%)  route 5.957ns (88.686%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.503    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.599 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.707     5.306    U1/CLK
    SLICE_X84Y132        FDCE                                         r  U1/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        FDCE (Prop_fdce_C_Q)         0.518     5.824 r  U1/game_status_reg[1]/Q
                         net (fo=87, routed)          1.973     7.797    U1/game_status[1]
    SLICE_X80Y135        LUT2 (Prop_lut2_I0_O)        0.124     7.921 f  U1/is_exist[15]_i_3/O
                         net (fo=109, routed)         3.452    11.373    U3/game_status_reg[1]_1
    SLICE_X64Y137        LUT2 (Prop_lut2_I1_O)        0.118    11.491 r  U3/cube_x[7][5]_i_1/O
                         net (fo=1, routed)           0.533    12.024    U3/cube_x[7][5]_i_1_n_0
    SLICE_X65Y137        FDCE                                         r  U3/cube_x_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.328    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.419 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.495    14.914    U3/CLK
    SLICE_X65Y137        FDCE                                         r  U3/cube_x_reg[7][5]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X65Y137        FDCE (Setup_fdce_C_D)       -0.283    14.854    U3/cube_x_reg[7][5]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[14][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.505ns (22.441%)  route 5.202ns (77.559%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.503    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.599 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.698     5.297    U3/CLK
    SLICE_X76Y136        FDCE                                         r  U3/cube_y_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDCE (Prop_fdce_C_Q)         0.478     5.775 r  U3/cube_y_reg[0][5]/Q
                         net (fo=23, routed)          1.325     7.101    U3/head_y[5]
    SLICE_X67Y138        LUT4 (Prop_lut4_I3_O)        0.323     7.424 f  U3/cube_x[0][5]_i_92/O
                         net (fo=1, routed)           0.748     8.172    U3/cube_x[0][5]_i_92_n_0
    SLICE_X67Y137        LUT5 (Prop_lut5_I1_O)        0.332     8.504 f  U3/cube_x[0][5]_i_41/O
                         net (fo=1, routed)           0.935     9.438    U3/cube_x[0][5]_i_41_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.562 f  U3/cube_x[0][5]_i_12/O
                         net (fo=1, routed)           0.600    10.163    U3/cube_x[0][5]_i_12_n_0
    SLICE_X76Y137        LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  U3/cube_x[0][5]_i_3/O
                         net (fo=4, routed)           0.514    10.800    U3/cube_x[0][5]_i_3_n_0
    SLICE_X78Y135        LUT3 (Prop_lut3_I1_O)        0.124    10.924 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.080    12.004    U3/cube_y
    SLICE_X64Y138        FDCE                                         r  U3/cube_x_reg[14][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.328    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.419 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.496    14.915    U3/CLK
    SLICE_X64Y138        FDCE                                         r  U3/cube_x_reg[14][2]/C
                         clock pessimism              0.258    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X64Y138        FDCE (Setup_fdce_C_CE)      -0.205    14.933    U3/cube_x_reg[14][2]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[6][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.505ns (22.441%)  route 5.202ns (77.559%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.503    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.599 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.698     5.297    U3/CLK
    SLICE_X76Y136        FDCE                                         r  U3/cube_y_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDCE (Prop_fdce_C_Q)         0.478     5.775 r  U3/cube_y_reg[0][5]/Q
                         net (fo=23, routed)          1.325     7.101    U3/head_y[5]
    SLICE_X67Y138        LUT4 (Prop_lut4_I3_O)        0.323     7.424 f  U3/cube_x[0][5]_i_92/O
                         net (fo=1, routed)           0.748     8.172    U3/cube_x[0][5]_i_92_n_0
    SLICE_X67Y137        LUT5 (Prop_lut5_I1_O)        0.332     8.504 f  U3/cube_x[0][5]_i_41/O
                         net (fo=1, routed)           0.935     9.438    U3/cube_x[0][5]_i_41_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.562 f  U3/cube_x[0][5]_i_12/O
                         net (fo=1, routed)           0.600    10.163    U3/cube_x[0][5]_i_12_n_0
    SLICE_X76Y137        LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  U3/cube_x[0][5]_i_3/O
                         net (fo=4, routed)           0.514    10.800    U3/cube_x[0][5]_i_3_n_0
    SLICE_X78Y135        LUT3 (Prop_lut3_I1_O)        0.124    10.924 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.080    12.004    U3/cube_y
    SLICE_X64Y138        FDCE                                         r  U3/cube_x_reg[6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.328    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.419 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.496    14.915    U3/CLK
    SLICE_X64Y138        FDCE                                         r  U3/cube_x_reg[6][4]/C
                         clock pessimism              0.258    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X64Y138        FDCE (Setup_fdce_C_CE)      -0.205    14.933    U3/cube_x_reg[6][4]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[6][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.505ns (22.441%)  route 5.202ns (77.559%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.503    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.599 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.698     5.297    U3/CLK
    SLICE_X76Y136        FDCE                                         r  U3/cube_y_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDCE (Prop_fdce_C_Q)         0.478     5.775 r  U3/cube_y_reg[0][5]/Q
                         net (fo=23, routed)          1.325     7.101    U3/head_y[5]
    SLICE_X67Y138        LUT4 (Prop_lut4_I3_O)        0.323     7.424 f  U3/cube_x[0][5]_i_92/O
                         net (fo=1, routed)           0.748     8.172    U3/cube_x[0][5]_i_92_n_0
    SLICE_X67Y137        LUT5 (Prop_lut5_I1_O)        0.332     8.504 f  U3/cube_x[0][5]_i_41/O
                         net (fo=1, routed)           0.935     9.438    U3/cube_x[0][5]_i_41_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.562 f  U3/cube_x[0][5]_i_12/O
                         net (fo=1, routed)           0.600    10.163    U3/cube_x[0][5]_i_12_n_0
    SLICE_X76Y137        LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  U3/cube_x[0][5]_i_3/O
                         net (fo=4, routed)           0.514    10.800    U3/cube_x[0][5]_i_3_n_0
    SLICE_X78Y135        LUT3 (Prop_lut3_I1_O)        0.124    10.924 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.080    12.004    U3/cube_y
    SLICE_X64Y138        FDCE                                         r  U3/cube_x_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.328    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.419 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.496    14.915    U3/CLK
    SLICE_X64Y138        FDCE                                         r  U3/cube_x_reg[6][5]/C
                         clock pessimism              0.258    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X64Y138        FDCE (Setup_fdce_C_CE)      -0.205    14.933    U3/cube_x_reg[6][5]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 U3/cube_y_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[14][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 1.505ns (22.468%)  route 5.193ns (77.532%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.503    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.599 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.698     5.297    U3/CLK
    SLICE_X76Y136        FDCE                                         r  U3/cube_y_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDCE (Prop_fdce_C_Q)         0.478     5.775 r  U3/cube_y_reg[0][5]/Q
                         net (fo=23, routed)          1.325     7.101    U3/head_y[5]
    SLICE_X67Y138        LUT4 (Prop_lut4_I3_O)        0.323     7.424 f  U3/cube_x[0][5]_i_92/O
                         net (fo=1, routed)           0.748     8.172    U3/cube_x[0][5]_i_92_n_0
    SLICE_X67Y137        LUT5 (Prop_lut5_I1_O)        0.332     8.504 f  U3/cube_x[0][5]_i_41/O
                         net (fo=1, routed)           0.935     9.438    U3/cube_x[0][5]_i_41_n_0
    SLICE_X73Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.562 f  U3/cube_x[0][5]_i_12/O
                         net (fo=1, routed)           0.600    10.163    U3/cube_x[0][5]_i_12_n_0
    SLICE_X76Y137        LUT6 (Prop_lut6_I5_O)        0.124    10.287 r  U3/cube_x[0][5]_i_3/O
                         net (fo=4, routed)           0.514    10.800    U3/cube_x[0][5]_i_3_n_0
    SLICE_X78Y135        LUT3 (Prop_lut3_I1_O)        0.124    10.924 r  U3/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.072    11.996    U3/cube_y
    SLICE_X68Y139        FDCE                                         r  U3/cube_x_reg[14][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.328    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.419 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         1.497    14.916    U3/CLK
    SLICE_X68Y139        FDCE                                         r  U3/cube_x_reg[14][0]/C
                         clock pessimism              0.258    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X68Y139        FDCE (Setup_fdce_C_CE)      -0.205    14.934    U3/cube_x_reg[14][0]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  2.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U2/random_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/apple_x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.564     1.485    U2/CLK
    SLICE_X71Y143        FDRE                                         r  U2/random_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y143        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U2/random_num_reg[7]/Q
                         net (fo=9, routed)           0.099     1.726    U2/p_0_in_0[2]
    SLICE_X70Y143        LUT6 (Prop_lut6_I3_O)        0.045     1.771 r  U2/apple_x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.771    U2/apple_x[5]_i_1_n_0
    SLICE_X70Y143        FDCE                                         r  U2/apple_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.138    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.836     2.003    U2/CLK
    SLICE_X70Y143        FDCE                                         r  U2/apple_x_reg[5]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X70Y143        FDCE (Hold_fdce_C_D)         0.121     1.619    U2/apple_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U2/random_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/apple_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.564     1.485    U2/CLK
    SLICE_X71Y143        FDRE                                         r  U2/random_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y143        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U2/random_num_reg[10]/Q
                         net (fo=7, routed)           0.100     1.726    U2/p_0_in_0[5]
    SLICE_X70Y143        LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  U2/apple_x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    U2/apple_x[0]_i_1_n_0
    SLICE_X70Y143        FDCE                                         r  U2/apple_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.138    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.836     2.003    U2/CLK
    SLICE_X70Y143        FDCE                                         r  U2/apple_x_reg[0]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X70Y143        FDCE (Hold_fdce_C_D)         0.121     1.619    U2/apple_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U2/random_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/apple_x_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.564     1.485    U2/CLK
    SLICE_X71Y143        FDRE                                         r  U2/random_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y143        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U2/random_num_reg[7]/Q
                         net (fo=9, routed)           0.101     1.728    U2/p_0_in_0[2]
    SLICE_X70Y143        LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  U2/apple_x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.773    U2/apple_x[4]_i_1_n_0
    SLICE_X70Y143        FDPE                                         r  U2/apple_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.138    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.836     2.003    U2/CLK
    SLICE_X70Y143        FDPE                                         r  U2/apple_x_reg[4]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X70Y143        FDPE (Hold_fdpe_C_D)         0.120     1.618    U2/apple_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.591     1.512    U3/CLK
    SLICE_X75Y138        FDCE                                         r  U3/cube_x_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDCE (Prop_fdce_C_Q)         0.141     1.653 r  U3/cube_x_reg[2][1]/Q
                         net (fo=3, routed)           0.103     1.757    U3/cube_x_reg[2]_3[1]
    SLICE_X74Y138        LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  U3/cube_x[3][1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U3/cube_x[3][1]_i_1_n_0
    SLICE_X74Y138        FDCE                                         r  U3/cube_x_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.138    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.864     2.031    U3/CLK
    SLICE_X74Y138        FDCE                                         r  U3/cube_x_reg[3][1]/C
                         clock pessimism             -0.505     1.525    
    SLICE_X74Y138        FDCE (Hold_fdce_C_D)         0.121     1.646    U3/cube_x_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U2/random_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/apple_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.563     1.484    U2/CLK
    SLICE_X69Y142        FDRE                                         r  U2/random_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U2/random_num_reg[1]/Q
                         net (fo=10, routed)          0.120     1.746    U2/random_num_reg_n_0_[1]
    SLICE_X68Y142        LUT5 (Prop_lut5_I0_O)        0.048     1.794 r  U2/apple_y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    U2/apple_y[2]_i_1_n_0
    SLICE_X68Y142        FDCE                                         r  U2/apple_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.138    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.835     2.002    U2/CLK
    SLICE_X68Y142        FDCE                                         r  U2/apple_y_reg[2]/C
                         clock pessimism             -0.504     1.497    
    SLICE_X68Y142        FDCE (Hold_fdce_C_D)         0.107     1.604    U2/apple_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[11][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[12][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.606%)  route 0.121ns (39.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.590     1.511    U3/CLK
    SLICE_X73Y141        FDCE                                         r  U3/cube_x_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y141        FDCE (Prop_fdce_C_Q)         0.141     1.652 r  U3/cube_x_reg[11][2]/Q
                         net (fo=3, routed)           0.121     1.773    U3/cube_x_reg[11]_17[2]
    SLICE_X72Y141        LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  U3/cube_x[12][2]_i_1/O
                         net (fo=1, routed)           0.000     1.818    U3/cube_x[12][2]_i_1_n_0
    SLICE_X72Y141        FDCE                                         r  U3/cube_x_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.138    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.861     2.029    U3/CLK
    SLICE_X72Y141        FDCE                                         r  U3/cube_x_reg[12][2]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X72Y141        FDCE (Hold_fdce_C_D)         0.092     1.616    U3/cube_x_reg[12][2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U2/random_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/apple_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.563     1.484    U2/CLK
    SLICE_X69Y142        FDRE                                         r  U2/random_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U2/random_num_reg[1]/Q
                         net (fo=10, routed)          0.120     1.746    U2/random_num_reg_n_0_[1]
    SLICE_X68Y142        LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  U2/apple_y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    U2/apple_y[0]_i_1_n_0
    SLICE_X68Y142        FDCE                                         r  U2/apple_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.138    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.835     2.002    U2/CLK
    SLICE_X68Y142        FDCE                                         r  U2/apple_y_reg[0]/C
                         clock pessimism             -0.504     1.497    
    SLICE_X68Y142        FDCE (Hold_fdce_C_D)         0.091     1.588    U2/apple_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[14][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[15][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.591%)  route 0.175ns (48.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.562     1.483    U3/CLK
    SLICE_X68Y139        FDCE                                         r  U3/cube_x_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y139        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U3/cube_x_reg[14][0]/Q
                         net (fo=3, routed)           0.175     1.799    U3/cube_x_reg[14]_24[0]
    SLICE_X66Y139        LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  U3/cube_x[15][0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    U3/cube_x[15][0]_i_1_n_0
    SLICE_X66Y139        FDCE                                         r  U3/cube_x_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.138    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.834     2.001    U3/CLK
    SLICE_X66Y139        FDCE                                         r  U3/cube_x_reg[15][0]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X66Y139        FDCE (Hold_fdce_C_D)         0.120     1.641    U3/cube_x_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U2/random_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/apple_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.231%)  route 0.163ns (46.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.564     1.485    U2/CLK
    SLICE_X71Y143        FDRE                                         r  U2/random_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y143        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U2/random_num_reg[7]/Q
                         net (fo=9, routed)           0.163     1.790    U2/p_0_in_0[2]
    SLICE_X70Y142        LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  U2/apple_x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U2/apple_x[2]_i_1_n_0
    SLICE_X70Y142        FDCE                                         r  U2/apple_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.138    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.835     2.002    U2/CLK
    SLICE_X70Y142        FDCE                                         r  U2/apple_x_reg[2]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X70Y142        FDCE (Hold_fdce_C_D)         0.120     1.620    U2/apple_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[14][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[15][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.079%)  route 0.164ns (46.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.562     1.483    U3/CLK
    SLICE_X69Y139        FDCE                                         r  U3/cube_x_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y139        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U3/cube_x_reg[14][1]/Q
                         net (fo=3, routed)           0.164     1.789    U3/cube_x_reg[14]_24[1]
    SLICE_X67Y138        LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  U3/cube_x[15][1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    U3/cube_x[15][1]_i_1_n_0
    SLICE_X67Y138        FDCE                                         r  U3/cube_x_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.138    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_IBUF_BUFG_inst/O
                         net (fo=431, routed)         0.834     2.001    U3/CLK
    SLICE_X67Y138        FDCE                                         r  U3/cube_x_reg[15][1]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X67Y138        FDCE (Hold_fdce_C_D)         0.091     1.612    U3/cube_x_reg[15][1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y133  U1/clk_cnt_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y133  U1/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y134  U1/clk_cnt_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y135  U1/clk_cnt_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y133  U1/clk_cnt_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y134  U1/clk_cnt_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y133  U1/clk_cnt_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y135  U1/clk_cnt_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y135  U1/clk_cnt_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X75Y144  U2/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y144  U2/clk_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y144  U2/clk_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y146  U2/clk_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X75Y145  U2/clk_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X75Y145  U2/clk_cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X75Y145  U2/clk_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X75Y144  U2/clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y146  U2/clk_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y145  U2/clk_cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y135  U1/clk_cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y135  U1/clk_cnt_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y135  U1/clk_cnt_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y135  U1/clk_cnt_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y129  U3/cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y136  U3/cube_y_reg[7][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y135  U3/cube_y_reg[7][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y136  U3/cube_y_reg[7][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y135  U3/cube_y_reg[8][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y135  U3/cube_y_reg[8][2]/C



