Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Nov 29 17:01:48 2023
| Host         : LAPTOP-1917 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           19 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              48 |           15 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |             515 |          198 |
| Yes          | Yes                   | No                     |             100 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |                        Enable Signal                       |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  fsm_inst/reset_password_reg_i_2_n_0 |                                                            |                                                  |                1 |              1 |         1.00 |
|  fsm_inst/ce_attempt_reg_i_2_n_0     |                                                            |                                                  |                1 |              1 |         1.00 |
|  fsm_inst/ce_password_reg_i_2_n_0    |                                                            |                                                  |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                       | OK_BTN_INST/E[0]                                           | fsm_inst/FSM_sequential_current_state[2]_i_2_n_0 |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG                       | DISPLAY_MUX_inst/DISPLAY_IN_USE_VAR[3]_i_1_n_0             |                                                  |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                       |                                                            | fsm_inst/selector_inst_password/SS[0]            |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG                       |                                                            | fsm_inst/reset_attempt                           |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG                       |                                                            | DISPLAY_MUX_inst/COUNT[16]_i_1_n_0               |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG                       | UP_BTN_INST/BUTTON_PRESSED_VAR                             | UP_BTN_INST/IS_RELEASING                         |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG                       | DOWN_BTN_INST/BUTTON_PRESSED_VAR                           | DOWN_BTN_INST/IS_RELEASING                       |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG                       | LEFT_BTN_INST/BUTTON_PRESSED_VAR                           | LEFT_BTN_INST/IS_RELEASING                       |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG                       | OK_BTN_INST/BUTTON_PRESSED_VAR                             | OK_BTN_INST/IS_RELEASING_0                       |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG                       | RIGHT_BTN_INST/BUTTON_PRESSED_VAR                          | RIGHT_BTN_INST/IS_RELEASING                      |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG                       |                                                            |                                                  |               16 |             21 |         1.31 |
|  CLK_IBUF_BUFG                       |                                                            | Blinker_inst/COUNT[25]_i_1_n_0                   |                8 |             26 |         3.25 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux[7]_1          | fsm_inst/reset_attempt                           |               12 |             32 |         2.67 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_1_n_0 | fsm_inst/reset_attempt                           |               12 |             32 |         2.67 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux[5]_3          | fsm_inst/reset_attempt                           |               13 |             32 |         2.46 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux[3]_5          | fsm_inst/reset_attempt                           |               14 |             32 |         2.29 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux[6]_2          | fsm_inst/reset_attempt                           |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux[2]_6          | fsm_inst/reset_attempt                           |               13 |             32 |         2.46 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux[4]_4          | fsm_inst/reset_attempt                           |               13 |             32 |         2.46 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux[0]_8          | fsm_inst/reset_attempt                           |               16 |             32 |         2.00 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux[1]_7          | fsm_inst/reset_attempt                           |               12 |             32 |         2.67 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[5][31]_i_1_n_0 | fsm_inst/reset_attempt                           |               10 |             32 |         3.20 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[2][31]_i_1_n_0 | fsm_inst/reset_attempt                           |               14 |             32 |         2.29 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[0][31]_i_1_n_0 | fsm_inst/reset_attempt                           |               11 |             32 |         2.91 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[1][31]_i_1_n_0 | fsm_inst/reset_attempt                           |               13 |             32 |         2.46 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[4][31]_i_1_n_0 | fsm_inst/reset_attempt                           |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[6][31]_i_1_n_0 | fsm_inst/reset_attempt                           |               13 |             32 |         2.46 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[3][31]_i_1_n_0 | fsm_inst/reset_attempt                           |               14 |             32 |         2.29 |
+--------------------------------------+------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


