ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB242:
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 72 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 72 3 view .LVU2
  41 0004 0021     		movs	r1, #0
  42 0006 0091     		str	r1, [sp]
  43              		.loc 1 72 3 view .LVU3
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 3


  44 0008 0C4B     		ldr	r3, .L3
  45 000a 5A6C     		ldr	r2, [r3, #68]
  46 000c 42F48042 		orr	r2, r2, #16384
  47 0010 5A64     		str	r2, [r3, #68]
  48              		.loc 1 72 3 view .LVU4
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52              		.loc 1 72 3 view .LVU5
  53 001a 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 73 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 73 3 view .LVU8
  59 001c 0191     		str	r1, [sp, #4]
  60              		.loc 1 73 3 view .LVU9
  61 001e 1A6C     		ldr	r2, [r3, #64]
  62 0020 42F08052 		orr	r2, r2, #268435456
  63 0024 1A64     		str	r2, [r3, #64]
  64              		.loc 1 73 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 73 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  72              		.loc 1 75 3 view .LVU13
  73 0030 0720     		movs	r0, #7
  74 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  75              	.LVL0:
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f4xx_hal_msp.c **** }
  76              		.loc 1 82 1 is_stmt 0 view .LVU14
  77 0036 03B0     		add	sp, sp, #12
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
  80 0038 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 003c 00380240 		.word	1073887232
  85              		.cfi_endproc
  86              	.LFE242:
  88              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  89              		.align	1
  90              		.global	HAL_ADC_MspInit
  91              		.syntax unified
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 4


  92              		.thumb
  93              		.thumb_func
  95              	HAL_ADC_MspInit:
  96              	.LVL1:
  97              	.LFB243:
  83:Core/Src/stm32f4xx_hal_msp.c **** 
  84:Core/Src/stm32f4xx_hal_msp.c **** /**
  85:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f4xx_hal_msp.c **** */
  90:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32f4xx_hal_msp.c **** {
  98              		.loc 1 91 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 32
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		.loc 1 91 1 is_stmt 0 view .LVU16
 103 0000 30B5     		push	{r4, r5, lr}
 104              		.cfi_def_cfa_offset 12
 105              		.cfi_offset 4, -12
 106              		.cfi_offset 5, -8
 107              		.cfi_offset 14, -4
 108 0002 89B0     		sub	sp, sp, #36
 109              		.cfi_def_cfa_offset 48
  92:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 110              		.loc 1 92 3 is_stmt 1 view .LVU17
 111              		.loc 1 92 20 is_stmt 0 view .LVU18
 112 0004 0023     		movs	r3, #0
 113 0006 0393     		str	r3, [sp, #12]
 114 0008 0493     		str	r3, [sp, #16]
 115 000a 0593     		str	r3, [sp, #20]
 116 000c 0693     		str	r3, [sp, #24]
 117 000e 0793     		str	r3, [sp, #28]
  93:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 118              		.loc 1 93 3 is_stmt 1 view .LVU19
 119              		.loc 1 93 10 is_stmt 0 view .LVU20
 120 0010 0268     		ldr	r2, [r0]
 121              		.loc 1 93 5 view .LVU21
 122 0012 03F18043 		add	r3, r3, #1073741824
 123 0016 03F59033 		add	r3, r3, #73728
 124 001a 9A42     		cmp	r2, r3
 125 001c 01D0     		beq	.L9
 126              	.LVL2:
 127              	.L5:
  94:Core/Src/stm32f4xx_hal_msp.c ****   {
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 101:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 103:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 104:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 5


 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 122:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 123:Core/Src/stm32f4xx_hal_msp.c ****     {
 124:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 125:Core/Src/stm32f4xx_hal_msp.c ****     }
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****   }
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c **** }
 128              		.loc 1 135 1 view .LVU22
 129 001e 09B0     		add	sp, sp, #36
 130              		.cfi_remember_state
 131              		.cfi_def_cfa_offset 12
 132              		@ sp needed
 133 0020 30BD     		pop	{r4, r5, pc}
 134              	.LVL3:
 135              	.L9:
 136              		.cfi_restore_state
 137              		.loc 1 135 1 view .LVU23
 138 0022 0446     		mov	r4, r0
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 139              		.loc 1 99 5 is_stmt 1 view .LVU24
 140              	.LBB4:
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 141              		.loc 1 99 5 view .LVU25
 142 0024 0025     		movs	r5, #0
 143 0026 0195     		str	r5, [sp, #4]
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 99 5 view .LVU26
 145 0028 03F58C33 		add	r3, r3, #71680
 146 002c 5A6C     		ldr	r2, [r3, #68]
 147 002e 42F48072 		orr	r2, r2, #256
 148 0032 5A64     		str	r2, [r3, #68]
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 99 5 view .LVU27
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 6


 150 0034 5A6C     		ldr	r2, [r3, #68]
 151 0036 02F48072 		and	r2, r2, #256
 152 003a 0192     		str	r2, [sp, #4]
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 99 5 view .LVU28
 154 003c 019A     		ldr	r2, [sp, #4]
 155              	.LBE4:
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 156              		.loc 1 99 5 view .LVU29
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 157              		.loc 1 101 5 view .LVU30
 158              	.LBB5:
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 159              		.loc 1 101 5 view .LVU31
 160 003e 0295     		str	r5, [sp, #8]
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 101 5 view .LVU32
 162 0040 1A6B     		ldr	r2, [r3, #48]
 163 0042 42F00102 		orr	r2, r2, #1
 164 0046 1A63     		str	r2, [r3, #48]
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 101 5 view .LVU33
 166 0048 1B6B     		ldr	r3, [r3, #48]
 167 004a 03F00103 		and	r3, r3, #1
 168 004e 0293     		str	r3, [sp, #8]
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 101 5 view .LVU34
 170 0050 029B     		ldr	r3, [sp, #8]
 171              	.LBE5:
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 101 5 view .LVU35
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 173              		.loc 1 105 5 view .LVU36
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 174              		.loc 1 105 25 is_stmt 0 view .LVU37
 175 0052 0223     		movs	r3, #2
 176 0054 0393     		str	r3, [sp, #12]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 177              		.loc 1 106 5 is_stmt 1 view .LVU38
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 178              		.loc 1 106 26 is_stmt 0 view .LVU39
 179 0056 0323     		movs	r3, #3
 180 0058 0493     		str	r3, [sp, #16]
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 107 5 is_stmt 1 view .LVU40
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 182              		.loc 1 108 5 view .LVU41
 183 005a 03A9     		add	r1, sp, #12
 184 005c 1048     		ldr	r0, .L11
 185              	.LVL4:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 186              		.loc 1 108 5 is_stmt 0 view .LVU42
 187 005e FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL5:
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 189              		.loc 1 112 5 is_stmt 1 view .LVU43
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 7


 190              		.loc 1 112 24 is_stmt 0 view .LVU44
 191 0062 1048     		ldr	r0, .L11+4
 192 0064 104B     		ldr	r3, .L11+8
 193 0066 0360     		str	r3, [r0]
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 194              		.loc 1 113 5 is_stmt 1 view .LVU45
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 195              		.loc 1 113 28 is_stmt 0 view .LVU46
 196 0068 4560     		str	r5, [r0, #4]
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 197              		.loc 1 114 5 is_stmt 1 view .LVU47
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 198              		.loc 1 114 30 is_stmt 0 view .LVU48
 199 006a 8560     		str	r5, [r0, #8]
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 200              		.loc 1 115 5 is_stmt 1 view .LVU49
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 201              		.loc 1 115 30 is_stmt 0 view .LVU50
 202 006c C560     		str	r5, [r0, #12]
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 203              		.loc 1 116 5 is_stmt 1 view .LVU51
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 204              		.loc 1 116 27 is_stmt 0 view .LVU52
 205 006e 4FF48063 		mov	r3, #1024
 206 0072 0361     		str	r3, [r0, #16]
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 207              		.loc 1 117 5 is_stmt 1 view .LVU53
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 208              		.loc 1 117 40 is_stmt 0 view .LVU54
 209 0074 4FF40063 		mov	r3, #2048
 210 0078 4361     		str	r3, [r0, #20]
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 211              		.loc 1 118 5 is_stmt 1 view .LVU55
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 212              		.loc 1 118 37 is_stmt 0 view .LVU56
 213 007a 4FF40053 		mov	r3, #8192
 214 007e 8361     		str	r3, [r0, #24]
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 215              		.loc 1 119 5 is_stmt 1 view .LVU57
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 216              		.loc 1 119 25 is_stmt 0 view .LVU58
 217 0080 4FF48073 		mov	r3, #256
 218 0084 C361     		str	r3, [r0, #28]
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 219              		.loc 1 120 5 is_stmt 1 view .LVU59
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 220              		.loc 1 120 29 is_stmt 0 view .LVU60
 221 0086 0562     		str	r5, [r0, #32]
 121:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 222              		.loc 1 121 5 is_stmt 1 view .LVU61
 121:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 223              		.loc 1 121 29 is_stmt 0 view .LVU62
 224 0088 4562     		str	r5, [r0, #36]
 122:Core/Src/stm32f4xx_hal_msp.c ****     {
 225              		.loc 1 122 5 is_stmt 1 view .LVU63
 122:Core/Src/stm32f4xx_hal_msp.c ****     {
 226              		.loc 1 122 9 is_stmt 0 view .LVU64
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 8


 227 008a FFF7FEFF 		bl	HAL_DMA_Init
 228              	.LVL6:
 122:Core/Src/stm32f4xx_hal_msp.c ****     {
 229              		.loc 1 122 8 discriminator 1 view .LVU65
 230 008e 18B9     		cbnz	r0, .L10
 231              	.L7:
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 232              		.loc 1 127 5 is_stmt 1 view .LVU66
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 233              		.loc 1 127 5 view .LVU67
 234 0090 044B     		ldr	r3, .L11+4
 235 0092 A363     		str	r3, [r4, #56]
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 236              		.loc 1 127 5 view .LVU68
 237 0094 9C63     		str	r4, [r3, #56]
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 238              		.loc 1 127 5 discriminator 1 view .LVU69
 239              		.loc 1 135 1 is_stmt 0 view .LVU70
 240 0096 C2E7     		b	.L5
 241              	.L10:
 124:Core/Src/stm32f4xx_hal_msp.c ****     }
 242              		.loc 1 124 7 is_stmt 1 view .LVU71
 243 0098 FFF7FEFF 		bl	Error_Handler
 244              	.LVL7:
 245 009c F8E7     		b	.L7
 246              	.L12:
 247 009e 00BF     		.align	2
 248              	.L11:
 249 00a0 00000240 		.word	1073872896
 250 00a4 00000000 		.word	hdma_adc1
 251 00a8 10640240 		.word	1073898512
 252              		.cfi_endproc
 253              	.LFE243:
 255              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 256              		.align	1
 257              		.global	HAL_ADC_MspDeInit
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 262              	HAL_ADC_MspDeInit:
 263              	.LVL8:
 264              	.LFB244:
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c **** /**
 138:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 139:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 140:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 141:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 142:Core/Src/stm32f4xx_hal_msp.c **** */
 143:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 144:Core/Src/stm32f4xx_hal_msp.c **** {
 265              		.loc 1 144 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 145:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 269              		.loc 1 145 3 view .LVU73
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 9


 270              		.loc 1 145 10 is_stmt 0 view .LVU74
 271 0000 0268     		ldr	r2, [r0]
 272              		.loc 1 145 5 view .LVU75
 273 0002 094B     		ldr	r3, .L20
 274 0004 9A42     		cmp	r2, r3
 275 0006 00D0     		beq	.L19
 276 0008 7047     		bx	lr
 277              	.L19:
 144:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 278              		.loc 1 144 1 view .LVU76
 279 000a 10B5     		push	{r4, lr}
 280              		.cfi_def_cfa_offset 8
 281              		.cfi_offset 4, -8
 282              		.cfi_offset 14, -4
 283 000c 0446     		mov	r4, r0
 146:Core/Src/stm32f4xx_hal_msp.c ****   {
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 150:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 151:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 284              		.loc 1 151 5 is_stmt 1 view .LVU77
 285 000e 074A     		ldr	r2, .L20+4
 286 0010 536C     		ldr	r3, [r2, #68]
 287 0012 23F48073 		bic	r3, r3, #256
 288 0016 5364     		str	r3, [r2, #68]
 152:Core/Src/stm32f4xx_hal_msp.c **** 
 153:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 154:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 155:Core/Src/stm32f4xx_hal_msp.c ****     */
 156:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1);
 289              		.loc 1 156 5 view .LVU78
 290 0018 0221     		movs	r1, #2
 291 001a 0548     		ldr	r0, .L20+8
 292              	.LVL9:
 293              		.loc 1 156 5 is_stmt 0 view .LVU79
 294 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 295              	.LVL10:
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 159:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 296              		.loc 1 159 5 is_stmt 1 view .LVU80
 297 0020 A06B     		ldr	r0, [r4, #56]
 298 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 299              	.LVL11:
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 163:Core/Src/stm32f4xx_hal_msp.c ****   }
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c **** }
 300              		.loc 1 165 1 is_stmt 0 view .LVU81
 301 0026 10BD     		pop	{r4, pc}
 302              	.LVL12:
 303              	.L21:
 304              		.loc 1 165 1 view .LVU82
 305              		.align	2
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 10


 306              	.L20:
 307 0028 00200140 		.word	1073815552
 308 002c 00380240 		.word	1073887232
 309 0030 00000240 		.word	1073872896
 310              		.cfi_endproc
 311              	.LFE244:
 313              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 314              		.align	1
 315              		.global	HAL_TIM_Base_MspInit
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 320              	HAL_TIM_Base_MspInit:
 321              	.LVL13:
 322              	.LFB245:
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c **** /**
 168:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 169:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 170:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 171:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 172:Core/Src/stm32f4xx_hal_msp.c **** */
 173:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 174:Core/Src/stm32f4xx_hal_msp.c **** {
 323              		.loc 1 174 1 is_stmt 1 view -0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 8
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327              		.loc 1 174 1 is_stmt 0 view .LVU84
 328 0000 00B5     		push	{lr}
 329              		.cfi_def_cfa_offset 4
 330              		.cfi_offset 14, -4
 331 0002 83B0     		sub	sp, sp, #12
 332              		.cfi_def_cfa_offset 16
 175:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 333              		.loc 1 175 3 is_stmt 1 view .LVU85
 334              		.loc 1 175 15 is_stmt 0 view .LVU86
 335 0004 0368     		ldr	r3, [r0]
 336              		.loc 1 175 5 view .LVU87
 337 0006 B3F1804F 		cmp	r3, #1073741824
 338 000a 05D0     		beq	.L26
 176:Core/Src/stm32f4xx_hal_msp.c ****   {
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 180:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 181:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 183:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 185:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 188:Core/Src/stm32f4xx_hal_msp.c ****   }
 189:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 339              		.loc 1 189 8 is_stmt 1 view .LVU88
 340              		.loc 1 189 10 is_stmt 0 view .LVU89
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 11


 341 000c 174A     		ldr	r2, .L28
 342 000e 9342     		cmp	r3, r2
 343 0010 17D0     		beq	.L27
 344              	.LVL14:
 345              	.L22:
 190:Core/Src/stm32f4xx_hal_msp.c ****   {
 191:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 194:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 195:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 196:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 197:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 199:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 202:Core/Src/stm32f4xx_hal_msp.c ****   }
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c **** }
 346              		.loc 1 204 1 view .LVU90
 347 0012 03B0     		add	sp, sp, #12
 348              		.cfi_remember_state
 349              		.cfi_def_cfa_offset 4
 350              		@ sp needed
 351 0014 5DF804FB 		ldr	pc, [sp], #4
 352              	.LVL15:
 353              	.L26:
 354              		.cfi_restore_state
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 355              		.loc 1 181 5 is_stmt 1 view .LVU91
 356              	.LBB6:
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 357              		.loc 1 181 5 view .LVU92
 358 0018 0021     		movs	r1, #0
 359 001a 0091     		str	r1, [sp]
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 360              		.loc 1 181 5 view .LVU93
 361 001c 03F50E33 		add	r3, r3, #145408
 362 0020 1A6C     		ldr	r2, [r3, #64]
 363 0022 42F00102 		orr	r2, r2, #1
 364 0026 1A64     		str	r2, [r3, #64]
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 365              		.loc 1 181 5 view .LVU94
 366 0028 1B6C     		ldr	r3, [r3, #64]
 367 002a 03F00103 		and	r3, r3, #1
 368 002e 0093     		str	r3, [sp]
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 369              		.loc 1 181 5 view .LVU95
 370 0030 009B     		ldr	r3, [sp]
 371              	.LBE6:
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 372              		.loc 1 181 5 view .LVU96
 183:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 373              		.loc 1 183 5 view .LVU97
 374 0032 0A46     		mov	r2, r1
 375 0034 1C20     		movs	r0, #28
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 12


 376              	.LVL16:
 183:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 377              		.loc 1 183 5 is_stmt 0 view .LVU98
 378 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 379              	.LVL17:
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 380              		.loc 1 184 5 is_stmt 1 view .LVU99
 381 003a 1C20     		movs	r0, #28
 382 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 383              	.LVL18:
 384 0040 E7E7     		b	.L22
 385              	.LVL19:
 386              	.L27:
 195:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 387              		.loc 1 195 5 view .LVU100
 388              	.LBB7:
 195:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 389              		.loc 1 195 5 view .LVU101
 390 0042 0021     		movs	r1, #0
 391 0044 0191     		str	r1, [sp, #4]
 195:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 392              		.loc 1 195 5 view .LVU102
 393 0046 0A4B     		ldr	r3, .L28+4
 394 0048 1A6C     		ldr	r2, [r3, #64]
 395 004a 42F00202 		orr	r2, r2, #2
 396 004e 1A64     		str	r2, [r3, #64]
 195:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 397              		.loc 1 195 5 view .LVU103
 398 0050 1B6C     		ldr	r3, [r3, #64]
 399 0052 03F00203 		and	r3, r3, #2
 400 0056 0193     		str	r3, [sp, #4]
 195:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 401              		.loc 1 195 5 view .LVU104
 402 0058 019B     		ldr	r3, [sp, #4]
 403              	.LBE7:
 195:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 404              		.loc 1 195 5 view .LVU105
 197:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 405              		.loc 1 197 5 view .LVU106
 406 005a 0A46     		mov	r2, r1
 407 005c 1D20     		movs	r0, #29
 408              	.LVL20:
 197:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 409              		.loc 1 197 5 is_stmt 0 view .LVU107
 410 005e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 411              	.LVL21:
 198:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 412              		.loc 1 198 5 is_stmt 1 view .LVU108
 413 0062 1D20     		movs	r0, #29
 414 0064 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 415              	.LVL22:
 416              		.loc 1 204 1 is_stmt 0 view .LVU109
 417 0068 D3E7     		b	.L22
 418              	.L29:
 419 006a 00BF     		.align	2
 420              	.L28:
 421 006c 00040040 		.word	1073742848
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 13


 422 0070 00380240 		.word	1073887232
 423              		.cfi_endproc
 424              	.LFE245:
 426              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 427              		.align	1
 428              		.global	HAL_TIM_Base_MspDeInit
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 433              	HAL_TIM_Base_MspDeInit:
 434              	.LVL23:
 435              	.LFB246:
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c **** /**
 207:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 208:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 209:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 210:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 211:Core/Src/stm32f4xx_hal_msp.c **** */
 212:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 213:Core/Src/stm32f4xx_hal_msp.c **** {
 436              		.loc 1 213 1 is_stmt 1 view -0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440              		.loc 1 213 1 is_stmt 0 view .LVU111
 441 0000 08B5     		push	{r3, lr}
 442              		.cfi_def_cfa_offset 8
 443              		.cfi_offset 3, -8
 444              		.cfi_offset 14, -4
 214:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 445              		.loc 1 214 3 is_stmt 1 view .LVU112
 446              		.loc 1 214 15 is_stmt 0 view .LVU113
 447 0002 0368     		ldr	r3, [r0]
 448              		.loc 1 214 5 view .LVU114
 449 0004 B3F1804F 		cmp	r3, #1073741824
 450 0008 03D0     		beq	.L34
 215:Core/Src/stm32f4xx_hal_msp.c ****   {
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 219:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 220:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 223:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 224:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 226:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 227:Core/Src/stm32f4xx_hal_msp.c ****   }
 228:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 451              		.loc 1 228 8 is_stmt 1 view .LVU115
 452              		.loc 1 228 10 is_stmt 0 view .LVU116
 453 000a 0B4A     		ldr	r2, .L36
 454 000c 9342     		cmp	r3, r2
 455 000e 09D0     		beq	.L35
 456              	.LVL24:
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 14


 457              	.L30:
 229:Core/Src/stm32f4xx_hal_msp.c ****   {
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 233:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 234:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 235:Core/Src/stm32f4xx_hal_msp.c **** 
 236:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 237:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 238:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 239:Core/Src/stm32f4xx_hal_msp.c **** 
 240:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 241:Core/Src/stm32f4xx_hal_msp.c ****   }
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c **** }
 458              		.loc 1 243 1 view .LVU117
 459 0010 08BD     		pop	{r3, pc}
 460              	.LVL25:
 461              	.L34:
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 462              		.loc 1 220 5 is_stmt 1 view .LVU118
 463 0012 0A4A     		ldr	r2, .L36+4
 464 0014 136C     		ldr	r3, [r2, #64]
 465 0016 23F00103 		bic	r3, r3, #1
 466 001a 1364     		str	r3, [r2, #64]
 223:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 467              		.loc 1 223 5 view .LVU119
 468 001c 1C20     		movs	r0, #28
 469              	.LVL26:
 223:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 470              		.loc 1 223 5 is_stmt 0 view .LVU120
 471 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 472              	.LVL27:
 473 0022 F5E7     		b	.L30
 474              	.LVL28:
 475              	.L35:
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 476              		.loc 1 234 5 is_stmt 1 view .LVU121
 477 0024 02F50D32 		add	r2, r2, #144384
 478 0028 136C     		ldr	r3, [r2, #64]
 479 002a 23F00203 		bic	r3, r3, #2
 480 002e 1364     		str	r3, [r2, #64]
 237:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 481              		.loc 1 237 5 view .LVU122
 482 0030 1D20     		movs	r0, #29
 483              	.LVL29:
 237:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 484              		.loc 1 237 5 is_stmt 0 view .LVU123
 485 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 486              	.LVL30:
 487              		.loc 1 243 1 view .LVU124
 488 0036 EBE7     		b	.L30
 489              	.L37:
 490              		.align	2
 491              	.L36:
 492 0038 00040040 		.word	1073742848
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 15


 493 003c 00380240 		.word	1073887232
 494              		.cfi_endproc
 495              	.LFE246:
 497              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 498              		.align	1
 499              		.global	HAL_UART_MspInit
 500              		.syntax unified
 501              		.thumb
 502              		.thumb_func
 504              	HAL_UART_MspInit:
 505              	.LVL31:
 506              	.LFB247:
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 245:Core/Src/stm32f4xx_hal_msp.c **** /**
 246:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 247:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 248:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 249:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 250:Core/Src/stm32f4xx_hal_msp.c **** */
 251:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 252:Core/Src/stm32f4xx_hal_msp.c **** {
 507              		.loc 1 252 1 is_stmt 1 view -0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 32
 510              		@ frame_needed = 0, uses_anonymous_args = 0
 511              		.loc 1 252 1 is_stmt 0 view .LVU126
 512 0000 00B5     		push	{lr}
 513              		.cfi_def_cfa_offset 4
 514              		.cfi_offset 14, -4
 515 0002 89B0     		sub	sp, sp, #36
 516              		.cfi_def_cfa_offset 40
 253:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 517              		.loc 1 253 3 is_stmt 1 view .LVU127
 518              		.loc 1 253 20 is_stmt 0 view .LVU128
 519 0004 0023     		movs	r3, #0
 520 0006 0393     		str	r3, [sp, #12]
 521 0008 0493     		str	r3, [sp, #16]
 522 000a 0593     		str	r3, [sp, #20]
 523 000c 0693     		str	r3, [sp, #24]
 524 000e 0793     		str	r3, [sp, #28]
 254:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 525              		.loc 1 254 3 is_stmt 1 view .LVU129
 526              		.loc 1 254 11 is_stmt 0 view .LVU130
 527 0010 0268     		ldr	r2, [r0]
 528              		.loc 1 254 5 view .LVU131
 529 0012 154B     		ldr	r3, .L42
 530 0014 9A42     		cmp	r2, r3
 531 0016 02D0     		beq	.L41
 532              	.LVL32:
 533              	.L38:
 255:Core/Src/stm32f4xx_hal_msp.c ****   {
 256:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 258:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 259:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 260:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 261:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 16


 262:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 263:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 264:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 265:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 266:Core/Src/stm32f4xx_hal_msp.c ****     */
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 271:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 272:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 273:Core/Src/stm32f4xx_hal_msp.c **** 
 274:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 276:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c ****   }
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 280:Core/Src/stm32f4xx_hal_msp.c **** }
 534              		.loc 1 280 1 view .LVU132
 535 0018 09B0     		add	sp, sp, #36
 536              		.cfi_remember_state
 537              		.cfi_def_cfa_offset 4
 538              		@ sp needed
 539 001a 5DF804FB 		ldr	pc, [sp], #4
 540              	.LVL33:
 541              	.L41:
 542              		.cfi_restore_state
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 543              		.loc 1 260 5 is_stmt 1 view .LVU133
 544              	.LBB8:
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 545              		.loc 1 260 5 view .LVU134
 546 001e 0021     		movs	r1, #0
 547 0020 0191     		str	r1, [sp, #4]
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 548              		.loc 1 260 5 view .LVU135
 549 0022 03F5FA33 		add	r3, r3, #128000
 550 0026 1A6C     		ldr	r2, [r3, #64]
 551 0028 42F40032 		orr	r2, r2, #131072
 552 002c 1A64     		str	r2, [r3, #64]
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 553              		.loc 1 260 5 view .LVU136
 554 002e 1A6C     		ldr	r2, [r3, #64]
 555 0030 02F40032 		and	r2, r2, #131072
 556 0034 0192     		str	r2, [sp, #4]
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 557              		.loc 1 260 5 view .LVU137
 558 0036 019A     		ldr	r2, [sp, #4]
 559              	.LBE8:
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 560              		.loc 1 260 5 view .LVU138
 262:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 561              		.loc 1 262 5 view .LVU139
 562              	.LBB9:
 262:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 563              		.loc 1 262 5 view .LVU140
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 17


 564 0038 0291     		str	r1, [sp, #8]
 262:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 565              		.loc 1 262 5 view .LVU141
 566 003a 1A6B     		ldr	r2, [r3, #48]
 567 003c 42F00102 		orr	r2, r2, #1
 568 0040 1A63     		str	r2, [r3, #48]
 262:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 569              		.loc 1 262 5 view .LVU142
 570 0042 1B6B     		ldr	r3, [r3, #48]
 571 0044 03F00103 		and	r3, r3, #1
 572 0048 0293     		str	r3, [sp, #8]
 262:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 573              		.loc 1 262 5 view .LVU143
 574 004a 029B     		ldr	r3, [sp, #8]
 575              	.LBE9:
 262:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 576              		.loc 1 262 5 view .LVU144
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 577              		.loc 1 267 5 view .LVU145
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 578              		.loc 1 267 25 is_stmt 0 view .LVU146
 579 004c 0C23     		movs	r3, #12
 580 004e 0393     		str	r3, [sp, #12]
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 581              		.loc 1 268 5 is_stmt 1 view .LVU147
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 582              		.loc 1 268 26 is_stmt 0 view .LVU148
 583 0050 0223     		movs	r3, #2
 584 0052 0493     		str	r3, [sp, #16]
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 585              		.loc 1 269 5 is_stmt 1 view .LVU149
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 586              		.loc 1 270 5 view .LVU150
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 587              		.loc 1 270 27 is_stmt 0 view .LVU151
 588 0054 0323     		movs	r3, #3
 589 0056 0693     		str	r3, [sp, #24]
 271:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 590              		.loc 1 271 5 is_stmt 1 view .LVU152
 271:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 591              		.loc 1 271 31 is_stmt 0 view .LVU153
 592 0058 0723     		movs	r3, #7
 593 005a 0793     		str	r3, [sp, #28]
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 594              		.loc 1 272 5 is_stmt 1 view .LVU154
 595 005c 03A9     		add	r1, sp, #12
 596 005e 0348     		ldr	r0, .L42+4
 597              	.LVL34:
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 598              		.loc 1 272 5 is_stmt 0 view .LVU155
 599 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 600              	.LVL35:
 601              		.loc 1 280 1 view .LVU156
 602 0064 D8E7     		b	.L38
 603              	.L43:
 604 0066 00BF     		.align	2
 605              	.L42:
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 18


 606 0068 00440040 		.word	1073759232
 607 006c 00000240 		.word	1073872896
 608              		.cfi_endproc
 609              	.LFE247:
 611              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 612              		.align	1
 613              		.global	HAL_UART_MspDeInit
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 618              	HAL_UART_MspDeInit:
 619              	.LVL36:
 620              	.LFB248:
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c **** /**
 283:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 284:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 285:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 286:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 287:Core/Src/stm32f4xx_hal_msp.c **** */
 288:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 289:Core/Src/stm32f4xx_hal_msp.c **** {
 621              		.loc 1 289 1 is_stmt 1 view -0
 622              		.cfi_startproc
 623              		@ args = 0, pretend = 0, frame = 0
 624              		@ frame_needed = 0, uses_anonymous_args = 0
 625              		.loc 1 289 1 is_stmt 0 view .LVU158
 626 0000 08B5     		push	{r3, lr}
 627              		.cfi_def_cfa_offset 8
 628              		.cfi_offset 3, -8
 629              		.cfi_offset 14, -4
 290:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 630              		.loc 1 290 3 is_stmt 1 view .LVU159
 631              		.loc 1 290 11 is_stmt 0 view .LVU160
 632 0002 0268     		ldr	r2, [r0]
 633              		.loc 1 290 5 view .LVU161
 634 0004 064B     		ldr	r3, .L48
 635 0006 9A42     		cmp	r2, r3
 636 0008 00D0     		beq	.L47
 637              	.LVL37:
 638              	.L44:
 291:Core/Src/stm32f4xx_hal_msp.c ****   {
 292:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 294:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 295:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 296:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 298:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 299:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 300:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 301:Core/Src/stm32f4xx_hal_msp.c ****     */
 302:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 304:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 305:Core/Src/stm32f4xx_hal_msp.c **** 
 306:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 19


 307:Core/Src/stm32f4xx_hal_msp.c ****   }
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 309:Core/Src/stm32f4xx_hal_msp.c **** }
 639              		.loc 1 309 1 view .LVU162
 640 000a 08BD     		pop	{r3, pc}
 641              	.LVL38:
 642              	.L47:
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 643              		.loc 1 296 5 is_stmt 1 view .LVU163
 644 000c 054A     		ldr	r2, .L48+4
 645 000e 136C     		ldr	r3, [r2, #64]
 646 0010 23F40033 		bic	r3, r3, #131072
 647 0014 1364     		str	r3, [r2, #64]
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 648              		.loc 1 302 5 view .LVU164
 649 0016 0C21     		movs	r1, #12
 650 0018 0348     		ldr	r0, .L48+8
 651              	.LVL39:
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 652              		.loc 1 302 5 is_stmt 0 view .LVU165
 653 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 654              	.LVL40:
 655              		.loc 1 309 1 view .LVU166
 656 001e F4E7     		b	.L44
 657              	.L49:
 658              		.align	2
 659              	.L48:
 660 0020 00440040 		.word	1073759232
 661 0024 00380240 		.word	1073887232
 662 0028 00000240 		.word	1073872896
 663              		.cfi_endproc
 664              	.LFE248:
 666              		.text
 667              	.Letext0:
 668              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 669              		.file 3 "C:/Users/valer/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 670              		.file 4 "C:/Users/valer/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 671              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 672              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 673              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 674              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 675              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 676              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 677              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 678              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 679              		.file 13 "Core/Inc/main.h"
ARM GAS  C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:84     .text.HAL_MspInit:0000003c $d
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:89     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:95     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:249    .text.HAL_ADC_MspInit:000000a0 $d
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:256    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:262    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:307    .text.HAL_ADC_MspDeInit:00000028 $d
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:314    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:320    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:421    .text.HAL_TIM_Base_MspInit:0000006c $d
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:427    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:433    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:492    .text.HAL_TIM_Base_MspDeInit:00000038 $d
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:498    .text.HAL_UART_MspInit:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:504    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:606    .text.HAL_UART_MspInit:00000068 $d
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:612    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:618    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\valer\AppData\Local\Temp\cc3i16Zx.s:660    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
