r32_reg_clr_cls
exec_stage
decode_pipe
pipelinedregs
decoder
ctl_FSM
ext
ext_ctl_reg_clr_cls
rf_stage
alu_muxb
shifter_tak
mips_sys
assert_ctl_fsm
mips_dvc
mips_core
reg_array
fwd_mux
muldiv_ff
alu_func_reg_clr_cls
mips_alu
wb_mux
alu_muxa
alu
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
mips_sys/inst_i_mips_core
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
mips_core/input_pause
mips_sys/input_pause
rf_stage/input_pause
ctl_FSM/input_pause
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
mips_core/input_rst
rf_stage/input_rst_i
ctl_FSM/input_rst
mips_sys/input_rst
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1
reg_array/always_1/if_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/stmt_1
ctl_FSM/input_id_cmd
decode_pipe/wire_fsm_dly
decode_pipe/inst_idecoder
reg_array/always_1
rf_stage/input_id_cmd
mips_core/wire_BUS197
mips_core/inst_decoder_pipe
decoder/always_1/block_1/case_1/block_28
decoder/always_1/block_1/case_1/block_1/case_1/block_27
decoder/always_1
decoder/always_1/block_1
decoder/always_1/block_1/case_1
decoder/always_1/block_1/case_1/block_16
shifter_tak/always_1/case_1/stmt_1
decode_pipe/inst_pipereg
mips_core/input_zz_ins_i
mips_sys/input_zz_ins_i
rf_stage/input_ins_i
ctl_FSM/always_4/if_1/if_1
alu_muxa/input_rs
alu/input_a
pipelinedregs/input_ext_ctl_i
decoder/always_1/block_1/case_1/block_1/case_1/block_16/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1/block_1/case_1/block_20/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_20
decoder/always_1/block_1/case_1/block_10
decoder/assign_1_inst_op
decoder/wire_inst_op
decode_pipe/input_ins_i
decoder/input_ins_i
decoder/always_1/block_1/case_1/block_10/stmt_1
alu/always_1/block_1/case_1/stmt_3
decode_pipe/wire_BUS2072
mips_core/inst_iexec_stage
decoder/assign_2_inst_func
decoder/wire_inst_func
mips_core/wire_BUS24839
mips_core/wire_BUS7219
mips_core/wire_BUS117
ext/input_ctl
ext_ctl_reg_clr_cls/always_1
ext_ctl_reg_clr_cls/reg_ext_ctl_o
decode_pipe/wire_ext_ctl_o
pipelinedregs/wire_ext_ctl
pipelinedregs/inst_U4
rf_stage/input_ext_ctl_i
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/reg_ext_ctl
mips_dvc/reg_irq_req_o
mips_dvc/always_6
ctl_FSM/always_6
ctl_FSM/always_6/block_1
ctl_FSM/always_6/block_1/case_1
ctl_FSM/reg_id2ra_ctl_clr
rf_stage/inst_MAIN_FSM
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_4/if_1
ctl_FSM/always_4
ctl_FSM/reg_CurrState
ctl_FSM/reg_NextState
decoder/always_1/block_1/case_1/block_14
mips_dvc/always_6/stmt_1
mips_sys/wire_w_irq
mips_sys/inst_imips_dvc
mips_core/inst_iRF_stage
ext_ctl_reg_clr_cls/input_clr
ext/input_ins_i
ctl_FSM/inst_chk_ctl_fsm
mips_core/wire_BUS422
mips_core/wire_BUS7101
mips_core/wire_BUS7231
mips_core/inst_ext_reg
ext_ctl_reg_clr_cls/input_cls
rf_stage/input_irq_i
ext/always_1/case_1/stmt_1
r32_reg_clr_cls/always_1
r32_reg_clr_cls/reg_r32_o
ext_ctl_reg_clr_cls/always_1/if_1/if_1
ext_ctl_reg_clr_cls/always_1/if_1
rf_stage/inst_i_ext
rf_stage/wire_ext_o
rf_stage/wire_BUS6061
rf_stage/wire_rs_o
ctl_FSM/always_6/block_1/case_1/block_2
ctl_FSM/always_6/block_1/case_1/block_2/stmt_3
ctl_FSM/input_irq
mips_dvc/always_5/if_1/block_2/if_1
mips_dvc/always_5/if_1/block_2
reg_array/wire_qa
reg_array/input_data
reg_array/always_1/if_1/block_1/stmt_1
rf_stage/input_wb_din_i
reg_array/reg_r_data
rf_stage/inst_reg_bank
mips_core/input_irq_i
mips_core/wire_BUS15471
mips_core/inst_wb_mux
rf_stage/inst_rs_fwd_rs
rf_stage/inst_ins_reg
rf_stage/wire_BUS2085
decoder/reg_fsm_dly
mips_alu/input_b
mips_core/inst_alu_pass1
mips_dvc/reg_cmd
mips_dvc/always_5/if_1
mips_dvc/always_5
mips_core/wire_BUS9589
ext/wire_instr25_0
ext/assign_1_instr25_0
wb_mux/always_1
wb_mux/always_1/if_1
wb_mux/reg_wb_o
wb_mux/input_alu_i
wb_mux/always_1/if_1/stmt_2
assert_ctl_fsm/wire_ra_out
assert_ctl_fsm/assign_1_ra_out
assert_ctl_fsm/input_CurrState
assert_ctl_fsm/input_id2ra_ctl_clr
mips_core/inst_rs_reg
exec_stage/input_rs_i
ext/always_1
ext/always_1/case_1
ext/reg_res
alu_muxa/always_1
alu_muxa/always_1/block_1
alu_muxa/always_1/block_1/case_1
reg_array/always_1/if_1
alu/always_1/block_1/case_1
alu/always_1/block_1
alu/always_1
alu/reg_alu_out
alu_muxb/input_ext
alu_muxb/always_1/case_1/stmt_1
alu/input_b
alu_muxb/reg_b_o
alu_muxb/always_1/case_1
alu_muxb/always_1
exec_stage/input_ext_i
decoder/reg_alu_func
alu_func_reg_clr_cls/input_alu_func_i
alu_func_reg_clr_cls/always_1/if_1/if_1
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
decode_pipe/wire_BUS2040
pipelinedregs/input_alu_func_i
pipelinedregs/inst_U26
pipelinedregs/wire_BUS5674
decode_pipe/wire_alu_func_o
alu_func_reg_clr_cls/always_1/if_1
alu_func_reg_clr_cls/always_1
alu_func_reg_clr_cls/reg_alu_func_o
mips_alu/input_ctl
mips_core/wire_BUS6275
exec_stage/input_alu_func
pipelinedregs/inst_U16
pipelinedregs/wire_alu_func_o
exec_stage/wire_BUS476
exec_stage/inst_i_alu_muxa
mips_alu/wire_mul_div_c
mips_alu/inst_muldiv_ff
shifter_tak/reg_shift_out
shifter_tak/always_1/case_1
shifter_tak/always_1
muldiv_ff/assign_2_res
muldiv_ff/wire_res
mips_alu/inst_mips_shifter
mips_alu/wire_shift_c
fwd_mux/always_1/case_1/stmt_3
fwd_mux/input_din
r32_reg_clr_cls/input_cls
r32_reg_clr_cls/input_r32_i
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_muxa/always_1/block_1/case_1/stmt_1
mips_alu/wire_alu_c
mips_alu/inst_mips_alu
mips_core/inst_alu_pass0
mips_core/wire_cop_addr_o
mips_alu/wire_c
mips_alu/assign_1_c
mips_alu/input_a
fwd_mux/always_1
fwd_mux/always_1/case_1
fwd_mux/reg_dout
exec_stage/inst_MIPS_alu
exec_stage/wire_alu_ur_o
exec_stage/wire_BUS468
exec_stage/inst_i_alu_muxb
alu_muxa/reg_a_o
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ext/always_1/case_1/cond
muldiv_ff/assign_2_res/expr_1
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
muldiv_ff/assign_2_res/expr_1/expr_2
mips_dvc/always_6/stmt_1/expr_1
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_2
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
alu/always_1/block_1/case_1/stmt_3/expr_1
mips_alu/assign_1_c/expr_1/expr_1
mips_alu/assign_1_c/expr_1
r32_reg_clr_cls/always_1/if_1/if_1/cond
