

================================================================
== Vivado HLS Report for 'Loop_1_proc10'
================================================================
* Date:           Mon Jun  1 11:30:29 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        matvec
* Solution:       solution3
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.545 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11| 0.110 us | 0.110 us |   11|   11|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1               |       10|       10|         5|          -|          -|     2|    no    |
        | + tiled_matvec_loadA  |        2|        2|         2|          1|          1|     2|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Atile_V_vec_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %Atile_V_vec_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(i32* @A, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.18ns)   --->   "br label %.loopexit"   --->   Operation 9 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i2 [ 0, %entry ], [ %i, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.61ns)   --->   "%icmp_ln8 = icmp eq i2 %i_0_i_i_i, -2" [matvec.cpp:8]   --->   Operation 11 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 12 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.00ns)   --->   "%i = add i2 %i_0_i_i_i, 1" [matvec.cpp:8]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %Loop_1_proc10.exit, label %1" [matvec.cpp:8]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.93ns)   --->   "%empty_26 = call { i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P(i32* %Atile_V_vec_0, i32* %Atile_V_vec_1)" [matvec.cpp:9]   --->   Operation 15 'read' 'empty_26' <Predicate = (!icmp_ln8)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_vec_0 = extractvalue { i32, i32 } %empty_26, 0" [matvec.cpp:9]   --->   Operation 16 'extractvalue' 'tmp_vec_0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_vec_1 = extractvalue { i32, i32 } %empty_26, 1" [matvec.cpp:9]   --->   Operation 17 'extractvalue' 'tmp_vec_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.18ns)   --->   "br label %0" [matvec.cpp:10]   --->   Operation 18 'br' <Predicate = (!icmp_ln8)> <Delay = 1.18>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 19 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%j_0_i_i_i = phi i2 [ 0, %1 ], [ %j, %tiled_matvec_loadA ]"   --->   Operation 20 'phi' 'j_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.61ns)   --->   "%icmp_ln10 = icmp eq i2 %j_0_i_i_i, -2" [matvec.cpp:10]   --->   Operation 21 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 22 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.00ns)   --->   "%j = add i2 %j_0_i_i_i, 1" [matvec.cpp:10]   --->   Operation 23 'add' 'j' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.loopexit.loopexit, label %tiled_matvec_loadA" [matvec.cpp:10]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i2 %j_0_i_i_i to i1" [matvec.cpp:11]   --->   Operation 25 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.54>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1) nounwind" [matvec.cpp:10]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str1)" [matvec.cpp:10]   --->   Operation 27 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [matvec.cpp:11]   --->   Operation 28 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.61ns)   --->   "%select_ln11 = select i1 %trunc_ln11, i32 %tmp_vec_1, i32 %tmp_vec_0" [matvec.cpp:11]   --->   Operation 29 'select' 'select_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @A, i32 %select_ln11)" [matvec.cpp:11]   --->   Operation 30 'write' <Predicate = (!icmp_ln10)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str1, i32 %tmp_i)" [matvec.cpp:12]   --->   Operation 31 'specregionend' 'empty_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br label %0" [matvec.cpp:10]   --->   Operation 32 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', matvec.cpp:8) [10]  (1.18 ns)

 <State 2>: 2.93ns
The critical path consists of the following:
	fifo read on port 'Atile_V_vec_0' (matvec.cpp:9) [16]  (2.93 ns)

 <State 3>: 1.01ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', matvec.cpp:10) [21]  (0 ns)
	'add' operation ('j', matvec.cpp:10) [24]  (1.01 ns)

 <State 4>: 3.54ns
The critical path consists of the following:
	'select' operation ('select_ln11', matvec.cpp:11) [31]  (0.613 ns)
	fifo write on port 'A' (matvec.cpp:11) [32]  (2.93 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
