"D:/RTL_FPGA/VERILOG/aula26_datapath/demux12.v=work,Verilog_2001"
"D:/RTL_FPGA/VERILOG/aula26_datapath/mux21.v=work,Verilog_2001"
"D:/RTL_FPGA/VERILOG/aula26_datapath/flipflop_D.v=work,Verilog_2001"
"D:/RTL_FPGA/VERILOG/aula26_datapath/reg_4bits.v=work,Verilog_2001"
"D:/RTL_FPGA/VERILOG/aula26_datapath/top_model.v=work,Verilog_2001"
"D:/RTL_FPGA/VERILOG/aula26_datapath/impl1/source/ula2.v=work,Verilog_2001"
