// Seed: 3835357322
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  always @(negedge 1) begin
    if (1) begin
      id_2 = 1;
    end
  end
  logic id_3;
  type_6 id_4 (
      .id_0(id_1),
      .id_1(1 == 1),
      .id_2(1)
  );
endmodule
