|top
CLK => Masterclock:inst_Masterclock.inclk0
CLK => Counter:inst_Counter.clk
CLK => ParallelReceiver:inst_ParallelReceiver.clk
CLK => Distribute:inst_Distribute.clk
CLK => CalibrationAndMapping:inst_CalibrationAndMapping.clk
CLK => AllChannels:inst_AllChannels.clk
MS_SELECT => sync_reset.OUTPUTSELECT
MS_SELECT => SYNC_MAIN.OE
SYNC_MAIN <> SYNC_MAIN
SYNC_REF << Counter:inst_Counter.count[9]
RXF_N => ParallelReceiver:inst_ParallelReceiver.rxf_n
USB_DATA[0] <> ParallelReceiver:inst_ParallelReceiver.usb_data[0]
USB_DATA[1] <> ParallelReceiver:inst_ParallelReceiver.usb_data[1]
USB_DATA[2] <> ParallelReceiver:inst_ParallelReceiver.usb_data[2]
USB_DATA[3] <> ParallelReceiver:inst_ParallelReceiver.usb_data[3]
USB_DATA[4] <> ParallelReceiver:inst_ParallelReceiver.usb_data[4]
USB_DATA[5] <> ParallelReceiver:inst_ParallelReceiver.usb_data[5]
USB_DATA[6] <> ParallelReceiver:inst_ParallelReceiver.usb_data[6]
USB_DATA[7] <> ParallelReceiver:inst_ParallelReceiver.usb_data[7]
RD_N << ParallelReceiver:inst_ParallelReceiver.rd_n
DATA[0] << AllChannels:inst_AllChannels.data[0]
DATA[1] << AllChannels:inst_AllChannels.data[1]
DATA[2] << AllChannels:inst_AllChannels.data[2]
DATA[3] << AllChannels:inst_AllChannels.data[3]
DATA[4] << AllChannels:inst_AllChannels.data[4]
DATA[5] << AllChannels:inst_AllChannels.data[5]
DATA[6] << AllChannels:inst_AllChannels.data[6]
DATA[7] << AllChannels:inst_AllChannels.data[7]
DATA[8] << AllChannels:inst_AllChannels.data[8]
DATA[9] << AllChannels:inst_AllChannels.data[9]
DATA[10] << AllChannels:inst_AllChannels.data[10]
DATA[11] << AllChannels:inst_AllChannels.data[11]
DATA[12] << AllChannels:inst_AllChannels.data[12]
DATA[13] << AllChannels:inst_AllChannels.data[13]
DATA[14] << AllChannels:inst_AllChannels.data[14]
DATA[15] << AllChannels:inst_AllChannels.data[15]
DATA[16] << AllChannels:inst_AllChannels.data[16]
DATA[17] << AllChannels:inst_AllChannels.data[17]
DATA[18] << AllChannels:inst_AllChannels.data[18]
DATA[19] << AllChannels:inst_AllChannels.data[19]
DATA[20] << AllChannels:inst_AllChannels.data[20]
DATA[21] << AllChannels:inst_AllChannels.data[21]
DATA[22] << AllChannels:inst_AllChannels.data[22]
DATA[23] << AllChannels:inst_AllChannels.data[23]
DATA[24] << AllChannels:inst_AllChannels.data[24]
DATA[25] << AllChannels:inst_AllChannels.data[25]
DATA[26] << AllChannels:inst_AllChannels.data[26]
DATA[27] << AllChannels:inst_AllChannels.data[27]
DATA[28] << AllChannels:inst_AllChannels.data[28]
DATA[29] << AllChannels:inst_AllChannels.data[29]
DATA[30] << AllChannels:inst_AllChannels.data[30]
DATA[31] << AllChannels:inst_AllChannels.data[31]
ILLUMI[0] << AllChannels:inst_AllChannels.illumi[0]
ILLUMI[1] << AllChannels:inst_AllChannels.illumi[1]
ILLUMI[2] << AllChannels:inst_AllChannels.illumi[2]
RCLK[0] << AllChannels:inst_AllChannels.rclk
RCLK[1] << AllChannels:inst_AllChannels.rclk
RCLK[2] << AllChannels:inst_AllChannels.rclk
RCLK[3] << AllChannels:inst_AllChannels.rclk
SCLK[0] << Masterclock:inst_Masterclock.c1
SCLK[1] << Masterclock:inst_Masterclock.c1
SCLK[2] << Masterclock:inst_Masterclock.c1
SCLK[3] << Masterclock:inst_Masterclock.c1
VS_TOG << <VCC>
LED[0] << Distribute:inst_Distribute.debugled[0]
LED[1] << Distribute:inst_Distribute.debugled[1]
LED[2] << Distribute:inst_Distribute.debugled[2]
LED[3] << Distribute:inst_Distribute.debugled[3]


|top|Masterclock:inst_Masterclock
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]


|top|Masterclock:inst_Masterclock|altpll:altpll_component
inclk[0] => Masterclock_altpll:auto_generated.inclk[0]
inclk[1] => Masterclock_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|Counter:inst_Counter
clk => timing_s.CLK
clk => timing_ff2.CLK
clk => timing_ff1.CLK
clk_8 => RSSFilter:inst_RSSFilter.clk
clk_8 => dcount[0].CLK
clk_8 => dcount[1].CLK
clk_8 => dcount[2].CLK
clk_8 => dcount[3].CLK
clk_8 => dcount[4].CLK
clk_8 => dcount[5].CLK
clk_8 => dcount[6].CLK
clk_8 => dcount[7].CLK
clk_8 => count_s[0].CLK
clk_8 => count_s[1].CLK
clk_8 => count_s[2].CLK
clk_8 => count_s[3].CLK
clk_8 => count_s[4].CLK
clk_8 => count_s[5].CLK
clk_8 => count_s[6].CLK
clk_8 => count_s[7].CLK
clk_8 => count_s[8].CLK
clk_8 => count_s[9].CLK
clk_8 => dflag.CLK
clk_8 => prev_res.CLK
sync_reset => RSSFilter:inst_RSSFilter.bit_in
count[0] <= count_s[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_s[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_s[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_s[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count_s[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count_s[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count_s[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count_s[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= count_s[8].DB_MAX_OUTPUT_PORT_TYPE
count[9] <= count_s[9].DB_MAX_OUTPUT_PORT_TYPE
timing <= timing_s.DB_MAX_OUTPUT_PORT_TYPE


|top|Counter:inst_Counter|RSSFilter:inst_RSSFilter
clk => sout.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => data[24].CLK
clk => data[25].CLK
clk => data[26].CLK
clk => data[27].CLK
clk => data[28].CLK
clk => data[29].CLK
clk => data[30].CLK
clk => count_1[0].CLK
clk => count_1[1].CLK
clk => count_1[2].CLK
clk => count_1[3].CLK
clk => count_1[4].CLK
clk => count_0[0].CLK
clk => count_0[1].CLK
clk => count_0[2].CLK
clk => count_0[3].CLK
clk => count_0[4].CLK
bit_in => data[0].DATAIN
bit_out <= sout.DB_MAX_OUTPUT_PORT_TYPE


|top|ParallelReceiver:inst_ParallelReceiver
CLK => tg_rd_s.CLK
CLK => tg_do_s[0].CLK
CLK => tg_do_s[1].CLK
CLK => tg_do_s[2].CLK
CLK => tg_do_s[3].CLK
CLK => tg_do_s[4].CLK
CLK => tg_do_s[5].CLK
CLK => tg_do_s[6].CLK
CLK => tg_do_s[7].CLK
CLK => rd_state[0].CLK
CLK => rd_state[1].CLK
CLK => rd_n_s.CLK
CLK => rxf_reg.CLK
rxf_n => rxf_reg.DATAIN
txe_n => ~NO_FANOUT~
rd_n <= rd_n_s.DB_MAX_OUTPUT_PORT_TYPE
wr_n <= <VCC>
usb_data[0] <> usb_data[0]
usb_data[1] <> usb_data[1]
usb_data[2] <> usb_data[2]
usb_data[3] <> usb_data[3]
usb_data[4] <> usb_data[4]
usb_data[5] <> usb_data[5]
usb_data[6] <> usb_data[6]
usb_data[7] <> usb_data[7]
bus_busy <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
tg_ready => process_1.IN1
tg_wr => ~NO_FANOUT~
tg_di[0] => ~NO_FANOUT~
tg_di[1] => ~NO_FANOUT~
tg_di[2] => ~NO_FANOUT~
tg_di[3] => ~NO_FANOUT~
tg_di[4] => ~NO_FANOUT~
tg_di[5] => ~NO_FANOUT~
tg_di[6] => ~NO_FANOUT~
tg_di[7] => ~NO_FANOUT~
tg_rd <= tg_rd_s.DB_MAX_OUTPUT_PORT_TYPE
tg_do[0] <= tg_do_s[0].DB_MAX_OUTPUT_PORT_TYPE
tg_do[1] <= tg_do_s[1].DB_MAX_OUTPUT_PORT_TYPE
tg_do[2] <= tg_do_s[2].DB_MAX_OUTPUT_PORT_TYPE
tg_do[3] <= tg_do_s[3].DB_MAX_OUTPUT_PORT_TYPE
tg_do[4] <= tg_do_s[4].DB_MAX_OUTPUT_PORT_TYPE
tg_do[5] <= tg_do_s[5].DB_MAX_OUTPUT_PORT_TYPE
tg_do[6] <= tg_do_s[6].DB_MAX_OUTPUT_PORT_TYPE
tg_do[7] <= tg_do_s[7].DB_MAX_OUTPUT_PORT_TYPE


|top|Distribute:inst_Distribute
clk => FrameBufferController:inst_FrameBufferController.clk
clk => CommandReader:inst_CommandReader.clk
clk => GammaCorrection:inst_GammaCorrection.clk
new_rx => FrameBufferController:inst_FrameBufferController.new_rx
rx_data[0] => FrameBufferController:inst_FrameBufferController.rx_data[0]
rx_data[1] => FrameBufferController:inst_FrameBufferController.rx_data[1]
rx_data[2] => FrameBufferController:inst_FrameBufferController.rx_data[2]
rx_data[3] => FrameBufferController:inst_FrameBufferController.rx_data[3]
rx_data[4] => FrameBufferController:inst_FrameBufferController.rx_data[4]
rx_data[5] => FrameBufferController:inst_FrameBufferController.rx_data[5]
rx_data[6] => FrameBufferController:inst_FrameBufferController.rx_data[6]
rx_data[7] => FrameBufferController:inst_FrameBufferController.rx_data[7]
timing => FrameBufferController:inst_FrameBufferController.timing
ready <= FrameBufferController:inst_FrameBufferController.ready
t_en <= CommandReader:inst_CommandReader.t_en
t_flag <= CommandReader:inst_CommandReader.t_flag
t_data[0] <= CommandReader:inst_CommandReader.t_data[0]
t_data[1] <= CommandReader:inst_CommandReader.t_data[1]
t_data[2] <= CommandReader:inst_CommandReader.t_data[2]
t_data[3] <= CommandReader:inst_CommandReader.t_data[3]
t_data[4] <= CommandReader:inst_CommandReader.t_data[4]
t_data[5] <= CommandReader:inst_CommandReader.t_data[5]
t_data[6] <= CommandReader:inst_CommandReader.t_data[6]
t_address[0] <= CommandReader:inst_CommandReader.t_address[0]
t_address[1] <= CommandReader:inst_CommandReader.t_address[1]
t_address[2] <= CommandReader:inst_CommandReader.t_address[2]
t_address[3] <= CommandReader:inst_CommandReader.t_address[3]
t_address[4] <= CommandReader:inst_CommandReader.t_address[4]
t_address[5] <= CommandReader:inst_CommandReader.t_address[5]
t_address[6] <= CommandReader:inst_CommandReader.t_address[6]
t_address[7] <= CommandReader:inst_CommandReader.t_address[7]
t_pswap <= CommandReader:inst_CommandReader.t_pswap
t_aswap <= CommandReader:inst_CommandReader.t_aswap
rgb_data[0] <= GammaCorrection:inst_GammaCorrection.gammaout[0]
rgb_data[1] <= GammaCorrection:inst_GammaCorrection.gammaout[1]
rgb_data[2] <= GammaCorrection:inst_GammaCorrection.gammaout[2]
rgb_data[3] <= GammaCorrection:inst_GammaCorrection.gammaout[3]
rgb_data[4] <= GammaCorrection:inst_GammaCorrection.gammaout[4]
rgb_data[5] <= GammaCorrection:inst_GammaCorrection.gammaout[5]
rgb_data[6] <= GammaCorrection:inst_GammaCorrection.gammaout[6]
rgb_data[7] <= GammaCorrection:inst_GammaCorrection.gammaout[7]
rgb_data[8] <= GammaCorrection:inst_GammaCorrection.gammaout[8]
rgb_data[9] <= GammaCorrection:inst_GammaCorrection.gammaout[9]
rgb_data[10] <= GammaCorrection:inst_GammaCorrection.gammaout[10]
rgb_data[11] <= GammaCorrection:inst_GammaCorrection.gammaout[11]
rgb_data[12] <= GammaCorrection:inst_GammaCorrection.gammaout[12]
rgb_data[13] <= GammaCorrection:inst_GammaCorrection.gammaout[13]
rgb_data[14] <= GammaCorrection:inst_GammaCorrection.gammaout[14]
rgb_data[15] <= GammaCorrection:inst_GammaCorrection.gammaout[15]
rgb_data[16] <= GammaCorrection:inst_GammaCorrection.gammaout[16]
rgb_data[17] <= GammaCorrection:inst_GammaCorrection.gammaout[17]
rgb_data[18] <= GammaCorrection:inst_GammaCorrection.gammaout[18]
rgb_data[19] <= GammaCorrection:inst_GammaCorrection.gammaout[19]
rgb_data[20] <= GammaCorrection:inst_GammaCorrection.gammaout[20]
rgb_data[21] <= GammaCorrection:inst_GammaCorrection.gammaout[21]
rgb_data[22] <= GammaCorrection:inst_GammaCorrection.gammaout[22]
rgb_data[23] <= GammaCorrection:inst_GammaCorrection.gammaout[23]
rgb_data[24] <= GammaCorrection:inst_GammaCorrection.gammaout[24]
rgb_data[25] <= GammaCorrection:inst_GammaCorrection.gammaout[25]
rgb_data[26] <= GammaCorrection:inst_GammaCorrection.gammaout[26]
rgb_en <= GammaCorrection:inst_GammaCorrection.gammastart
debugled[0] <= FrameBufferController:inst_FrameBufferController.debugled[0]
debugled[1] <= FrameBufferController:inst_FrameBufferController.debugled[1]
debugled[2] <= FrameBufferController:inst_FrameBufferController.debugled[2]
debugled[3] <= FrameBufferController:inst_FrameBufferController.debugled[3]


|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController
clk => FrameBufferFIFO:inst_FrameBufferFIFO.clock
clk => sclrcnt[0].CLK
clk => sclrcnt[1].CLK
clk => sclrcnt[2].CLK
clk => sclrcnt[3].CLK
clk => sclrcnt[4].CLK
clk => sclrcnt[5].CLK
clk => sclrcnt[6].CLK
clk => sclrcnt[7].CLK
clk => sclrcnt[8].CLK
clk => sclrcnt[9].CLK
clk => sclrcnt[10].CLK
clk => sclrcnt[11].CLK
clk => sclrcnt[12].CLK
clk => sclrcnt[13].CLK
clk => sclrcnt[14].CLK
clk => sclrcnt[15].CLK
clk => sclrcnt[16].CLK
clk => sclrcnt[17].CLK
clk => sclrcnt[18].CLK
clk => sclrcnt[19].CLK
clk => sclrcnt[20].CLK
clk => sclrcnt[21].CLK
clk => sclrcnt[22].CLK
clk => sclrcnt[23].CLK
clk => sclrcnt[24].CLK
clk => sclrcnt[25].CLK
clk => sclr.CLK
clk => ready_s.CLK
clk => divcnt[0].CLK
clk => divcnt[1].CLK
clk => divcnt[2].CLK
clk => divcnt[3].CLK
clk => divcnt[4].CLK
clk => divcnt[5].CLK
clk => divcnt[6].CLK
clk => divcnt[7].CLK
clk => oldtiming.CLK
clk => rdreq.CLK
clk => bytecnt[0].CLK
clk => bytecnt[1].CLK
clk => bytecnt[2].CLK
clk => bytecnt[3].CLK
clk => bytecnt[4].CLK
clk => bytecnt[5].CLK
clk => bytecnt[6].CLK
clk => bytecnt[7].CLK
clk => bytecnt[8].CLK
clk => byte_in_s.CLK
clk => q_init[0].CLK
clk => q_init[1].CLK
clk => q_init[2].CLK
clk => q_init[3].CLK
clk => q_init[4].CLK
clk => q_init[5].CLK
clk => q_init[6].CLK
clk => q_init[7].CLK
clk => seccnt[0].CLK
clk => seccnt[1].CLK
clk => seccnt[2].CLK
clk => seccnt[3].CLK
clk => seccnt[4].CLK
clk => seccnt[5].CLK
clk => seccnt[6].CLK
clk => seccnt[7].CLK
clk => seccnt[8].CLK
clk => seccnt[9].CLK
clk => seccnt[10].CLK
clk => seccnt[11].CLK
clk => seccnt[12].CLK
clk => seccnt[13].CLK
clk => seccnt[14].CLK
clk => seccnt[15].CLK
clk => seccnt[16].CLK
clk => seccnt[17].CLK
clk => seccnt[18].CLK
clk => seccnt[19].CLK
clk => seccnt[20].CLK
clk => seccnt[21].CLK
clk => seccnt[22].CLK
clk => seccnt[23].CLK
clk => seccnt[24].CLK
clk => seccnt[25].CLK
clk => ReadState~5.DATAIN
new_rx => wrreq.DATAB
rx_data[0] => FrameBufferFIFO:inst_FrameBufferFIFO.data[0]
rx_data[1] => FrameBufferFIFO:inst_FrameBufferFIFO.data[1]
rx_data[2] => FrameBufferFIFO:inst_FrameBufferFIFO.data[2]
rx_data[3] => FrameBufferFIFO:inst_FrameBufferFIFO.data[3]
rx_data[4] => FrameBufferFIFO:inst_FrameBufferFIFO.data[4]
rx_data[5] => FrameBufferFIFO:inst_FrameBufferFIFO.data[5]
rx_data[6] => FrameBufferFIFO:inst_FrameBufferFIFO.data[6]
rx_data[7] => FrameBufferFIFO:inst_FrameBufferFIFO.data[7]
timing => process_0.IN1
timing => oldtiming.DATAIN
divider[0] => Add2.IN16
divider[1] => Add2.IN15
divider[2] => Add2.IN14
divider[3] => Add2.IN13
divider[4] => Add2.IN12
divider[5] => Add2.IN11
divider[6] => Add2.IN10
divider[7] => Add2.IN9
ready <= ready_s.DB_MAX_OUTPUT_PORT_TYPE
byte_in <= byte_in_s.DB_MAX_OUTPUT_PORT_TYPE
q_in[0] <= q_in.DB_MAX_OUTPUT_PORT_TYPE
q_in[1] <= q_in.DB_MAX_OUTPUT_PORT_TYPE
q_in[2] <= q_in.DB_MAX_OUTPUT_PORT_TYPE
q_in[3] <= q_in.DB_MAX_OUTPUT_PORT_TYPE
q_in[4] <= q_in.DB_MAX_OUTPUT_PORT_TYPE
q_in[5] <= q_in.DB_MAX_OUTPUT_PORT_TYPE
q_in[6] <= q_in.DB_MAX_OUTPUT_PORT_TYPE
q_in[7] <= q_in.DB_MAX_OUTPUT_PORT_TYPE
debugled[0] <= debugled.DB_MAX_OUTPUT_PORT_TYPE
debugled[1] <= debugled.DB_MAX_OUTPUT_PORT_TYPE
debugled[2] <= debugled.DB_MAX_OUTPUT_PORT_TYPE
debugled[3] <= debugled.DB_MAX_OUTPUT_PORT_TYPE


|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
sclr => scfifo:scfifo_component.sclr
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]
usedw[5] <= scfifo:scfifo_component.usedw[5]
usedw[6] <= scfifo:scfifo_component.usedw[6]
usedw[7] <= scfifo:scfifo_component.usedw[7]
usedw[8] <= scfifo:scfifo_component.usedw[8]
usedw[9] <= scfifo:scfifo_component.usedw[9]
usedw[10] <= scfifo:scfifo_component.usedw[10]
usedw[11] <= scfifo:scfifo_component.usedw[11]
usedw[12] <= scfifo:scfifo_component.usedw[12]
usedw[13] <= scfifo:scfifo_component.usedw[13]


|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component
data[0] => scfifo_n941:auto_generated.data[0]
data[1] => scfifo_n941:auto_generated.data[1]
data[2] => scfifo_n941:auto_generated.data[2]
data[3] => scfifo_n941:auto_generated.data[3]
data[4] => scfifo_n941:auto_generated.data[4]
data[5] => scfifo_n941:auto_generated.data[5]
data[6] => scfifo_n941:auto_generated.data[6]
data[7] => scfifo_n941:auto_generated.data[7]
q[0] <= scfifo_n941:auto_generated.q[0]
q[1] <= scfifo_n941:auto_generated.q[1]
q[2] <= scfifo_n941:auto_generated.q[2]
q[3] <= scfifo_n941:auto_generated.q[3]
q[4] <= scfifo_n941:auto_generated.q[4]
q[5] <= scfifo_n941:auto_generated.q[5]
q[6] <= scfifo_n941:auto_generated.q[6]
q[7] <= scfifo_n941:auto_generated.q[7]
wrreq => scfifo_n941:auto_generated.wrreq
rdreq => scfifo_n941:auto_generated.rdreq
clock => scfifo_n941:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n941:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n941:auto_generated.empty
full <= scfifo_n941:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n941:auto_generated.usedw[0]
usedw[1] <= scfifo_n941:auto_generated.usedw[1]
usedw[2] <= scfifo_n941:auto_generated.usedw[2]
usedw[3] <= scfifo_n941:auto_generated.usedw[3]
usedw[4] <= scfifo_n941:auto_generated.usedw[4]
usedw[5] <= scfifo_n941:auto_generated.usedw[5]
usedw[6] <= scfifo_n941:auto_generated.usedw[6]
usedw[7] <= scfifo_n941:auto_generated.usedw[7]
usedw[8] <= scfifo_n941:auto_generated.usedw[8]
usedw[9] <= scfifo_n941:auto_generated.usedw[9]
usedw[10] <= scfifo_n941:auto_generated.usedw[10]
usedw[11] <= scfifo_n941:auto_generated.usedw[11]
usedw[12] <= scfifo_n941:auto_generated.usedw[12]
usedw[13] <= scfifo_n941:auto_generated.usedw[13]


|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated
clock => a_dpfifo_a141:dpfifo.clock
data[0] => a_dpfifo_a141:dpfifo.data[0]
data[1] => a_dpfifo_a141:dpfifo.data[1]
data[2] => a_dpfifo_a141:dpfifo.data[2]
data[3] => a_dpfifo_a141:dpfifo.data[3]
data[4] => a_dpfifo_a141:dpfifo.data[4]
data[5] => a_dpfifo_a141:dpfifo.data[5]
data[6] => a_dpfifo_a141:dpfifo.data[6]
data[7] => a_dpfifo_a141:dpfifo.data[7]
empty <= a_dpfifo_a141:dpfifo.empty
full <= a_dpfifo_a141:dpfifo.full
q[0] <= a_dpfifo_a141:dpfifo.q[0]
q[1] <= a_dpfifo_a141:dpfifo.q[1]
q[2] <= a_dpfifo_a141:dpfifo.q[2]
q[3] <= a_dpfifo_a141:dpfifo.q[3]
q[4] <= a_dpfifo_a141:dpfifo.q[4]
q[5] <= a_dpfifo_a141:dpfifo.q[5]
q[6] <= a_dpfifo_a141:dpfifo.q[6]
q[7] <= a_dpfifo_a141:dpfifo.q[7]
rdreq => a_dpfifo_a141:dpfifo.rreq
sclr => a_dpfifo_a141:dpfifo.sclr
usedw[0] <= a_dpfifo_a141:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_a141:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_a141:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_a141:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_a141:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_a141:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_a141:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_a141:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_a141:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_a141:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_a141:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_a141:dpfifo.usedw[11]
usedw[12] <= a_dpfifo_a141:dpfifo.usedw[12]
usedw[13] <= a_dpfifo_a141:dpfifo.usedw[13]
wrreq => a_dpfifo_a141:dpfifo.wreq


|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo
clock => a_fefifo_mcf:fifo_state.clock
clock => altsyncram_8um1:FIFOram.clock0
clock => altsyncram_8um1:FIFOram.clock1
clock => cntr_gpb:rd_ptr_count.clock
clock => cntr_gpb:wr_ptr.clock
data[0] => altsyncram_8um1:FIFOram.data_a[0]
data[1] => altsyncram_8um1:FIFOram.data_a[1]
data[2] => altsyncram_8um1:FIFOram.data_a[2]
data[3] => altsyncram_8um1:FIFOram.data_a[3]
data[4] => altsyncram_8um1:FIFOram.data_a[4]
data[5] => altsyncram_8um1:FIFOram.data_a[5]
data[6] => altsyncram_8um1:FIFOram.data_a[6]
data[7] => altsyncram_8um1:FIFOram.data_a[7]
empty <= a_fefifo_mcf:fifo_state.empty
full <= a_fefifo_mcf:fifo_state.full
q[0] <= altsyncram_8um1:FIFOram.q_b[0]
q[1] <= altsyncram_8um1:FIFOram.q_b[1]
q[2] <= altsyncram_8um1:FIFOram.q_b[2]
q[3] <= altsyncram_8um1:FIFOram.q_b[3]
q[4] <= altsyncram_8um1:FIFOram.q_b[4]
q[5] <= altsyncram_8um1:FIFOram.q_b[5]
q[6] <= altsyncram_8um1:FIFOram.q_b[6]
q[7] <= altsyncram_8um1:FIFOram.q_b[7]
rreq => a_fefifo_mcf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_mcf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_gpb:rd_ptr_count.sclr
sclr => cntr_gpb:wr_ptr.sclr
usedw[0] <= a_fefifo_mcf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_mcf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_mcf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_mcf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_mcf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_mcf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_mcf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_mcf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_mcf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_mcf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_mcf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_mcf:fifo_state.usedw_out[11]
usedw[12] <= a_fefifo_mcf:fifo_state.usedw_out[12]
usedw[13] <= a_fefifo_mcf:fifo_state.usedw_out[13]
wreq => a_fefifo_mcf:fifo_state.wreq
wreq => valid_wreq.IN0


|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_sp7:count_usedw.aclr
clock => cntr_sp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_sp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[12] <= usedw[12].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[13] <= usedw[13].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|cntr_sp7:count_usedw
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB
updown => counter_comb_bita12.DATAB
updown => counter_comb_bita13.DATAB


|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => decode_a87:decode2.data[0]
address_a[13] => decode_a87:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_b[0] <= mux_q28:mux3.result[0]
q_b[1] <= mux_q28:mux3.result[1]
q_b[2] <= mux_q28:mux3.result[2]
q_b[3] <= mux_q28:mux3.result[3]
q_b[4] <= mux_q28:mux3.result[4]
q_b[5] <= mux_q28:mux3.result[5]
q_b[6] <= mux_q28:mux3.result[6]
q_b[7] <= mux_q28:mux3.result[7]
wren_a => decode_a87:decode2.enable
wren_a => decode_a87:wren_decode_a.enable


|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|decode_a87:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|decode_a87:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|mux_q28:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:rd_ptr_count
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr
aclr => counter_reg_bit[13].IN0
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|Distribute:inst_Distribute|CommandReader:inst_CommandReader
clk => divider_s[0].CLK
clk => divider_s[1].CLK
clk => divider_s[2].CLK
clk => divider_s[3].CLK
clk => divider_s[4].CLK
clk => divider_s[5].CLK
clk => divider_s[6].CLK
clk => divider_s[7].CLK
clk => divider_reg[0].CLK
clk => divider_reg[1].CLK
clk => divider_reg[2].CLK
clk => divider_reg[3].CLK
clk => divider_reg[4].CLK
clk => divider_reg[5].CLK
clk => divider_reg[6].CLK
clk => divider_reg[7].CLK
clk => rgb_data_s[0].CLK
clk => rgb_data_s[1].CLK
clk => rgb_data_s[2].CLK
clk => rgb_data_s[3].CLK
clk => rgb_data_s[4].CLK
clk => rgb_data_s[5].CLK
clk => rgb_data_s[6].CLK
clk => rgb_data_s[7].CLK
clk => rgb_data_s[8].CLK
clk => rgb_data_s[9].CLK
clk => rgb_data_s[10].CLK
clk => rgb_data_s[11].CLK
clk => rgb_data_s[12].CLK
clk => rgb_data_s[13].CLK
clk => rgb_data_s[14].CLK
clk => rgb_data_s[15].CLK
clk => rgb_data_s[16].CLK
clk => rgb_data_s[17].CLK
clk => rgb_data_s[18].CLK
clk => rgb_data_s[19].CLK
clk => rgb_data_s[20].CLK
clk => rgb_data_s[21].CLK
clk => rgb_data_s[22].CLK
clk => rgb_data_s[23].CLK
clk => rgbFlag.CLK
clk => rgb_en_s.CLK
clk => t_aswap_s.CLK
clk => t_pswap_s.CLK
clk => t_flag_s.CLK
clk => t_address_s[0].CLK
clk => t_address_s[1].CLK
clk => t_address_s[2].CLK
clk => t_address_s[3].CLK
clk => t_address_s[4].CLK
clk => t_address_s[5].CLK
clk => t_address_s[6].CLK
clk => t_address_s[7].CLK
clk => byteCount[0].CLK
clk => byteCount[1].CLK
clk => byteCount[2].CLK
clk => byteCount[3].CLK
clk => byteCount[4].CLK
clk => byteCount[5].CLK
clk => byteCount[6].CLK
clk => byteCount[7].CLK
clk => t_data_s[0].CLK
clk => t_data_s[1].CLK
clk => t_data_s[2].CLK
clk => t_data_s[3].CLK
clk => t_data_s[4].CLK
clk => t_data_s[5].CLK
clk => t_data_s[6].CLK
clk => t_en_s.CLK
clk => debugled_s[0].CLK
clk => debugled_s[1].CLK
clk => debugled_s[2].CLK
clk => debugled_s[3].CLK
clk => GSPATstate~5.DATAIN
byte_in => process_0.IN0
byte_in => GSPATstate.OUTPUTSELECT
byte_in => GSPATstate.OUTPUTSELECT
byte_in => GSPATstate.OUTPUTSELECT
byte_in => GSPATstate.OUTPUTSELECT
byte_in => byteCount.OUTPUTSELECT
byte_in => byteCount.OUTPUTSELECT
byte_in => byteCount.OUTPUTSELECT
byte_in => byteCount.OUTPUTSELECT
byte_in => byteCount.OUTPUTSELECT
byte_in => byteCount.OUTPUTSELECT
byte_in => byteCount.OUTPUTSELECT
byte_in => byteCount.OUTPUTSELECT
byte_in => t_data_s.OUTPUTSELECT
byte_in => t_data_s.OUTPUTSELECT
byte_in => t_data_s.OUTPUTSELECT
byte_in => t_data_s.OUTPUTSELECT
byte_in => t_data_s.OUTPUTSELECT
byte_in => t_data_s.OUTPUTSELECT
byte_in => t_data_s.OUTPUTSELECT
byte_in => t_address_s.OUTPUTSELECT
byte_in => t_address_s.OUTPUTSELECT
byte_in => t_address_s.OUTPUTSELECT
byte_in => t_address_s.OUTPUTSELECT
byte_in => t_address_s.OUTPUTSELECT
byte_in => t_address_s.OUTPUTSELECT
byte_in => t_address_s.OUTPUTSELECT
byte_in => t_address_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgb_data_s.OUTPUTSELECT
byte_in => rgbFlag.OUTPUTSELECT
byte_in => divider_reg.OUTPUTSELECT
byte_in => divider_reg.OUTPUTSELECT
byte_in => divider_reg.OUTPUTSELECT
byte_in => divider_reg.OUTPUTSELECT
byte_in => divider_reg.OUTPUTSELECT
byte_in => divider_reg.OUTPUTSELECT
byte_in => divider_reg.OUTPUTSELECT
byte_in => divider_reg.OUTPUTSELECT
byte_in => divider_s.OUTPUTSELECT
byte_in => divider_s.OUTPUTSELECT
byte_in => divider_s.OUTPUTSELECT
byte_in => divider_s.OUTPUTSELECT
byte_in => divider_s.OUTPUTSELECT
byte_in => divider_s.OUTPUTSELECT
byte_in => divider_s.OUTPUTSELECT
byte_in => divider_s.OUTPUTSELECT
byte_in => GSPATstate.OUTPUTSELECT
byte_in => GSPATstate.OUTPUTSELECT
byte_in => GSPATstate.OUTPUTSELECT
byte_in => Selector4.IN3
q_in[0] => t_data_s.DATAB
q_in[0] => t_data_s.DATAB
q_in[1] => t_data_s.DATAB
q_in[1] => t_data_s.DATAB
q_in[2] => t_data_s.DATAB
q_in[2] => t_data_s.DATAB
q_in[3] => t_data_s.DATAB
q_in[3] => t_data_s.DATAB
q_in[4] => t_data_s.DATAB
q_in[4] => t_data_s.DATAB
q_in[5] => t_data_s.DATAB
q_in[5] => t_data_s.DATAB
q_in[6] => t_data_s.DATAB
q_in[6] => t_data_s.DATAB
q_in[7] => process_0.IN1
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => rgb_data_s.DATAB
q_in[7] => divider_reg.DATAB
q_in[7] => divider_reg.DATAB
q_in[7] => divider_reg.DATAB
q_in[7] => divider_reg.DATAB
q_in[7] => divider_reg.DATAB
q_in[7] => divider_reg.DATAB
q_in[7] => divider_reg.DATAB
q_in[7] => divider_reg.DATAB
q_in[7] => divider_s.OUTPUTSELECT
q_in[7] => divider_s.OUTPUTSELECT
q_in[7] => divider_s.OUTPUTSELECT
q_in[7] => divider_s.OUTPUTSELECT
q_in[7] => divider_s.OUTPUTSELECT
q_in[7] => divider_s.OUTPUTSELECT
q_in[7] => divider_s.OUTPUTSELECT
q_in[7] => divider_s.OUTPUTSELECT
q_in[7] => rgbFlag.DATAB
divider[0] <= divider_s[0].DB_MAX_OUTPUT_PORT_TYPE
divider[1] <= divider_s[1].DB_MAX_OUTPUT_PORT_TYPE
divider[2] <= divider_s[2].DB_MAX_OUTPUT_PORT_TYPE
divider[3] <= divider_s[3].DB_MAX_OUTPUT_PORT_TYPE
divider[4] <= divider_s[4].DB_MAX_OUTPUT_PORT_TYPE
divider[5] <= divider_s[5].DB_MAX_OUTPUT_PORT_TYPE
divider[6] <= divider_s[6].DB_MAX_OUTPUT_PORT_TYPE
divider[7] <= divider_s[7].DB_MAX_OUTPUT_PORT_TYPE
t_en <= t_en_s.DB_MAX_OUTPUT_PORT_TYPE
t_flag <= t_flag_s.DB_MAX_OUTPUT_PORT_TYPE
t_data[0] <= t_data_s[0].DB_MAX_OUTPUT_PORT_TYPE
t_data[1] <= t_data_s[1].DB_MAX_OUTPUT_PORT_TYPE
t_data[2] <= t_data_s[2].DB_MAX_OUTPUT_PORT_TYPE
t_data[3] <= t_data_s[3].DB_MAX_OUTPUT_PORT_TYPE
t_data[4] <= t_data_s[4].DB_MAX_OUTPUT_PORT_TYPE
t_data[5] <= t_data_s[5].DB_MAX_OUTPUT_PORT_TYPE
t_data[6] <= t_data_s[6].DB_MAX_OUTPUT_PORT_TYPE
t_address[0] <= t_address_s[0].DB_MAX_OUTPUT_PORT_TYPE
t_address[1] <= t_address_s[1].DB_MAX_OUTPUT_PORT_TYPE
t_address[2] <= t_address_s[2].DB_MAX_OUTPUT_PORT_TYPE
t_address[3] <= t_address_s[3].DB_MAX_OUTPUT_PORT_TYPE
t_address[4] <= t_address_s[4].DB_MAX_OUTPUT_PORT_TYPE
t_address[5] <= t_address_s[5].DB_MAX_OUTPUT_PORT_TYPE
t_address[6] <= t_address_s[6].DB_MAX_OUTPUT_PORT_TYPE
t_address[7] <= t_address_s[7].DB_MAX_OUTPUT_PORT_TYPE
t_pswap <= t_pswap_s.DB_MAX_OUTPUT_PORT_TYPE
t_aswap <= t_aswap_s.DB_MAX_OUTPUT_PORT_TYPE
rgb_data[0] <= rgb_data_s[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[1] <= rgb_data_s[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[2] <= rgb_data_s[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[3] <= rgb_data_s[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[4] <= rgb_data_s[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[5] <= rgb_data_s[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[6] <= rgb_data_s[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[7] <= rgb_data_s[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[8] <= rgb_data_s[8].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[9] <= rgb_data_s[9].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[10] <= rgb_data_s[10].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[11] <= rgb_data_s[11].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[12] <= rgb_data_s[12].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[13] <= rgb_data_s[13].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[14] <= rgb_data_s[14].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[15] <= rgb_data_s[15].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[16] <= rgb_data_s[16].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[17] <= rgb_data_s[17].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[18] <= rgb_data_s[18].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[19] <= rgb_data_s[19].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[20] <= rgb_data_s[20].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[21] <= rgb_data_s[21].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[22] <= rgb_data_s[22].DB_MAX_OUTPUT_PORT_TYPE
rgb_data[23] <= rgb_data_s[23].DB_MAX_OUTPUT_PORT_TYPE
rgb_en <= rgb_en_s.DB_MAX_OUTPUT_PORT_TYPE
debugled[0] <= debugled_s[0].DB_MAX_OUTPUT_PORT_TYPE
debugled[1] <= debugled_s[1].DB_MAX_OUTPUT_PORT_TYPE
debugled[2] <= debugled_s[2].DB_MAX_OUTPUT_PORT_TYPE
debugled[3] <= debugled_s[3].DB_MAX_OUTPUT_PORT_TYPE


|top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection
clk => GammaCorrectionLUT:inst_GammaCorrectionLUT.clock
clk => gammaout_s[0].CLK
clk => gammaout_s[1].CLK
clk => gammaout_s[2].CLK
clk => gammaout_s[3].CLK
clk => gammaout_s[4].CLK
clk => gammaout_s[5].CLK
clk => gammaout_s[6].CLK
clk => gammaout_s[7].CLK
clk => gammaout_s[8].CLK
clk => gammaout_s[9].CLK
clk => gammaout_s[10].CLK
clk => gammaout_s[11].CLK
clk => gammaout_s[12].CLK
clk => gammaout_s[13].CLK
clk => gammaout_s[14].CLK
clk => gammaout_s[15].CLK
clk => gammaout_s[16].CLK
clk => gammaout_s[17].CLK
clk => gammaout_s[18].CLK
clk => gammaout_s[19].CLK
clk => gammaout_s[20].CLK
clk => gammaout_s[21].CLK
clk => gammaout_s[22].CLK
clk => gammaout_s[23].CLK
clk => gammaout_s[24].CLK
clk => gammaout_s[25].CLK
clk => gammaout_s[26].CLK
clk => gammastart_s.CLK
clk => gammareg[0].CLK
clk => gammareg[1].CLK
clk => gammareg[2].CLK
clk => gammareg[3].CLK
clk => gammareg[4].CLK
clk => gammareg[5].CLK
clk => gammareg[6].CLK
clk => gammareg[7].CLK
clk => gammareg[8].CLK
clk => gammareg[9].CLK
clk => gammareg[10].CLK
clk => gammareg[11].CLK
clk => gammareg[12].CLK
clk => gammareg[13].CLK
clk => gammareg[14].CLK
clk => gammareg[15].CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => state~6.DATAIN
start => address.OUTPUTSELECT
start => address.OUTPUTSELECT
start => address.OUTPUTSELECT
start => address.OUTPUTSELECT
start => address.OUTPUTSELECT
start => address.OUTPUTSELECT
start => address.OUTPUTSELECT
start => address.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => gammareg.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
gammain[0] => address.DATAB
gammain[1] => address.DATAB
gammain[2] => address.DATAB
gammain[3] => address.DATAB
gammain[4] => address.DATAB
gammain[5] => address.DATAB
gammain[6] => address.DATAB
gammain[7] => address.DATAB
gammain[8] => gammareg.DATAB
gammain[9] => gammareg.DATAB
gammain[10] => gammareg.DATAB
gammain[11] => gammareg.DATAB
gammain[12] => gammareg.DATAB
gammain[13] => gammareg.DATAB
gammain[14] => gammareg.DATAB
gammain[15] => gammareg.DATAB
gammain[16] => gammareg.DATAB
gammain[17] => gammareg.DATAB
gammain[18] => gammareg.DATAB
gammain[19] => gammareg.DATAB
gammain[20] => gammareg.DATAB
gammain[21] => gammareg.DATAB
gammain[22] => gammareg.DATAB
gammain[23] => gammareg.DATAB
gammastart <= gammastart_s.DB_MAX_OUTPUT_PORT_TYPE
gammaout[0] <= gammaout_s[0].DB_MAX_OUTPUT_PORT_TYPE
gammaout[1] <= gammaout_s[1].DB_MAX_OUTPUT_PORT_TYPE
gammaout[2] <= gammaout_s[2].DB_MAX_OUTPUT_PORT_TYPE
gammaout[3] <= gammaout_s[3].DB_MAX_OUTPUT_PORT_TYPE
gammaout[4] <= gammaout_s[4].DB_MAX_OUTPUT_PORT_TYPE
gammaout[5] <= gammaout_s[5].DB_MAX_OUTPUT_PORT_TYPE
gammaout[6] <= gammaout_s[6].DB_MAX_OUTPUT_PORT_TYPE
gammaout[7] <= gammaout_s[7].DB_MAX_OUTPUT_PORT_TYPE
gammaout[8] <= gammaout_s[8].DB_MAX_OUTPUT_PORT_TYPE
gammaout[9] <= gammaout_s[9].DB_MAX_OUTPUT_PORT_TYPE
gammaout[10] <= gammaout_s[10].DB_MAX_OUTPUT_PORT_TYPE
gammaout[11] <= gammaout_s[11].DB_MAX_OUTPUT_PORT_TYPE
gammaout[12] <= gammaout_s[12].DB_MAX_OUTPUT_PORT_TYPE
gammaout[13] <= gammaout_s[13].DB_MAX_OUTPUT_PORT_TYPE
gammaout[14] <= gammaout_s[14].DB_MAX_OUTPUT_PORT_TYPE
gammaout[15] <= gammaout_s[15].DB_MAX_OUTPUT_PORT_TYPE
gammaout[16] <= gammaout_s[16].DB_MAX_OUTPUT_PORT_TYPE
gammaout[17] <= gammaout_s[17].DB_MAX_OUTPUT_PORT_TYPE
gammaout[18] <= gammaout_s[18].DB_MAX_OUTPUT_PORT_TYPE
gammaout[19] <= gammaout_s[19].DB_MAX_OUTPUT_PORT_TYPE
gammaout[20] <= gammaout_s[20].DB_MAX_OUTPUT_PORT_TYPE
gammaout[21] <= gammaout_s[21].DB_MAX_OUTPUT_PORT_TYPE
gammaout[22] <= gammaout_s[22].DB_MAX_OUTPUT_PORT_TYPE
gammaout[23] <= gammaout_s[23].DB_MAX_OUTPUT_PORT_TYPE
gammaout[24] <= gammaout_s[24].DB_MAX_OUTPUT_PORT_TYPE
gammaout[25] <= gammaout_s[25].DB_MAX_OUTPUT_PORT_TYPE
gammaout[26] <= gammaout_s[26].DB_MAX_OUTPUT_PORT_TYPE


|top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_14s3:auto_generated.address_a[0]
address_a[1] => altsyncram_14s3:auto_generated.address_a[1]
address_a[2] => altsyncram_14s3:auto_generated.address_a[2]
address_a[3] => altsyncram_14s3:auto_generated.address_a[3]
address_a[4] => altsyncram_14s3:auto_generated.address_a[4]
address_a[5] => altsyncram_14s3:auto_generated.address_a[5]
address_a[6] => altsyncram_14s3:auto_generated.address_a[6]
address_a[7] => altsyncram_14s3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_14s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_14s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_14s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_14s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_14s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_14s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_14s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_14s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_14s3:auto_generated.q_a[7]
q_a[8] <= altsyncram_14s3:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|top|CalibrationAndMapping:inst_CalibrationAndMapping
clk => PhaseCalibration:inst_PhaseCalibration.clk
clk => c_swap_s.CLK
clk => a_swap_s.CLK
clk => p_swap_s.CLK
clk => c_swap_d.CLK
clk => a_swap_d.CLK
clk => p_swap_d.CLK
clk => old_rgben.CLK
clk => c_enable_s.CLK
clk => c_enable_d.CLK
clk => a_enable_s.CLK
clk => p_enable_s.CLK
clk => a_enable_d.CLK
clk => p_enable_d.CLK
clk => PinMapping:inst_PinMapping.clk
t_en => phase_in[6].OUTPUTSELECT
t_en => phase_in[5].OUTPUTSELECT
t_en => phase_in[4].OUTPUTSELECT
t_en => phase_in[3].OUTPUTSELECT
t_en => phase_in[2].OUTPUTSELECT
t_en => phase_in[1].OUTPUTSELECT
t_en => phase_in[0].OUTPUTSELECT
t_en => amplitude_in[6].OUTPUTSELECT
t_en => amplitude_in[5].OUTPUTSELECT
t_en => amplitude_in[4].OUTPUTSELECT
t_en => amplitude_in[3].OUTPUTSELECT
t_en => amplitude_in[2].OUTPUTSELECT
t_en => amplitude_in[1].OUTPUTSELECT
t_en => amplitude_in[0].OUTPUTSELECT
t_en => address_in[7].OUTPUTSELECT
t_en => address_in[6].OUTPUTSELECT
t_en => address_in[5].OUTPUTSELECT
t_en => address_in[4].OUTPUTSELECT
t_en => address_in[3].OUTPUTSELECT
t_en => address_in[2].OUTPUTSELECT
t_en => address_in[1].OUTPUTSELECT
t_en => address_in[0].OUTPUTSELECT
t_en => p_enable_d.OUTPUTSELECT
t_en => a_enable_d.OUTPUTSELECT
t_flag => a_enable_d.DATAB
t_flag => p_enable_d.DATAB
t_data[0] => phase_in[0].DATAB
t_data[0] => amplitude_in[0].DATAB
t_data[1] => phase_in[1].DATAB
t_data[1] => amplitude_in[1].DATAB
t_data[2] => phase_in[2].DATAB
t_data[2] => amplitude_in[2].DATAB
t_data[3] => phase_in[3].DATAB
t_data[3] => amplitude_in[3].DATAB
t_data[4] => phase_in[4].DATAB
t_data[4] => amplitude_in[4].DATAB
t_data[5] => phase_in[5].DATAB
t_data[5] => amplitude_in[5].DATAB
t_data[6] => phase_in[6].DATAB
t_data[6] => amplitude_in[6].DATAB
t_address[0] => address_in[0].DATAB
t_address[1] => address_in[1].DATAB
t_address[2] => address_in[2].DATAB
t_address[3] => address_in[3].DATAB
t_address[4] => address_in[4].DATAB
t_address[5] => address_in[5].DATAB
t_address[6] => address_in[6].DATAB
t_address[7] => address_in[7].DATAB
t_pswap => p_swap_d.DATAA
t_aswap => a_swap_d.DATAA
rgb_data[0] => color_in[0].DATAB
rgb_data[1] => color_in[1].DATAB
rgb_data[2] => color_in[2].DATAB
rgb_data[3] => color_in[3].DATAB
rgb_data[4] => color_in[4].DATAB
rgb_data[5] => color_in[5].DATAB
rgb_data[6] => color_in[6].DATAB
rgb_data[7] => color_in[7].DATAB
rgb_data[8] => color_in[8].DATAB
rgb_data[9] => color_in[9].DATAB
rgb_data[10] => color_in[10].DATAB
rgb_data[11] => color_in[11].DATAB
rgb_data[12] => color_in[12].DATAB
rgb_data[13] => color_in[13].DATAB
rgb_data[14] => color_in[14].DATAB
rgb_data[15] => color_in[15].DATAB
rgb_data[16] => color_in[16].DATAB
rgb_data[17] => color_in[17].DATAB
rgb_data[18] => color_in[18].DATAB
rgb_data[19] => color_in[19].DATAB
rgb_data[20] => color_in[20].DATAB
rgb_data[21] => color_in[21].DATAB
rgb_data[22] => color_in[22].DATAB
rgb_data[23] => color_in[23].DATAB
rgb_data[24] => color_in[24].DATAB
rgb_data[25] => color_in[25].DATAB
rgb_data[26] => color_in[26].DATAB
rgb_en => color_in[26].OUTPUTSELECT
rgb_en => color_in[25].OUTPUTSELECT
rgb_en => color_in[24].OUTPUTSELECT
rgb_en => color_in[23].OUTPUTSELECT
rgb_en => color_in[22].OUTPUTSELECT
rgb_en => color_in[21].OUTPUTSELECT
rgb_en => color_in[20].OUTPUTSELECT
rgb_en => color_in[19].OUTPUTSELECT
rgb_en => color_in[18].OUTPUTSELECT
rgb_en => color_in[17].OUTPUTSELECT
rgb_en => color_in[16].OUTPUTSELECT
rgb_en => color_in[15].OUTPUTSELECT
rgb_en => color_in[14].OUTPUTSELECT
rgb_en => color_in[13].OUTPUTSELECT
rgb_en => color_in[12].OUTPUTSELECT
rgb_en => color_in[11].OUTPUTSELECT
rgb_en => color_in[10].OUTPUTSELECT
rgb_en => color_in[9].OUTPUTSELECT
rgb_en => color_in[8].OUTPUTSELECT
rgb_en => color_in[7].OUTPUTSELECT
rgb_en => color_in[6].OUTPUTSELECT
rgb_en => color_in[5].OUTPUTSELECT
rgb_en => color_in[4].OUTPUTSELECT
rgb_en => color_in[3].OUTPUTSELECT
rgb_en => color_in[2].OUTPUTSELECT
rgb_en => color_in[1].OUTPUTSELECT
rgb_en => color_in[0].OUTPUTSELECT
rgb_en => old_rgben.DATAIN
rgb_en => c_enable_d.DATAIN
rgb_en => process_0.IN1
phase[0] <= PhaseCalibration:inst_PhaseCalibration.phase_out[0]
phase[1] <= PhaseCalibration:inst_PhaseCalibration.phase_out[1]
phase[2] <= PhaseCalibration:inst_PhaseCalibration.phase_out[2]
phase[3] <= PhaseCalibration:inst_PhaseCalibration.phase_out[3]
phase[4] <= PhaseCalibration:inst_PhaseCalibration.phase_out[4]
phase[5] <= PhaseCalibration:inst_PhaseCalibration.phase_out[5]
phase[6] <= PhaseCalibration:inst_PhaseCalibration.phase_out[6]
amplitude[0] <= PhaseCalibration:inst_PhaseCalibration.amplitude_out[0]
amplitude[1] <= PhaseCalibration:inst_PhaseCalibration.amplitude_out[1]
amplitude[2] <= PhaseCalibration:inst_PhaseCalibration.amplitude_out[2]
amplitude[3] <= PhaseCalibration:inst_PhaseCalibration.amplitude_out[3]
amplitude[4] <= PhaseCalibration:inst_PhaseCalibration.amplitude_out[4]
amplitude[5] <= PhaseCalibration:inst_PhaseCalibration.amplitude_out[5]
amplitude[6] <= PhaseCalibration:inst_PhaseCalibration.amplitude_out[6]
color[0] <= PhaseCalibration:inst_PhaseCalibration.color_out[0]
color[1] <= PhaseCalibration:inst_PhaseCalibration.color_out[1]
color[2] <= PhaseCalibration:inst_PhaseCalibration.color_out[2]
color[3] <= PhaseCalibration:inst_PhaseCalibration.color_out[3]
color[4] <= PhaseCalibration:inst_PhaseCalibration.color_out[4]
color[5] <= PhaseCalibration:inst_PhaseCalibration.color_out[5]
color[6] <= PhaseCalibration:inst_PhaseCalibration.color_out[6]
color[7] <= PhaseCalibration:inst_PhaseCalibration.color_out[7]
color[8] <= PhaseCalibration:inst_PhaseCalibration.color_out[8]
color[9] <= PhaseCalibration:inst_PhaseCalibration.color_out[9]
color[10] <= PhaseCalibration:inst_PhaseCalibration.color_out[10]
color[11] <= PhaseCalibration:inst_PhaseCalibration.color_out[11]
color[12] <= PhaseCalibration:inst_PhaseCalibration.color_out[12]
color[13] <= PhaseCalibration:inst_PhaseCalibration.color_out[13]
color[14] <= PhaseCalibration:inst_PhaseCalibration.color_out[14]
color[15] <= PhaseCalibration:inst_PhaseCalibration.color_out[15]
color[16] <= PhaseCalibration:inst_PhaseCalibration.color_out[16]
color[17] <= PhaseCalibration:inst_PhaseCalibration.color_out[17]
color[18] <= PhaseCalibration:inst_PhaseCalibration.color_out[18]
color[19] <= PhaseCalibration:inst_PhaseCalibration.color_out[19]
color[20] <= PhaseCalibration:inst_PhaseCalibration.color_out[20]
color[21] <= PhaseCalibration:inst_PhaseCalibration.color_out[21]
color[22] <= PhaseCalibration:inst_PhaseCalibration.color_out[22]
color[23] <= PhaseCalibration:inst_PhaseCalibration.color_out[23]
color[24] <= PhaseCalibration:inst_PhaseCalibration.color_out[24]
color[25] <= PhaseCalibration:inst_PhaseCalibration.color_out[25]
color[26] <= PhaseCalibration:inst_PhaseCalibration.color_out[26]
address[0] <= PinMapping:inst_PinMapping.address_out[0]
address[1] <= PinMapping:inst_PinMapping.address_out[1]
address[2] <= PinMapping:inst_PinMapping.address_out[2]
address[3] <= PinMapping:inst_PinMapping.address_out[3]
address[4] <= PinMapping:inst_PinMapping.address_out[4]
address[5] <= PinMapping:inst_PinMapping.address_out[5]
address[6] <= PinMapping:inst_PinMapping.address_out[6]
address[7] <= PinMapping:inst_PinMapping.address_out[7]
p_enable <= p_enable_s.DB_MAX_OUTPUT_PORT_TYPE
a_enable <= a_enable_s.DB_MAX_OUTPUT_PORT_TYPE
c_enable <= c_enable_s.DB_MAX_OUTPUT_PORT_TYPE
p_swap <= p_swap_s.DB_MAX_OUTPUT_PORT_TYPE
a_swap <= a_swap_s.DB_MAX_OUTPUT_PORT_TYPE
c_swap <= c_swap_s.DB_MAX_OUTPUT_PORT_TYPE


|top|CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration
clk => color_out_s[0].CLK
clk => color_out_s[1].CLK
clk => color_out_s[2].CLK
clk => color_out_s[3].CLK
clk => color_out_s[4].CLK
clk => color_out_s[5].CLK
clk => color_out_s[6].CLK
clk => color_out_s[7].CLK
clk => color_out_s[8].CLK
clk => color_out_s[9].CLK
clk => color_out_s[10].CLK
clk => color_out_s[11].CLK
clk => color_out_s[12].CLK
clk => color_out_s[13].CLK
clk => color_out_s[14].CLK
clk => color_out_s[15].CLK
clk => color_out_s[16].CLK
clk => color_out_s[17].CLK
clk => color_out_s[18].CLK
clk => color_out_s[19].CLK
clk => color_out_s[20].CLK
clk => color_out_s[21].CLK
clk => color_out_s[22].CLK
clk => color_out_s[23].CLK
clk => color_out_s[24].CLK
clk => color_out_s[25].CLK
clk => color_out_s[26].CLK
clk => color_out_d[0].CLK
clk => color_out_d[1].CLK
clk => color_out_d[2].CLK
clk => color_out_d[3].CLK
clk => color_out_d[4].CLK
clk => color_out_d[5].CLK
clk => color_out_d[6].CLK
clk => color_out_d[7].CLK
clk => color_out_d[8].CLK
clk => color_out_d[9].CLK
clk => color_out_d[10].CLK
clk => color_out_d[11].CLK
clk => color_out_d[12].CLK
clk => color_out_d[13].CLK
clk => color_out_d[14].CLK
clk => color_out_d[15].CLK
clk => color_out_d[16].CLK
clk => color_out_d[17].CLK
clk => color_out_d[18].CLK
clk => color_out_d[19].CLK
clk => color_out_d[20].CLK
clk => color_out_d[21].CLK
clk => color_out_d[22].CLK
clk => color_out_d[23].CLK
clk => color_out_d[24].CLK
clk => color_out_d[25].CLK
clk => color_out_d[26].CLK
clk => amplitude_out_s[0].CLK
clk => amplitude_out_s[1].CLK
clk => amplitude_out_s[2].CLK
clk => amplitude_out_s[3].CLK
clk => amplitude_out_s[4].CLK
clk => amplitude_out_s[5].CLK
clk => amplitude_out_s[6].CLK
clk => amplitude_out_d[0].CLK
clk => amplitude_out_d[1].CLK
clk => amplitude_out_d[2].CLK
clk => amplitude_out_d[3].CLK
clk => amplitude_out_d[4].CLK
clk => amplitude_out_d[5].CLK
clk => amplitude_out_d[6].CLK
clk => phase_out_s[0].CLK
clk => phase_out_s[1].CLK
clk => phase_out_s[2].CLK
clk => phase_out_s[3].CLK
clk => phase_out_s[4].CLK
clk => phase_out_s[5].CLK
clk => phase_out_s[6].CLK
clk => original[0].CLK
clk => original[1].CLK
clk => original[2].CLK
clk => original[3].CLK
clk => original[4].CLK
clk => original[5].CLK
clk => original[6].CLK
clk => original[7].CLK
clk => calib_out[0].CLK
clk => calib_out[1].CLK
clk => calib_out[2].CLK
clk => calib_out[3].CLK
clk => calib_out[4].CLK
clk => calib_out[5].CLK
clk => calib_out[6].CLK
phase_in[0] => original[0].DATAIN
phase_in[1] => original[1].DATAIN
phase_in[2] => original[2].DATAIN
phase_in[3] => original[3].DATAIN
phase_in[4] => original[4].DATAIN
phase_in[5] => original[5].DATAIN
phase_in[6] => original[6].DATAIN
amplitude_in[0] => amplitude_out_d[0].DATAIN
amplitude_in[1] => amplitude_out_d[1].DATAIN
amplitude_in[2] => amplitude_out_d[2].DATAIN
amplitude_in[3] => amplitude_out_d[3].DATAIN
amplitude_in[4] => amplitude_out_d[4].DATAIN
amplitude_in[5] => amplitude_out_d[5].DATAIN
amplitude_in[6] => amplitude_out_d[6].DATAIN
color_in[0] => color_out_d[0].DATAIN
color_in[1] => color_out_d[1].DATAIN
color_in[2] => color_out_d[2].DATAIN
color_in[3] => color_out_d[3].DATAIN
color_in[4] => color_out_d[4].DATAIN
color_in[5] => color_out_d[5].DATAIN
color_in[6] => color_out_d[6].DATAIN
color_in[7] => color_out_d[7].DATAIN
color_in[8] => color_out_d[8].DATAIN
color_in[9] => color_out_d[9].DATAIN
color_in[10] => color_out_d[10].DATAIN
color_in[11] => color_out_d[11].DATAIN
color_in[12] => color_out_d[12].DATAIN
color_in[13] => color_out_d[13].DATAIN
color_in[14] => color_out_d[14].DATAIN
color_in[15] => color_out_d[15].DATAIN
color_in[16] => color_out_d[16].DATAIN
color_in[17] => color_out_d[17].DATAIN
color_in[18] => color_out_d[18].DATAIN
color_in[19] => color_out_d[19].DATAIN
color_in[20] => color_out_d[20].DATAIN
color_in[21] => color_out_d[21].DATAIN
color_in[22] => color_out_d[22].DATAIN
color_in[23] => color_out_d[23].DATAIN
color_in[24] => color_out_d[24].DATAIN
color_in[25] => color_out_d[25].DATAIN
color_in[26] => color_out_d[26].DATAIN
address_in[0] => ~NO_FANOUT~
address_in[1] => ~NO_FANOUT~
address_in[2] => ~NO_FANOUT~
address_in[3] => ~NO_FANOUT~
address_in[4] => ~NO_FANOUT~
address_in[5] => ~NO_FANOUT~
address_in[6] => ~NO_FANOUT~
address_in[7] => ~NO_FANOUT~
phase_out[0] <= phase_out_s[0].DB_MAX_OUTPUT_PORT_TYPE
phase_out[1] <= phase_out_s[1].DB_MAX_OUTPUT_PORT_TYPE
phase_out[2] <= phase_out_s[2].DB_MAX_OUTPUT_PORT_TYPE
phase_out[3] <= phase_out_s[3].DB_MAX_OUTPUT_PORT_TYPE
phase_out[4] <= phase_out_s[4].DB_MAX_OUTPUT_PORT_TYPE
phase_out[5] <= phase_out_s[5].DB_MAX_OUTPUT_PORT_TYPE
phase_out[6] <= phase_out_s[6].DB_MAX_OUTPUT_PORT_TYPE
amplitude_out[0] <= amplitude_out_s[0].DB_MAX_OUTPUT_PORT_TYPE
amplitude_out[1] <= amplitude_out_s[1].DB_MAX_OUTPUT_PORT_TYPE
amplitude_out[2] <= amplitude_out_s[2].DB_MAX_OUTPUT_PORT_TYPE
amplitude_out[3] <= amplitude_out_s[3].DB_MAX_OUTPUT_PORT_TYPE
amplitude_out[4] <= amplitude_out_s[4].DB_MAX_OUTPUT_PORT_TYPE
amplitude_out[5] <= amplitude_out_s[5].DB_MAX_OUTPUT_PORT_TYPE
amplitude_out[6] <= amplitude_out_s[6].DB_MAX_OUTPUT_PORT_TYPE
color_out[0] <= color_out_s[0].DB_MAX_OUTPUT_PORT_TYPE
color_out[1] <= color_out_s[1].DB_MAX_OUTPUT_PORT_TYPE
color_out[2] <= color_out_s[2].DB_MAX_OUTPUT_PORT_TYPE
color_out[3] <= color_out_s[3].DB_MAX_OUTPUT_PORT_TYPE
color_out[4] <= color_out_s[4].DB_MAX_OUTPUT_PORT_TYPE
color_out[5] <= color_out_s[5].DB_MAX_OUTPUT_PORT_TYPE
color_out[6] <= color_out_s[6].DB_MAX_OUTPUT_PORT_TYPE
color_out[7] <= color_out_s[7].DB_MAX_OUTPUT_PORT_TYPE
color_out[8] <= color_out_s[8].DB_MAX_OUTPUT_PORT_TYPE
color_out[9] <= color_out_s[9].DB_MAX_OUTPUT_PORT_TYPE
color_out[10] <= color_out_s[10].DB_MAX_OUTPUT_PORT_TYPE
color_out[11] <= color_out_s[11].DB_MAX_OUTPUT_PORT_TYPE
color_out[12] <= color_out_s[12].DB_MAX_OUTPUT_PORT_TYPE
color_out[13] <= color_out_s[13].DB_MAX_OUTPUT_PORT_TYPE
color_out[14] <= color_out_s[14].DB_MAX_OUTPUT_PORT_TYPE
color_out[15] <= color_out_s[15].DB_MAX_OUTPUT_PORT_TYPE
color_out[16] <= color_out_s[16].DB_MAX_OUTPUT_PORT_TYPE
color_out[17] <= color_out_s[17].DB_MAX_OUTPUT_PORT_TYPE
color_out[18] <= color_out_s[18].DB_MAX_OUTPUT_PORT_TYPE
color_out[19] <= color_out_s[19].DB_MAX_OUTPUT_PORT_TYPE
color_out[20] <= color_out_s[20].DB_MAX_OUTPUT_PORT_TYPE
color_out[21] <= color_out_s[21].DB_MAX_OUTPUT_PORT_TYPE
color_out[22] <= color_out_s[22].DB_MAX_OUTPUT_PORT_TYPE
color_out[23] <= color_out_s[23].DB_MAX_OUTPUT_PORT_TYPE
color_out[24] <= color_out_s[24].DB_MAX_OUTPUT_PORT_TYPE
color_out[25] <= color_out_s[25].DB_MAX_OUTPUT_PORT_TYPE
color_out[26] <= color_out_s[26].DB_MAX_OUTPUT_PORT_TYPE


|top|CalibrationAndMapping:inst_CalibrationAndMapping|PinMapping:inst_PinMapping
clk => address_out_s[0].CLK
clk => address_out_s[1].CLK
clk => address_out_s[2].CLK
clk => address_out_s[3].CLK
clk => address_out_s[4].CLK
clk => address_out_s[5].CLK
clk => address_out_s[6].CLK
clk => address_out_s[7].CLK
clk => address_out_d[0].CLK
clk => address_out_d[1].CLK
clk => address_out_d[2].CLK
clk => address_out_d[3].CLK
clk => address_out_d[4].CLK
clk => address_out_d[5].CLK
clk => address_out_d[6].CLK
clk => address_out_d[7].CLK
address_in[0] => address_out_d[0].DATAIN
address_in[1] => address_out_d[1].DATAIN
address_in[2] => address_out_d[2].DATAIN
address_in[3] => address_out_d[3].DATAIN
address_in[4] => address_out_d[4].DATAIN
address_in[5] => address_out_d[5].DATAIN
address_in[6] => address_out_d[6].DATAIN
address_in[7] => address_out_d[7].DATAIN
address_out[0] <= address_out_s[0].DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= address_out_s[1].DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address_out_s[2].DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address_out_s[3].DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address_out_s[4].DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address_out_s[5].DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address_out_s[6].DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address_out_s[7].DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels
clk => PhaseRAM:PhaseRAM_inst.wrclock
clk => synccnt_s[0].CLK
clk => synccnt_s[1].CLK
clk => synccnt_s[2].CLK
clk => synccnt_s[3].CLK
clk => synccnt_s[4].CLK
clk => synccnt_s[5].CLK
clk => synccnt_s[6].CLK
clk => synccnt_s[7].CLK
clk => count_ff2[0].CLK
clk => count_ff2[1].CLK
clk => count_ff2[2].CLK
clk => count_ff2[3].CLK
clk => count_ff2[4].CLK
clk => count_ff2[5].CLK
clk => count_ff2[6].CLK
clk => count_ff2[7].CLK
clk => count_ff1[0].CLK
clk => count_ff1[1].CLK
clk => count_ff1[2].CLK
clk => count_ff1[3].CLK
clk => count_ff1[4].CLK
clk => count_ff1[5].CLK
clk => count_ff1[6].CLK
clk => count_ff1[7].CLK
clk => color_reg1[0].CLK
clk => color_reg1[1].CLK
clk => color_reg1[2].CLK
clk => color_reg1[3].CLK
clk => color_reg1[4].CLK
clk => color_reg1[5].CLK
clk => color_reg1[6].CLK
clk => color_reg1[7].CLK
clk => color_reg1[8].CLK
clk => color_reg1[9].CLK
clk => color_reg1[10].CLK
clk => color_reg1[11].CLK
clk => color_reg1[12].CLK
clk => color_reg1[13].CLK
clk => color_reg1[14].CLK
clk => color_reg1[15].CLK
clk => color_reg1[16].CLK
clk => color_reg1[17].CLK
clk => color_reg1[18].CLK
clk => color_reg1[19].CLK
clk => color_reg1[20].CLK
clk => color_reg1[21].CLK
clk => color_reg1[22].CLK
clk => color_reg1[23].CLK
clk => color_reg1[24].CLK
clk => color_reg1[25].CLK
clk => color_reg1[26].CLK
clk => color_reg0[0].CLK
clk => color_reg0[1].CLK
clk => color_reg0[2].CLK
clk => color_reg0[3].CLK
clk => color_reg0[4].CLK
clk => color_reg0[5].CLK
clk => color_reg0[6].CLK
clk => color_reg0[7].CLK
clk => color_reg0[8].CLK
clk => color_reg0[9].CLK
clk => color_reg0[10].CLK
clk => color_reg0[11].CLK
clk => color_reg0[12].CLK
clk => color_reg0[13].CLK
clk => color_reg0[14].CLK
clk => color_reg0[15].CLK
clk => color_reg0[16].CLK
clk => color_reg0[17].CLK
clk => color_reg0[18].CLK
clk => color_reg0[19].CLK
clk => color_reg0[20].CLK
clk => color_reg0[21].CLK
clk => color_reg0[22].CLK
clk => color_reg0[23].CLK
clk => color_reg0[24].CLK
clk => color_reg0[25].CLK
clk => color_reg0[26].CLK
clk => a_wraddr[0].CLK
clk => a_wraddr[1].CLK
clk => a_wraddr[2].CLK
clk => a_wraddr[3].CLK
clk => a_wraddr[4].CLK
clk => a_wraddr[5].CLK
clk => a_wraddr[6].CLK
clk => a_wraddr[7].CLK
clk => a_wraddr[8].CLK
clk => p_wraddr[0].CLK
clk => p_wraddr[1].CLK
clk => p_wraddr[2].CLK
clk => p_wraddr[3].CLK
clk => p_wraddr[4].CLK
clk => p_wraddr[5].CLK
clk => p_wraddr[6].CLK
clk => p_wraddr[7].CLK
clk => p_wraddr[8].CLK
clk => a_wren.CLK
clk => p_wren.CLK
clk => a_data[0].CLK
clk => a_data[1].CLK
clk => a_data[2].CLK
clk => a_data[3].CLK
clk => a_data[4].CLK
clk => a_data[5].CLK
clk => a_data[6].CLK
clk => p_data[0].CLK
clk => p_data[1].CLK
clk => p_data[2].CLK
clk => p_data[3].CLK
clk => p_data[4].CLK
clk => p_data[5].CLK
clk => p_data[6].CLK
clk => c_state.CLK
clk => a_state.CLK
clk => p_state.CLK
clk => AmplitudeRAM:AmplitudeRAM_inst.wrclock
clk_8 => PhaseRAM:PhaseRAM_inst.rdclock
clk_8 => rclk_s.CLK
clk_8 => rclk_d[0].CLK
clk_8 => rclk_d[1].CLK
clk_8 => rclk_d[2].CLK
clk_8 => rclk_d[3].CLK
clk_8 => rclk_d[4].CLK
clk_8 => rclk_d[5].CLK
clk_8 => color_out_d1[0].CLK
clk_8 => color_out_d1[1].CLK
clk_8 => color_out_d1[2].CLK
clk_8 => color_out_d1[3].CLK
clk_8 => color_out_d1[4].CLK
clk_8 => color_out_d1[5].CLK
clk_8 => color_out_d1[6].CLK
clk_8 => color_out_d1[7].CLK
clk_8 => color_out_d1[8].CLK
clk_8 => color_out_d1[9].CLK
clk_8 => color_out_d1[10].CLK
clk_8 => color_out_d1[11].CLK
clk_8 => color_out_d1[12].CLK
clk_8 => color_out_d1[13].CLK
clk_8 => color_out_d1[14].CLK
clk_8 => color_out_d1[15].CLK
clk_8 => color_out_d1[16].CLK
clk_8 => color_out_d1[17].CLK
clk_8 => color_out_d1[18].CLK
clk_8 => color_out_d1[19].CLK
clk_8 => color_out_d1[20].CLK
clk_8 => color_out_d1[21].CLK
clk_8 => color_out_d1[22].CLK
clk_8 => color_out_d1[23].CLK
clk_8 => color_out_d1[24].CLK
clk_8 => color_out_d1[25].CLK
clk_8 => color_out_d1[26].CLK
clk_8 => color_out_d0[0].CLK
clk_8 => color_out_d0[1].CLK
clk_8 => color_out_d0[2].CLK
clk_8 => color_out_d0[3].CLK
clk_8 => color_out_d0[4].CLK
clk_8 => color_out_d0[5].CLK
clk_8 => color_out_d0[6].CLK
clk_8 => color_out_d0[7].CLK
clk_8 => color_out_d0[8].CLK
clk_8 => color_out_d0[9].CLK
clk_8 => color_out_d0[10].CLK
clk_8 => color_out_d0[11].CLK
clk_8 => color_out_d0[12].CLK
clk_8 => color_out_d0[13].CLK
clk_8 => color_out_d0[14].CLK
clk_8 => color_out_d0[15].CLK
clk_8 => color_out_d0[16].CLK
clk_8 => color_out_d0[17].CLK
clk_8 => color_out_d0[18].CLK
clk_8 => color_out_d0[19].CLK
clk_8 => color_out_d0[20].CLK
clk_8 => color_out_d0[21].CLK
clk_8 => color_out_d0[22].CLK
clk_8 => color_out_d0[23].CLK
clk_8 => color_out_d0[24].CLK
clk_8 => color_out_d0[25].CLK
clk_8 => color_out_d0[26].CLK
clk_8 => color_reg1_ff1[0].CLK
clk_8 => color_reg1_ff1[1].CLK
clk_8 => color_reg1_ff1[2].CLK
clk_8 => color_reg1_ff1[3].CLK
clk_8 => color_reg1_ff1[4].CLK
clk_8 => color_reg1_ff1[5].CLK
clk_8 => color_reg1_ff1[6].CLK
clk_8 => color_reg1_ff1[7].CLK
clk_8 => color_reg1_ff1[8].CLK
clk_8 => color_reg1_ff1[9].CLK
clk_8 => color_reg1_ff1[10].CLK
clk_8 => color_reg1_ff1[11].CLK
clk_8 => color_reg1_ff1[12].CLK
clk_8 => color_reg1_ff1[13].CLK
clk_8 => color_reg1_ff1[14].CLK
clk_8 => color_reg1_ff1[15].CLK
clk_8 => color_reg1_ff1[16].CLK
clk_8 => color_reg1_ff1[17].CLK
clk_8 => color_reg1_ff1[18].CLK
clk_8 => color_reg1_ff1[19].CLK
clk_8 => color_reg1_ff1[20].CLK
clk_8 => color_reg1_ff1[21].CLK
clk_8 => color_reg1_ff1[22].CLK
clk_8 => color_reg1_ff1[23].CLK
clk_8 => color_reg1_ff1[24].CLK
clk_8 => color_reg1_ff1[25].CLK
clk_8 => color_reg1_ff1[26].CLK
clk_8 => color_reg1_ff0[0].CLK
clk_8 => color_reg1_ff0[1].CLK
clk_8 => color_reg1_ff0[2].CLK
clk_8 => color_reg1_ff0[3].CLK
clk_8 => color_reg1_ff0[4].CLK
clk_8 => color_reg1_ff0[5].CLK
clk_8 => color_reg1_ff0[6].CLK
clk_8 => color_reg1_ff0[7].CLK
clk_8 => color_reg1_ff0[8].CLK
clk_8 => color_reg1_ff0[9].CLK
clk_8 => color_reg1_ff0[10].CLK
clk_8 => color_reg1_ff0[11].CLK
clk_8 => color_reg1_ff0[12].CLK
clk_8 => color_reg1_ff0[13].CLK
clk_8 => color_reg1_ff0[14].CLK
clk_8 => color_reg1_ff0[15].CLK
clk_8 => color_reg1_ff0[16].CLK
clk_8 => color_reg1_ff0[17].CLK
clk_8 => color_reg1_ff0[18].CLK
clk_8 => color_reg1_ff0[19].CLK
clk_8 => color_reg1_ff0[20].CLK
clk_8 => color_reg1_ff0[21].CLK
clk_8 => color_reg1_ff0[22].CLK
clk_8 => color_reg1_ff0[23].CLK
clk_8 => color_reg1_ff0[24].CLK
clk_8 => color_reg1_ff0[25].CLK
clk_8 => color_reg1_ff0[26].CLK
clk_8 => color_reg0_ff1[0].CLK
clk_8 => color_reg0_ff1[1].CLK
clk_8 => color_reg0_ff1[2].CLK
clk_8 => color_reg0_ff1[3].CLK
clk_8 => color_reg0_ff1[4].CLK
clk_8 => color_reg0_ff1[5].CLK
clk_8 => color_reg0_ff1[6].CLK
clk_8 => color_reg0_ff1[7].CLK
clk_8 => color_reg0_ff1[8].CLK
clk_8 => color_reg0_ff1[9].CLK
clk_8 => color_reg0_ff1[10].CLK
clk_8 => color_reg0_ff1[11].CLK
clk_8 => color_reg0_ff1[12].CLK
clk_8 => color_reg0_ff1[13].CLK
clk_8 => color_reg0_ff1[14].CLK
clk_8 => color_reg0_ff1[15].CLK
clk_8 => color_reg0_ff1[16].CLK
clk_8 => color_reg0_ff1[17].CLK
clk_8 => color_reg0_ff1[18].CLK
clk_8 => color_reg0_ff1[19].CLK
clk_8 => color_reg0_ff1[20].CLK
clk_8 => color_reg0_ff1[21].CLK
clk_8 => color_reg0_ff1[22].CLK
clk_8 => color_reg0_ff1[23].CLK
clk_8 => color_reg0_ff1[24].CLK
clk_8 => color_reg0_ff1[25].CLK
clk_8 => color_reg0_ff1[26].CLK
clk_8 => color_reg0_ff0[0].CLK
clk_8 => color_reg0_ff0[1].CLK
clk_8 => color_reg0_ff0[2].CLK
clk_8 => color_reg0_ff0[3].CLK
clk_8 => color_reg0_ff0[4].CLK
clk_8 => color_reg0_ff0[5].CLK
clk_8 => color_reg0_ff0[6].CLK
clk_8 => color_reg0_ff0[7].CLK
clk_8 => color_reg0_ff0[8].CLK
clk_8 => color_reg0_ff0[9].CLK
clk_8 => color_reg0_ff0[10].CLK
clk_8 => color_reg0_ff0[11].CLK
clk_8 => color_reg0_ff0[12].CLK
clk_8 => color_reg0_ff0[13].CLK
clk_8 => color_reg0_ff0[14].CLK
clk_8 => color_reg0_ff0[15].CLK
clk_8 => color_reg0_ff0[16].CLK
clk_8 => color_reg0_ff0[17].CLK
clk_8 => color_reg0_ff0[18].CLK
clk_8 => color_reg0_ff0[19].CLK
clk_8 => color_reg0_ff0[20].CLK
clk_8 => color_reg0_ff0[21].CLK
clk_8 => color_reg0_ff0[22].CLK
clk_8 => color_reg0_ff0[23].CLK
clk_8 => color_reg0_ff0[24].CLK
clk_8 => color_reg0_ff0[25].CLK
clk_8 => color_reg0_ff0[26].CLK
clk_8 => c_state_n.CLK
clk_8 => a_state_n.CLK
clk_8 => p_state_n.CLK
clk_8 => c_state_ff[0].CLK
clk_8 => c_state_ff[1].CLK
clk_8 => a_state_ff[0].CLK
clk_8 => a_state_ff[1].CLK
clk_8 => p_state_ff[0].CLK
clk_8 => p_state_ff[1].CLK
clk_8 => mux_count[0].CLK
clk_8 => mux_count[1].CLK
clk_8 => mux_count[2].CLK
clk_8 => mux_count[3].CLK
clk_8 => mux_count[4].CLK
clk_8 => mux_count[5].CLK
clk_8 => mux_count[6].CLK
clk_8 => AmplitudeRAM:AmplitudeRAM_inst.rdclock
clk_8 => MuxPhase:MuxPhases:0:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:1:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:2:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:3:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:4:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:5:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:6:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:7:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:8:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:9:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:10:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:11:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:12:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:13:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:14:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:15:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:16:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:17:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:18:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:19:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:20:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:21:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:22:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:23:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:24:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:25:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:26:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:27:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:28:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:29:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:30:MuxPhase_inst.clk
clk_8 => MuxPhase:MuxPhases:31:MuxPhase_inst.clk
clk_8 => PulseWidthModulator:PulseWidthModulator_inst.clk_8
count[0] => PhaseRAM:PhaseRAM_inst.rdaddress[0]
count[0] => AmplitudeRAM:AmplitudeRAM_inst.rdaddress[0]
count[0] => Equal0.IN9
count[1] => PulseWidthModulator:PulseWidthModulator_inst.count[0]
count[1] => PhaseRAM:PhaseRAM_inst.rdaddress[1]
count[1] => AmplitudeRAM:AmplitudeRAM_inst.rdaddress[1]
count[1] => Equal0.IN8
count[2] => PulseWidthModulator:PulseWidthModulator_inst.count[1]
count[2] => rclk_d[0].DATAIN
count[2] => count_ff1[0].DATAIN
count[2] => PhaseRAM:PhaseRAM_inst.rdaddress[2]
count[2] => AmplitudeRAM:AmplitudeRAM_inst.rdaddress[2]
count[2] => Equal0.IN7
count[3] => PulseWidthModulator:PulseWidthModulator_inst.count[2]
count[3] => mux_count[0].DATAIN
count[3] => count_ff1[1].DATAIN
count[3] => Equal0.IN6
count[4] => PulseWidthModulator:PulseWidthModulator_inst.count[3]
count[4] => mux_count[1].DATAIN
count[4] => count_ff1[2].DATAIN
count[4] => Equal0.IN5
count[5] => PulseWidthModulator:PulseWidthModulator_inst.count[4]
count[5] => mux_count[2].DATAIN
count[5] => count_ff1[3].DATAIN
count[5] => Equal0.IN4
count[6] => PulseWidthModulator:PulseWidthModulator_inst.count[5]
count[6] => mux_count[3].DATAIN
count[6] => count_ff1[4].DATAIN
count[6] => Equal0.IN3
count[7] => PulseWidthModulator:PulseWidthModulator_inst.count[6]
count[7] => mux_count[4].DATAIN
count[7] => count_ff1[5].DATAIN
count[7] => Equal0.IN2
count[8] => PulseWidthModulator:PulseWidthModulator_inst.count[7]
count[8] => mux_count[5].DATAIN
count[8] => count_ff1[6].DATAIN
count[8] => Equal0.IN1
count[9] => PulseWidthModulator:PulseWidthModulator_inst.count[8]
count[9] => mux_count[6].DATAIN
count[9] => count_ff1[7].DATAIN
count[9] => Equal0.IN0
phase[0] => p_data[0].DATAIN
phase[1] => p_data[1].DATAIN
phase[2] => p_data[2].DATAIN
phase[3] => p_data[3].DATAIN
phase[4] => p_data[4].DATAIN
phase[5] => p_data[5].DATAIN
phase[6] => p_data[6].DATAIN
amplitude[0] => a_data[0].DATAIN
amplitude[1] => a_data[1].DATAIN
amplitude[2] => a_data[2].DATAIN
amplitude[3] => a_data[3].DATAIN
amplitude[4] => a_data[4].DATAIN
amplitude[5] => a_data[5].DATAIN
amplitude[6] => a_data[6].DATAIN
color[0] => color_reg0.DATAB
color[0] => color_reg1.DATAA
color[1] => color_reg0.DATAB
color[1] => color_reg1.DATAA
color[2] => color_reg0.DATAB
color[2] => color_reg1.DATAA
color[3] => color_reg0.DATAB
color[3] => color_reg1.DATAA
color[4] => color_reg0.DATAB
color[4] => color_reg1.DATAA
color[5] => color_reg0.DATAB
color[5] => color_reg1.DATAA
color[6] => color_reg0.DATAB
color[6] => color_reg1.DATAA
color[7] => color_reg0.DATAB
color[7] => color_reg1.DATAA
color[8] => color_reg0.DATAB
color[8] => color_reg1.DATAA
color[9] => color_reg0.DATAB
color[9] => color_reg1.DATAA
color[10] => color_reg0.DATAB
color[10] => color_reg1.DATAA
color[11] => color_reg0.DATAB
color[11] => color_reg1.DATAA
color[12] => color_reg0.DATAB
color[12] => color_reg1.DATAA
color[13] => color_reg0.DATAB
color[13] => color_reg1.DATAA
color[14] => color_reg0.DATAB
color[14] => color_reg1.DATAA
color[15] => color_reg0.DATAB
color[15] => color_reg1.DATAA
color[16] => color_reg0.DATAB
color[16] => color_reg1.DATAA
color[17] => color_reg0.DATAB
color[17] => color_reg1.DATAA
color[18] => color_reg0.DATAB
color[18] => color_reg1.DATAA
color[19] => color_reg0.DATAB
color[19] => color_reg1.DATAA
color[20] => color_reg0.DATAB
color[20] => color_reg1.DATAA
color[21] => color_reg0.DATAB
color[21] => color_reg1.DATAA
color[22] => color_reg0.DATAB
color[22] => color_reg1.DATAA
color[23] => color_reg0.DATAB
color[23] => color_reg1.DATAA
color[24] => color_reg0.DATAB
color[24] => color_reg1.DATAA
color[25] => color_reg0.DATAB
color[25] => color_reg1.DATAA
color[26] => color_reg0.DATAB
color[26] => color_reg1.DATAA
address[0] => a_wraddr[5].DATAIN
address[0] => p_wraddr[5].DATAIN
address[1] => a_wraddr[6].DATAIN
address[1] => p_wraddr[6].DATAIN
address[2] => a_wraddr[7].DATAIN
address[2] => p_wraddr[7].DATAIN
address[3] => a_wraddr[0].DATAIN
address[3] => p_wraddr[0].DATAIN
address[4] => a_wraddr[1].DATAIN
address[4] => p_wraddr[1].DATAIN
address[5] => a_wraddr[2].DATAIN
address[5] => p_wraddr[2].DATAIN
address[6] => a_wraddr[3].DATAIN
address[6] => p_wraddr[3].DATAIN
address[7] => a_wraddr[4].DATAIN
address[7] => p_wraddr[4].DATAIN
p_enable => p_wren.DATAIN
a_enable => a_wren.DATAIN
c_enable => color_reg1[0].ENA
c_enable => color_reg1[1].ENA
c_enable => color_reg1[2].ENA
c_enable => color_reg1[3].ENA
c_enable => color_reg1[4].ENA
c_enable => color_reg1[5].ENA
c_enable => color_reg1[6].ENA
c_enable => color_reg1[7].ENA
c_enable => color_reg1[8].ENA
c_enable => color_reg1[9].ENA
c_enable => color_reg1[10].ENA
c_enable => color_reg1[11].ENA
c_enable => color_reg1[12].ENA
c_enable => color_reg1[13].ENA
c_enable => color_reg1[14].ENA
c_enable => color_reg1[15].ENA
c_enable => color_reg1[16].ENA
c_enable => color_reg1[17].ENA
c_enable => color_reg1[18].ENA
c_enable => color_reg1[19].ENA
c_enable => color_reg1[20].ENA
c_enable => color_reg1[21].ENA
c_enable => color_reg1[22].ENA
c_enable => color_reg1[23].ENA
c_enable => color_reg1[24].ENA
c_enable => color_reg1[25].ENA
c_enable => color_reg1[26].ENA
c_enable => color_reg0[0].ENA
c_enable => color_reg0[1].ENA
c_enable => color_reg0[2].ENA
c_enable => color_reg0[3].ENA
c_enable => color_reg0[4].ENA
c_enable => color_reg0[5].ENA
c_enable => color_reg0[6].ENA
c_enable => color_reg0[7].ENA
c_enable => color_reg0[8].ENA
c_enable => color_reg0[9].ENA
c_enable => color_reg0[10].ENA
c_enable => color_reg0[11].ENA
c_enable => color_reg0[12].ENA
c_enable => color_reg0[13].ENA
c_enable => color_reg0[14].ENA
c_enable => color_reg0[15].ENA
c_enable => color_reg0[16].ENA
c_enable => color_reg0[17].ENA
c_enable => color_reg0[18].ENA
c_enable => color_reg0[19].ENA
c_enable => color_reg0[20].ENA
c_enable => color_reg0[21].ENA
c_enable => color_reg0[22].ENA
c_enable => color_reg0[23].ENA
c_enable => color_reg0[24].ENA
c_enable => color_reg0[25].ENA
c_enable => color_reg0[26].ENA
p_swap => p_state.ENA
a_swap => a_state.ENA
c_swap => c_state.ENA
data[0] <= MuxPhase:MuxPhases:0:MuxPhase_inst.mux_pulse
data[1] <= MuxPhase:MuxPhases:1:MuxPhase_inst.mux_pulse
data[2] <= MuxPhase:MuxPhases:2:MuxPhase_inst.mux_pulse
data[3] <= MuxPhase:MuxPhases:3:MuxPhase_inst.mux_pulse
data[4] <= MuxPhase:MuxPhases:4:MuxPhase_inst.mux_pulse
data[5] <= MuxPhase:MuxPhases:5:MuxPhase_inst.mux_pulse
data[6] <= MuxPhase:MuxPhases:6:MuxPhase_inst.mux_pulse
data[7] <= MuxPhase:MuxPhases:7:MuxPhase_inst.mux_pulse
data[8] <= MuxPhase:MuxPhases:8:MuxPhase_inst.mux_pulse
data[9] <= MuxPhase:MuxPhases:9:MuxPhase_inst.mux_pulse
data[10] <= MuxPhase:MuxPhases:10:MuxPhase_inst.mux_pulse
data[11] <= MuxPhase:MuxPhases:11:MuxPhase_inst.mux_pulse
data[12] <= MuxPhase:MuxPhases:12:MuxPhase_inst.mux_pulse
data[13] <= MuxPhase:MuxPhases:13:MuxPhase_inst.mux_pulse
data[14] <= MuxPhase:MuxPhases:14:MuxPhase_inst.mux_pulse
data[15] <= MuxPhase:MuxPhases:15:MuxPhase_inst.mux_pulse
data[16] <= MuxPhase:MuxPhases:16:MuxPhase_inst.mux_pulse
data[17] <= MuxPhase:MuxPhases:17:MuxPhase_inst.mux_pulse
data[18] <= MuxPhase:MuxPhases:18:MuxPhase_inst.mux_pulse
data[19] <= MuxPhase:MuxPhases:19:MuxPhase_inst.mux_pulse
data[20] <= MuxPhase:MuxPhases:20:MuxPhase_inst.mux_pulse
data[21] <= MuxPhase:MuxPhases:21:MuxPhase_inst.mux_pulse
data[22] <= MuxPhase:MuxPhases:22:MuxPhase_inst.mux_pulse
data[23] <= MuxPhase:MuxPhases:23:MuxPhase_inst.mux_pulse
data[24] <= MuxPhase:MuxPhases:24:MuxPhase_inst.mux_pulse
data[25] <= MuxPhase:MuxPhases:25:MuxPhase_inst.mux_pulse
data[26] <= MuxPhase:MuxPhases:26:MuxPhase_inst.mux_pulse
data[27] <= MuxPhase:MuxPhases:27:MuxPhase_inst.mux_pulse
data[28] <= MuxPhase:MuxPhases:28:MuxPhase_inst.mux_pulse
data[29] <= MuxPhase:MuxPhases:29:MuxPhase_inst.mux_pulse
data[30] <= MuxPhase:MuxPhases:30:MuxPhase_inst.mux_pulse
data[31] <= MuxPhase:MuxPhases:31:MuxPhase_inst.mux_pulse
illumi[0] <= PulseWidthModulator:PulseWidthModulator_inst.color_out[0]
illumi[1] <= PulseWidthModulator:PulseWidthModulator_inst.color_out[1]
illumi[2] <= PulseWidthModulator:PulseWidthModulator_inst.color_out[2]
rclk <= rclk_s.DB_MAX_OUTPUT_PORT_TYPE
synccnt[0] <= synccnt_s[0].DB_MAX_OUTPUT_PORT_TYPE
synccnt[1] <= synccnt_s[1].DB_MAX_OUTPUT_PORT_TYPE
synccnt[2] <= synccnt_s[2].DB_MAX_OUTPUT_PORT_TYPE
synccnt[3] <= synccnt_s[3].DB_MAX_OUTPUT_PORT_TYPE
synccnt[4] <= synccnt_s[4].DB_MAX_OUTPUT_PORT_TYPE
synccnt[5] <= synccnt_s[5].DB_MAX_OUTPUT_PORT_TYPE
synccnt[6] <= synccnt_s[6].DB_MAX_OUTPUT_PORT_TYPE
synccnt[7] <= synccnt_s[7].DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]
q[32] <= altsyncram:altsyncram_component.q_b[32]
q[33] <= altsyncram:altsyncram_component.q_b[33]
q[34] <= altsyncram:altsyncram_component.q_b[34]
q[35] <= altsyncram:altsyncram_component.q_b[35]
q[36] <= altsyncram:altsyncram_component.q_b[36]
q[37] <= altsyncram:altsyncram_component.q_b[37]
q[38] <= altsyncram:altsyncram_component.q_b[38]
q[39] <= altsyncram:altsyncram_component.q_b[39]
q[40] <= altsyncram:altsyncram_component.q_b[40]
q[41] <= altsyncram:altsyncram_component.q_b[41]
q[42] <= altsyncram:altsyncram_component.q_b[42]
q[43] <= altsyncram:altsyncram_component.q_b[43]
q[44] <= altsyncram:altsyncram_component.q_b[44]
q[45] <= altsyncram:altsyncram_component.q_b[45]
q[46] <= altsyncram:altsyncram_component.q_b[46]
q[47] <= altsyncram:altsyncram_component.q_b[47]
q[48] <= altsyncram:altsyncram_component.q_b[48]
q[49] <= altsyncram:altsyncram_component.q_b[49]
q[50] <= altsyncram:altsyncram_component.q_b[50]
q[51] <= altsyncram:altsyncram_component.q_b[51]
q[52] <= altsyncram:altsyncram_component.q_b[52]
q[53] <= altsyncram:altsyncram_component.q_b[53]
q[54] <= altsyncram:altsyncram_component.q_b[54]
q[55] <= altsyncram:altsyncram_component.q_b[55]
q[56] <= altsyncram:altsyncram_component.q_b[56]
q[57] <= altsyncram:altsyncram_component.q_b[57]
q[58] <= altsyncram:altsyncram_component.q_b[58]
q[59] <= altsyncram:altsyncram_component.q_b[59]
q[60] <= altsyncram:altsyncram_component.q_b[60]
q[61] <= altsyncram:altsyncram_component.q_b[61]
q[62] <= altsyncram:altsyncram_component.q_b[62]
q[63] <= altsyncram:altsyncram_component.q_b[63]
q[64] <= altsyncram:altsyncram_component.q_b[64]
q[65] <= altsyncram:altsyncram_component.q_b[65]
q[66] <= altsyncram:altsyncram_component.q_b[66]
q[67] <= altsyncram:altsyncram_component.q_b[67]
q[68] <= altsyncram:altsyncram_component.q_b[68]
q[69] <= altsyncram:altsyncram_component.q_b[69]
q[70] <= altsyncram:altsyncram_component.q_b[70]
q[71] <= altsyncram:altsyncram_component.q_b[71]
q[72] <= altsyncram:altsyncram_component.q_b[72]
q[73] <= altsyncram:altsyncram_component.q_b[73]
q[74] <= altsyncram:altsyncram_component.q_b[74]
q[75] <= altsyncram:altsyncram_component.q_b[75]
q[76] <= altsyncram:altsyncram_component.q_b[76]
q[77] <= altsyncram:altsyncram_component.q_b[77]
q[78] <= altsyncram:altsyncram_component.q_b[78]
q[79] <= altsyncram:altsyncram_component.q_b[79]
q[80] <= altsyncram:altsyncram_component.q_b[80]
q[81] <= altsyncram:altsyncram_component.q_b[81]
q[82] <= altsyncram:altsyncram_component.q_b[82]
q[83] <= altsyncram:altsyncram_component.q_b[83]
q[84] <= altsyncram:altsyncram_component.q_b[84]
q[85] <= altsyncram:altsyncram_component.q_b[85]
q[86] <= altsyncram:altsyncram_component.q_b[86]
q[87] <= altsyncram:altsyncram_component.q_b[87]
q[88] <= altsyncram:altsyncram_component.q_b[88]
q[89] <= altsyncram:altsyncram_component.q_b[89]
q[90] <= altsyncram:altsyncram_component.q_b[90]
q[91] <= altsyncram:altsyncram_component.q_b[91]
q[92] <= altsyncram:altsyncram_component.q_b[92]
q[93] <= altsyncram:altsyncram_component.q_b[93]
q[94] <= altsyncram:altsyncram_component.q_b[94]
q[95] <= altsyncram:altsyncram_component.q_b[95]
q[96] <= altsyncram:altsyncram_component.q_b[96]
q[97] <= altsyncram:altsyncram_component.q_b[97]
q[98] <= altsyncram:altsyncram_component.q_b[98]
q[99] <= altsyncram:altsyncram_component.q_b[99]
q[100] <= altsyncram:altsyncram_component.q_b[100]
q[101] <= altsyncram:altsyncram_component.q_b[101]
q[102] <= altsyncram:altsyncram_component.q_b[102]
q[103] <= altsyncram:altsyncram_component.q_b[103]
q[104] <= altsyncram:altsyncram_component.q_b[104]
q[105] <= altsyncram:altsyncram_component.q_b[105]
q[106] <= altsyncram:altsyncram_component.q_b[106]
q[107] <= altsyncram:altsyncram_component.q_b[107]
q[108] <= altsyncram:altsyncram_component.q_b[108]
q[109] <= altsyncram:altsyncram_component.q_b[109]
q[110] <= altsyncram:altsyncram_component.q_b[110]
q[111] <= altsyncram:altsyncram_component.q_b[111]
q[112] <= altsyncram:altsyncram_component.q_b[112]
q[113] <= altsyncram:altsyncram_component.q_b[113]
q[114] <= altsyncram:altsyncram_component.q_b[114]
q[115] <= altsyncram:altsyncram_component.q_b[115]
q[116] <= altsyncram:altsyncram_component.q_b[116]
q[117] <= altsyncram:altsyncram_component.q_b[117]
q[118] <= altsyncram:altsyncram_component.q_b[118]
q[119] <= altsyncram:altsyncram_component.q_b[119]
q[120] <= altsyncram:altsyncram_component.q_b[120]
q[121] <= altsyncram:altsyncram_component.q_b[121]
q[122] <= altsyncram:altsyncram_component.q_b[122]
q[123] <= altsyncram:altsyncram_component.q_b[123]
q[124] <= altsyncram:altsyncram_component.q_b[124]
q[125] <= altsyncram:altsyncram_component.q_b[125]
q[126] <= altsyncram:altsyncram_component.q_b[126]
q[127] <= altsyncram:altsyncram_component.q_b[127]
q[128] <= altsyncram:altsyncram_component.q_b[128]
q[129] <= altsyncram:altsyncram_component.q_b[129]
q[130] <= altsyncram:altsyncram_component.q_b[130]
q[131] <= altsyncram:altsyncram_component.q_b[131]
q[132] <= altsyncram:altsyncram_component.q_b[132]
q[133] <= altsyncram:altsyncram_component.q_b[133]
q[134] <= altsyncram:altsyncram_component.q_b[134]
q[135] <= altsyncram:altsyncram_component.q_b[135]
q[136] <= altsyncram:altsyncram_component.q_b[136]
q[137] <= altsyncram:altsyncram_component.q_b[137]
q[138] <= altsyncram:altsyncram_component.q_b[138]
q[139] <= altsyncram:altsyncram_component.q_b[139]
q[140] <= altsyncram:altsyncram_component.q_b[140]
q[141] <= altsyncram:altsyncram_component.q_b[141]
q[142] <= altsyncram:altsyncram_component.q_b[142]
q[143] <= altsyncram:altsyncram_component.q_b[143]
q[144] <= altsyncram:altsyncram_component.q_b[144]
q[145] <= altsyncram:altsyncram_component.q_b[145]
q[146] <= altsyncram:altsyncram_component.q_b[146]
q[147] <= altsyncram:altsyncram_component.q_b[147]
q[148] <= altsyncram:altsyncram_component.q_b[148]
q[149] <= altsyncram:altsyncram_component.q_b[149]
q[150] <= altsyncram:altsyncram_component.q_b[150]
q[151] <= altsyncram:altsyncram_component.q_b[151]
q[152] <= altsyncram:altsyncram_component.q_b[152]
q[153] <= altsyncram:altsyncram_component.q_b[153]
q[154] <= altsyncram:altsyncram_component.q_b[154]
q[155] <= altsyncram:altsyncram_component.q_b[155]
q[156] <= altsyncram:altsyncram_component.q_b[156]
q[157] <= altsyncram:altsyncram_component.q_b[157]
q[158] <= altsyncram:altsyncram_component.q_b[158]
q[159] <= altsyncram:altsyncram_component.q_b[159]
q[160] <= altsyncram:altsyncram_component.q_b[160]
q[161] <= altsyncram:altsyncram_component.q_b[161]
q[162] <= altsyncram:altsyncram_component.q_b[162]
q[163] <= altsyncram:altsyncram_component.q_b[163]
q[164] <= altsyncram:altsyncram_component.q_b[164]
q[165] <= altsyncram:altsyncram_component.q_b[165]
q[166] <= altsyncram:altsyncram_component.q_b[166]
q[167] <= altsyncram:altsyncram_component.q_b[167]
q[168] <= altsyncram:altsyncram_component.q_b[168]
q[169] <= altsyncram:altsyncram_component.q_b[169]
q[170] <= altsyncram:altsyncram_component.q_b[170]
q[171] <= altsyncram:altsyncram_component.q_b[171]
q[172] <= altsyncram:altsyncram_component.q_b[172]
q[173] <= altsyncram:altsyncram_component.q_b[173]
q[174] <= altsyncram:altsyncram_component.q_b[174]
q[175] <= altsyncram:altsyncram_component.q_b[175]
q[176] <= altsyncram:altsyncram_component.q_b[176]
q[177] <= altsyncram:altsyncram_component.q_b[177]
q[178] <= altsyncram:altsyncram_component.q_b[178]
q[179] <= altsyncram:altsyncram_component.q_b[179]
q[180] <= altsyncram:altsyncram_component.q_b[180]
q[181] <= altsyncram:altsyncram_component.q_b[181]
q[182] <= altsyncram:altsyncram_component.q_b[182]
q[183] <= altsyncram:altsyncram_component.q_b[183]
q[184] <= altsyncram:altsyncram_component.q_b[184]
q[185] <= altsyncram:altsyncram_component.q_b[185]
q[186] <= altsyncram:altsyncram_component.q_b[186]
q[187] <= altsyncram:altsyncram_component.q_b[187]
q[188] <= altsyncram:altsyncram_component.q_b[188]
q[189] <= altsyncram:altsyncram_component.q_b[189]
q[190] <= altsyncram:altsyncram_component.q_b[190]
q[191] <= altsyncram:altsyncram_component.q_b[191]
q[192] <= altsyncram:altsyncram_component.q_b[192]
q[193] <= altsyncram:altsyncram_component.q_b[193]
q[194] <= altsyncram:altsyncram_component.q_b[194]
q[195] <= altsyncram:altsyncram_component.q_b[195]
q[196] <= altsyncram:altsyncram_component.q_b[196]
q[197] <= altsyncram:altsyncram_component.q_b[197]
q[198] <= altsyncram:altsyncram_component.q_b[198]
q[199] <= altsyncram:altsyncram_component.q_b[199]
q[200] <= altsyncram:altsyncram_component.q_b[200]
q[201] <= altsyncram:altsyncram_component.q_b[201]
q[202] <= altsyncram:altsyncram_component.q_b[202]
q[203] <= altsyncram:altsyncram_component.q_b[203]
q[204] <= altsyncram:altsyncram_component.q_b[204]
q[205] <= altsyncram:altsyncram_component.q_b[205]
q[206] <= altsyncram:altsyncram_component.q_b[206]
q[207] <= altsyncram:altsyncram_component.q_b[207]
q[208] <= altsyncram:altsyncram_component.q_b[208]
q[209] <= altsyncram:altsyncram_component.q_b[209]
q[210] <= altsyncram:altsyncram_component.q_b[210]
q[211] <= altsyncram:altsyncram_component.q_b[211]
q[212] <= altsyncram:altsyncram_component.q_b[212]
q[213] <= altsyncram:altsyncram_component.q_b[213]
q[214] <= altsyncram:altsyncram_component.q_b[214]
q[215] <= altsyncram:altsyncram_component.q_b[215]
q[216] <= altsyncram:altsyncram_component.q_b[216]
q[217] <= altsyncram:altsyncram_component.q_b[217]
q[218] <= altsyncram:altsyncram_component.q_b[218]
q[219] <= altsyncram:altsyncram_component.q_b[219]
q[220] <= altsyncram:altsyncram_component.q_b[220]
q[221] <= altsyncram:altsyncram_component.q_b[221]
q[222] <= altsyncram:altsyncram_component.q_b[222]
q[223] <= altsyncram:altsyncram_component.q_b[223]


|top|AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component
wren_a => altsyncram_77p3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_77p3:auto_generated.data_a[0]
data_a[1] => altsyncram_77p3:auto_generated.data_a[1]
data_a[2] => altsyncram_77p3:auto_generated.data_a[2]
data_a[3] => altsyncram_77p3:auto_generated.data_a[3]
data_a[4] => altsyncram_77p3:auto_generated.data_a[4]
data_a[5] => altsyncram_77p3:auto_generated.data_a[5]
data_a[6] => altsyncram_77p3:auto_generated.data_a[6]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
data_b[64] => ~NO_FANOUT~
data_b[65] => ~NO_FANOUT~
data_b[66] => ~NO_FANOUT~
data_b[67] => ~NO_FANOUT~
data_b[68] => ~NO_FANOUT~
data_b[69] => ~NO_FANOUT~
data_b[70] => ~NO_FANOUT~
data_b[71] => ~NO_FANOUT~
data_b[72] => ~NO_FANOUT~
data_b[73] => ~NO_FANOUT~
data_b[74] => ~NO_FANOUT~
data_b[75] => ~NO_FANOUT~
data_b[76] => ~NO_FANOUT~
data_b[77] => ~NO_FANOUT~
data_b[78] => ~NO_FANOUT~
data_b[79] => ~NO_FANOUT~
data_b[80] => ~NO_FANOUT~
data_b[81] => ~NO_FANOUT~
data_b[82] => ~NO_FANOUT~
data_b[83] => ~NO_FANOUT~
data_b[84] => ~NO_FANOUT~
data_b[85] => ~NO_FANOUT~
data_b[86] => ~NO_FANOUT~
data_b[87] => ~NO_FANOUT~
data_b[88] => ~NO_FANOUT~
data_b[89] => ~NO_FANOUT~
data_b[90] => ~NO_FANOUT~
data_b[91] => ~NO_FANOUT~
data_b[92] => ~NO_FANOUT~
data_b[93] => ~NO_FANOUT~
data_b[94] => ~NO_FANOUT~
data_b[95] => ~NO_FANOUT~
data_b[96] => ~NO_FANOUT~
data_b[97] => ~NO_FANOUT~
data_b[98] => ~NO_FANOUT~
data_b[99] => ~NO_FANOUT~
data_b[100] => ~NO_FANOUT~
data_b[101] => ~NO_FANOUT~
data_b[102] => ~NO_FANOUT~
data_b[103] => ~NO_FANOUT~
data_b[104] => ~NO_FANOUT~
data_b[105] => ~NO_FANOUT~
data_b[106] => ~NO_FANOUT~
data_b[107] => ~NO_FANOUT~
data_b[108] => ~NO_FANOUT~
data_b[109] => ~NO_FANOUT~
data_b[110] => ~NO_FANOUT~
data_b[111] => ~NO_FANOUT~
data_b[112] => ~NO_FANOUT~
data_b[113] => ~NO_FANOUT~
data_b[114] => ~NO_FANOUT~
data_b[115] => ~NO_FANOUT~
data_b[116] => ~NO_FANOUT~
data_b[117] => ~NO_FANOUT~
data_b[118] => ~NO_FANOUT~
data_b[119] => ~NO_FANOUT~
data_b[120] => ~NO_FANOUT~
data_b[121] => ~NO_FANOUT~
data_b[122] => ~NO_FANOUT~
data_b[123] => ~NO_FANOUT~
data_b[124] => ~NO_FANOUT~
data_b[125] => ~NO_FANOUT~
data_b[126] => ~NO_FANOUT~
data_b[127] => ~NO_FANOUT~
data_b[128] => ~NO_FANOUT~
data_b[129] => ~NO_FANOUT~
data_b[130] => ~NO_FANOUT~
data_b[131] => ~NO_FANOUT~
data_b[132] => ~NO_FANOUT~
data_b[133] => ~NO_FANOUT~
data_b[134] => ~NO_FANOUT~
data_b[135] => ~NO_FANOUT~
data_b[136] => ~NO_FANOUT~
data_b[137] => ~NO_FANOUT~
data_b[138] => ~NO_FANOUT~
data_b[139] => ~NO_FANOUT~
data_b[140] => ~NO_FANOUT~
data_b[141] => ~NO_FANOUT~
data_b[142] => ~NO_FANOUT~
data_b[143] => ~NO_FANOUT~
data_b[144] => ~NO_FANOUT~
data_b[145] => ~NO_FANOUT~
data_b[146] => ~NO_FANOUT~
data_b[147] => ~NO_FANOUT~
data_b[148] => ~NO_FANOUT~
data_b[149] => ~NO_FANOUT~
data_b[150] => ~NO_FANOUT~
data_b[151] => ~NO_FANOUT~
data_b[152] => ~NO_FANOUT~
data_b[153] => ~NO_FANOUT~
data_b[154] => ~NO_FANOUT~
data_b[155] => ~NO_FANOUT~
data_b[156] => ~NO_FANOUT~
data_b[157] => ~NO_FANOUT~
data_b[158] => ~NO_FANOUT~
data_b[159] => ~NO_FANOUT~
data_b[160] => ~NO_FANOUT~
data_b[161] => ~NO_FANOUT~
data_b[162] => ~NO_FANOUT~
data_b[163] => ~NO_FANOUT~
data_b[164] => ~NO_FANOUT~
data_b[165] => ~NO_FANOUT~
data_b[166] => ~NO_FANOUT~
data_b[167] => ~NO_FANOUT~
data_b[168] => ~NO_FANOUT~
data_b[169] => ~NO_FANOUT~
data_b[170] => ~NO_FANOUT~
data_b[171] => ~NO_FANOUT~
data_b[172] => ~NO_FANOUT~
data_b[173] => ~NO_FANOUT~
data_b[174] => ~NO_FANOUT~
data_b[175] => ~NO_FANOUT~
data_b[176] => ~NO_FANOUT~
data_b[177] => ~NO_FANOUT~
data_b[178] => ~NO_FANOUT~
data_b[179] => ~NO_FANOUT~
data_b[180] => ~NO_FANOUT~
data_b[181] => ~NO_FANOUT~
data_b[182] => ~NO_FANOUT~
data_b[183] => ~NO_FANOUT~
data_b[184] => ~NO_FANOUT~
data_b[185] => ~NO_FANOUT~
data_b[186] => ~NO_FANOUT~
data_b[187] => ~NO_FANOUT~
data_b[188] => ~NO_FANOUT~
data_b[189] => ~NO_FANOUT~
data_b[190] => ~NO_FANOUT~
data_b[191] => ~NO_FANOUT~
data_b[192] => ~NO_FANOUT~
data_b[193] => ~NO_FANOUT~
data_b[194] => ~NO_FANOUT~
data_b[195] => ~NO_FANOUT~
data_b[196] => ~NO_FANOUT~
data_b[197] => ~NO_FANOUT~
data_b[198] => ~NO_FANOUT~
data_b[199] => ~NO_FANOUT~
data_b[200] => ~NO_FANOUT~
data_b[201] => ~NO_FANOUT~
data_b[202] => ~NO_FANOUT~
data_b[203] => ~NO_FANOUT~
data_b[204] => ~NO_FANOUT~
data_b[205] => ~NO_FANOUT~
data_b[206] => ~NO_FANOUT~
data_b[207] => ~NO_FANOUT~
data_b[208] => ~NO_FANOUT~
data_b[209] => ~NO_FANOUT~
data_b[210] => ~NO_FANOUT~
data_b[211] => ~NO_FANOUT~
data_b[212] => ~NO_FANOUT~
data_b[213] => ~NO_FANOUT~
data_b[214] => ~NO_FANOUT~
data_b[215] => ~NO_FANOUT~
data_b[216] => ~NO_FANOUT~
data_b[217] => ~NO_FANOUT~
data_b[218] => ~NO_FANOUT~
data_b[219] => ~NO_FANOUT~
data_b[220] => ~NO_FANOUT~
data_b[221] => ~NO_FANOUT~
data_b[222] => ~NO_FANOUT~
data_b[223] => ~NO_FANOUT~
address_a[0] => altsyncram_77p3:auto_generated.address_a[0]
address_a[1] => altsyncram_77p3:auto_generated.address_a[1]
address_a[2] => altsyncram_77p3:auto_generated.address_a[2]
address_a[3] => altsyncram_77p3:auto_generated.address_a[3]
address_a[4] => altsyncram_77p3:auto_generated.address_a[4]
address_a[5] => altsyncram_77p3:auto_generated.address_a[5]
address_a[6] => altsyncram_77p3:auto_generated.address_a[6]
address_a[7] => altsyncram_77p3:auto_generated.address_a[7]
address_a[8] => altsyncram_77p3:auto_generated.address_a[8]
address_b[0] => altsyncram_77p3:auto_generated.address_b[0]
address_b[1] => altsyncram_77p3:auto_generated.address_b[1]
address_b[2] => altsyncram_77p3:auto_generated.address_b[2]
address_b[3] => altsyncram_77p3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_77p3:auto_generated.clock0
clock1 => altsyncram_77p3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_b[0] <= altsyncram_77p3:auto_generated.q_b[0]
q_b[1] <= altsyncram_77p3:auto_generated.q_b[1]
q_b[2] <= altsyncram_77p3:auto_generated.q_b[2]
q_b[3] <= altsyncram_77p3:auto_generated.q_b[3]
q_b[4] <= altsyncram_77p3:auto_generated.q_b[4]
q_b[5] <= altsyncram_77p3:auto_generated.q_b[5]
q_b[6] <= altsyncram_77p3:auto_generated.q_b[6]
q_b[7] <= altsyncram_77p3:auto_generated.q_b[7]
q_b[8] <= altsyncram_77p3:auto_generated.q_b[8]
q_b[9] <= altsyncram_77p3:auto_generated.q_b[9]
q_b[10] <= altsyncram_77p3:auto_generated.q_b[10]
q_b[11] <= altsyncram_77p3:auto_generated.q_b[11]
q_b[12] <= altsyncram_77p3:auto_generated.q_b[12]
q_b[13] <= altsyncram_77p3:auto_generated.q_b[13]
q_b[14] <= altsyncram_77p3:auto_generated.q_b[14]
q_b[15] <= altsyncram_77p3:auto_generated.q_b[15]
q_b[16] <= altsyncram_77p3:auto_generated.q_b[16]
q_b[17] <= altsyncram_77p3:auto_generated.q_b[17]
q_b[18] <= altsyncram_77p3:auto_generated.q_b[18]
q_b[19] <= altsyncram_77p3:auto_generated.q_b[19]
q_b[20] <= altsyncram_77p3:auto_generated.q_b[20]
q_b[21] <= altsyncram_77p3:auto_generated.q_b[21]
q_b[22] <= altsyncram_77p3:auto_generated.q_b[22]
q_b[23] <= altsyncram_77p3:auto_generated.q_b[23]
q_b[24] <= altsyncram_77p3:auto_generated.q_b[24]
q_b[25] <= altsyncram_77p3:auto_generated.q_b[25]
q_b[26] <= altsyncram_77p3:auto_generated.q_b[26]
q_b[27] <= altsyncram_77p3:auto_generated.q_b[27]
q_b[28] <= altsyncram_77p3:auto_generated.q_b[28]
q_b[29] <= altsyncram_77p3:auto_generated.q_b[29]
q_b[30] <= altsyncram_77p3:auto_generated.q_b[30]
q_b[31] <= altsyncram_77p3:auto_generated.q_b[31]
q_b[32] <= altsyncram_77p3:auto_generated.q_b[32]
q_b[33] <= altsyncram_77p3:auto_generated.q_b[33]
q_b[34] <= altsyncram_77p3:auto_generated.q_b[34]
q_b[35] <= altsyncram_77p3:auto_generated.q_b[35]
q_b[36] <= altsyncram_77p3:auto_generated.q_b[36]
q_b[37] <= altsyncram_77p3:auto_generated.q_b[37]
q_b[38] <= altsyncram_77p3:auto_generated.q_b[38]
q_b[39] <= altsyncram_77p3:auto_generated.q_b[39]
q_b[40] <= altsyncram_77p3:auto_generated.q_b[40]
q_b[41] <= altsyncram_77p3:auto_generated.q_b[41]
q_b[42] <= altsyncram_77p3:auto_generated.q_b[42]
q_b[43] <= altsyncram_77p3:auto_generated.q_b[43]
q_b[44] <= altsyncram_77p3:auto_generated.q_b[44]
q_b[45] <= altsyncram_77p3:auto_generated.q_b[45]
q_b[46] <= altsyncram_77p3:auto_generated.q_b[46]
q_b[47] <= altsyncram_77p3:auto_generated.q_b[47]
q_b[48] <= altsyncram_77p3:auto_generated.q_b[48]
q_b[49] <= altsyncram_77p3:auto_generated.q_b[49]
q_b[50] <= altsyncram_77p3:auto_generated.q_b[50]
q_b[51] <= altsyncram_77p3:auto_generated.q_b[51]
q_b[52] <= altsyncram_77p3:auto_generated.q_b[52]
q_b[53] <= altsyncram_77p3:auto_generated.q_b[53]
q_b[54] <= altsyncram_77p3:auto_generated.q_b[54]
q_b[55] <= altsyncram_77p3:auto_generated.q_b[55]
q_b[56] <= altsyncram_77p3:auto_generated.q_b[56]
q_b[57] <= altsyncram_77p3:auto_generated.q_b[57]
q_b[58] <= altsyncram_77p3:auto_generated.q_b[58]
q_b[59] <= altsyncram_77p3:auto_generated.q_b[59]
q_b[60] <= altsyncram_77p3:auto_generated.q_b[60]
q_b[61] <= altsyncram_77p3:auto_generated.q_b[61]
q_b[62] <= altsyncram_77p3:auto_generated.q_b[62]
q_b[63] <= altsyncram_77p3:auto_generated.q_b[63]
q_b[64] <= altsyncram_77p3:auto_generated.q_b[64]
q_b[65] <= altsyncram_77p3:auto_generated.q_b[65]
q_b[66] <= altsyncram_77p3:auto_generated.q_b[66]
q_b[67] <= altsyncram_77p3:auto_generated.q_b[67]
q_b[68] <= altsyncram_77p3:auto_generated.q_b[68]
q_b[69] <= altsyncram_77p3:auto_generated.q_b[69]
q_b[70] <= altsyncram_77p3:auto_generated.q_b[70]
q_b[71] <= altsyncram_77p3:auto_generated.q_b[71]
q_b[72] <= altsyncram_77p3:auto_generated.q_b[72]
q_b[73] <= altsyncram_77p3:auto_generated.q_b[73]
q_b[74] <= altsyncram_77p3:auto_generated.q_b[74]
q_b[75] <= altsyncram_77p3:auto_generated.q_b[75]
q_b[76] <= altsyncram_77p3:auto_generated.q_b[76]
q_b[77] <= altsyncram_77p3:auto_generated.q_b[77]
q_b[78] <= altsyncram_77p3:auto_generated.q_b[78]
q_b[79] <= altsyncram_77p3:auto_generated.q_b[79]
q_b[80] <= altsyncram_77p3:auto_generated.q_b[80]
q_b[81] <= altsyncram_77p3:auto_generated.q_b[81]
q_b[82] <= altsyncram_77p3:auto_generated.q_b[82]
q_b[83] <= altsyncram_77p3:auto_generated.q_b[83]
q_b[84] <= altsyncram_77p3:auto_generated.q_b[84]
q_b[85] <= altsyncram_77p3:auto_generated.q_b[85]
q_b[86] <= altsyncram_77p3:auto_generated.q_b[86]
q_b[87] <= altsyncram_77p3:auto_generated.q_b[87]
q_b[88] <= altsyncram_77p3:auto_generated.q_b[88]
q_b[89] <= altsyncram_77p3:auto_generated.q_b[89]
q_b[90] <= altsyncram_77p3:auto_generated.q_b[90]
q_b[91] <= altsyncram_77p3:auto_generated.q_b[91]
q_b[92] <= altsyncram_77p3:auto_generated.q_b[92]
q_b[93] <= altsyncram_77p3:auto_generated.q_b[93]
q_b[94] <= altsyncram_77p3:auto_generated.q_b[94]
q_b[95] <= altsyncram_77p3:auto_generated.q_b[95]
q_b[96] <= altsyncram_77p3:auto_generated.q_b[96]
q_b[97] <= altsyncram_77p3:auto_generated.q_b[97]
q_b[98] <= altsyncram_77p3:auto_generated.q_b[98]
q_b[99] <= altsyncram_77p3:auto_generated.q_b[99]
q_b[100] <= altsyncram_77p3:auto_generated.q_b[100]
q_b[101] <= altsyncram_77p3:auto_generated.q_b[101]
q_b[102] <= altsyncram_77p3:auto_generated.q_b[102]
q_b[103] <= altsyncram_77p3:auto_generated.q_b[103]
q_b[104] <= altsyncram_77p3:auto_generated.q_b[104]
q_b[105] <= altsyncram_77p3:auto_generated.q_b[105]
q_b[106] <= altsyncram_77p3:auto_generated.q_b[106]
q_b[107] <= altsyncram_77p3:auto_generated.q_b[107]
q_b[108] <= altsyncram_77p3:auto_generated.q_b[108]
q_b[109] <= altsyncram_77p3:auto_generated.q_b[109]
q_b[110] <= altsyncram_77p3:auto_generated.q_b[110]
q_b[111] <= altsyncram_77p3:auto_generated.q_b[111]
q_b[112] <= altsyncram_77p3:auto_generated.q_b[112]
q_b[113] <= altsyncram_77p3:auto_generated.q_b[113]
q_b[114] <= altsyncram_77p3:auto_generated.q_b[114]
q_b[115] <= altsyncram_77p3:auto_generated.q_b[115]
q_b[116] <= altsyncram_77p3:auto_generated.q_b[116]
q_b[117] <= altsyncram_77p3:auto_generated.q_b[117]
q_b[118] <= altsyncram_77p3:auto_generated.q_b[118]
q_b[119] <= altsyncram_77p3:auto_generated.q_b[119]
q_b[120] <= altsyncram_77p3:auto_generated.q_b[120]
q_b[121] <= altsyncram_77p3:auto_generated.q_b[121]
q_b[122] <= altsyncram_77p3:auto_generated.q_b[122]
q_b[123] <= altsyncram_77p3:auto_generated.q_b[123]
q_b[124] <= altsyncram_77p3:auto_generated.q_b[124]
q_b[125] <= altsyncram_77p3:auto_generated.q_b[125]
q_b[126] <= altsyncram_77p3:auto_generated.q_b[126]
q_b[127] <= altsyncram_77p3:auto_generated.q_b[127]
q_b[128] <= altsyncram_77p3:auto_generated.q_b[128]
q_b[129] <= altsyncram_77p3:auto_generated.q_b[129]
q_b[130] <= altsyncram_77p3:auto_generated.q_b[130]
q_b[131] <= altsyncram_77p3:auto_generated.q_b[131]
q_b[132] <= altsyncram_77p3:auto_generated.q_b[132]
q_b[133] <= altsyncram_77p3:auto_generated.q_b[133]
q_b[134] <= altsyncram_77p3:auto_generated.q_b[134]
q_b[135] <= altsyncram_77p3:auto_generated.q_b[135]
q_b[136] <= altsyncram_77p3:auto_generated.q_b[136]
q_b[137] <= altsyncram_77p3:auto_generated.q_b[137]
q_b[138] <= altsyncram_77p3:auto_generated.q_b[138]
q_b[139] <= altsyncram_77p3:auto_generated.q_b[139]
q_b[140] <= altsyncram_77p3:auto_generated.q_b[140]
q_b[141] <= altsyncram_77p3:auto_generated.q_b[141]
q_b[142] <= altsyncram_77p3:auto_generated.q_b[142]
q_b[143] <= altsyncram_77p3:auto_generated.q_b[143]
q_b[144] <= altsyncram_77p3:auto_generated.q_b[144]
q_b[145] <= altsyncram_77p3:auto_generated.q_b[145]
q_b[146] <= altsyncram_77p3:auto_generated.q_b[146]
q_b[147] <= altsyncram_77p3:auto_generated.q_b[147]
q_b[148] <= altsyncram_77p3:auto_generated.q_b[148]
q_b[149] <= altsyncram_77p3:auto_generated.q_b[149]
q_b[150] <= altsyncram_77p3:auto_generated.q_b[150]
q_b[151] <= altsyncram_77p3:auto_generated.q_b[151]
q_b[152] <= altsyncram_77p3:auto_generated.q_b[152]
q_b[153] <= altsyncram_77p3:auto_generated.q_b[153]
q_b[154] <= altsyncram_77p3:auto_generated.q_b[154]
q_b[155] <= altsyncram_77p3:auto_generated.q_b[155]
q_b[156] <= altsyncram_77p3:auto_generated.q_b[156]
q_b[157] <= altsyncram_77p3:auto_generated.q_b[157]
q_b[158] <= altsyncram_77p3:auto_generated.q_b[158]
q_b[159] <= altsyncram_77p3:auto_generated.q_b[159]
q_b[160] <= altsyncram_77p3:auto_generated.q_b[160]
q_b[161] <= altsyncram_77p3:auto_generated.q_b[161]
q_b[162] <= altsyncram_77p3:auto_generated.q_b[162]
q_b[163] <= altsyncram_77p3:auto_generated.q_b[163]
q_b[164] <= altsyncram_77p3:auto_generated.q_b[164]
q_b[165] <= altsyncram_77p3:auto_generated.q_b[165]
q_b[166] <= altsyncram_77p3:auto_generated.q_b[166]
q_b[167] <= altsyncram_77p3:auto_generated.q_b[167]
q_b[168] <= altsyncram_77p3:auto_generated.q_b[168]
q_b[169] <= altsyncram_77p3:auto_generated.q_b[169]
q_b[170] <= altsyncram_77p3:auto_generated.q_b[170]
q_b[171] <= altsyncram_77p3:auto_generated.q_b[171]
q_b[172] <= altsyncram_77p3:auto_generated.q_b[172]
q_b[173] <= altsyncram_77p3:auto_generated.q_b[173]
q_b[174] <= altsyncram_77p3:auto_generated.q_b[174]
q_b[175] <= altsyncram_77p3:auto_generated.q_b[175]
q_b[176] <= altsyncram_77p3:auto_generated.q_b[176]
q_b[177] <= altsyncram_77p3:auto_generated.q_b[177]
q_b[178] <= altsyncram_77p3:auto_generated.q_b[178]
q_b[179] <= altsyncram_77p3:auto_generated.q_b[179]
q_b[180] <= altsyncram_77p3:auto_generated.q_b[180]
q_b[181] <= altsyncram_77p3:auto_generated.q_b[181]
q_b[182] <= altsyncram_77p3:auto_generated.q_b[182]
q_b[183] <= altsyncram_77p3:auto_generated.q_b[183]
q_b[184] <= altsyncram_77p3:auto_generated.q_b[184]
q_b[185] <= altsyncram_77p3:auto_generated.q_b[185]
q_b[186] <= altsyncram_77p3:auto_generated.q_b[186]
q_b[187] <= altsyncram_77p3:auto_generated.q_b[187]
q_b[188] <= altsyncram_77p3:auto_generated.q_b[188]
q_b[189] <= altsyncram_77p3:auto_generated.q_b[189]
q_b[190] <= altsyncram_77p3:auto_generated.q_b[190]
q_b[191] <= altsyncram_77p3:auto_generated.q_b[191]
q_b[192] <= altsyncram_77p3:auto_generated.q_b[192]
q_b[193] <= altsyncram_77p3:auto_generated.q_b[193]
q_b[194] <= altsyncram_77p3:auto_generated.q_b[194]
q_b[195] <= altsyncram_77p3:auto_generated.q_b[195]
q_b[196] <= altsyncram_77p3:auto_generated.q_b[196]
q_b[197] <= altsyncram_77p3:auto_generated.q_b[197]
q_b[198] <= altsyncram_77p3:auto_generated.q_b[198]
q_b[199] <= altsyncram_77p3:auto_generated.q_b[199]
q_b[200] <= altsyncram_77p3:auto_generated.q_b[200]
q_b[201] <= altsyncram_77p3:auto_generated.q_b[201]
q_b[202] <= altsyncram_77p3:auto_generated.q_b[202]
q_b[203] <= altsyncram_77p3:auto_generated.q_b[203]
q_b[204] <= altsyncram_77p3:auto_generated.q_b[204]
q_b[205] <= altsyncram_77p3:auto_generated.q_b[205]
q_b[206] <= altsyncram_77p3:auto_generated.q_b[206]
q_b[207] <= altsyncram_77p3:auto_generated.q_b[207]
q_b[208] <= altsyncram_77p3:auto_generated.q_b[208]
q_b[209] <= altsyncram_77p3:auto_generated.q_b[209]
q_b[210] <= altsyncram_77p3:auto_generated.q_b[210]
q_b[211] <= altsyncram_77p3:auto_generated.q_b[211]
q_b[212] <= altsyncram_77p3:auto_generated.q_b[212]
q_b[213] <= altsyncram_77p3:auto_generated.q_b[213]
q_b[214] <= altsyncram_77p3:auto_generated.q_b[214]
q_b[215] <= altsyncram_77p3:auto_generated.q_b[215]
q_b[216] <= altsyncram_77p3:auto_generated.q_b[216]
q_b[217] <= altsyncram_77p3:auto_generated.q_b[217]
q_b[218] <= altsyncram_77p3:auto_generated.q_b[218]
q_b[219] <= altsyncram_77p3:auto_generated.q_b[219]
q_b[220] <= altsyncram_77p3:auto_generated.q_b[220]
q_b[221] <= altsyncram_77p3:auto_generated.q_b[221]
q_b[222] <= altsyncram_77p3:auto_generated.q_b[222]
q_b[223] <= altsyncram_77p3:auto_generated.q_b[223]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a0.PORTBDATAOUT1
q_b[8] <= ram_block1a1.PORTBDATAOUT1
q_b[9] <= ram_block1a2.PORTBDATAOUT1
q_b[10] <= ram_block1a3.PORTBDATAOUT1
q_b[11] <= ram_block1a4.PORTBDATAOUT1
q_b[12] <= ram_block1a5.PORTBDATAOUT1
q_b[13] <= ram_block1a6.PORTBDATAOUT1
q_b[14] <= ram_block1a0.PORTBDATAOUT2
q_b[15] <= ram_block1a1.PORTBDATAOUT2
q_b[16] <= ram_block1a2.PORTBDATAOUT2
q_b[17] <= ram_block1a3.PORTBDATAOUT2
q_b[18] <= ram_block1a4.PORTBDATAOUT2
q_b[19] <= ram_block1a5.PORTBDATAOUT2
q_b[20] <= ram_block1a6.PORTBDATAOUT2
q_b[21] <= ram_block1a0.PORTBDATAOUT3
q_b[22] <= ram_block1a1.PORTBDATAOUT3
q_b[23] <= ram_block1a2.PORTBDATAOUT3
q_b[24] <= ram_block1a3.PORTBDATAOUT3
q_b[25] <= ram_block1a4.PORTBDATAOUT3
q_b[26] <= ram_block1a5.PORTBDATAOUT3
q_b[27] <= ram_block1a6.PORTBDATAOUT3
q_b[28] <= ram_block1a0.PORTBDATAOUT4
q_b[29] <= ram_block1a1.PORTBDATAOUT4
q_b[30] <= ram_block1a2.PORTBDATAOUT4
q_b[31] <= ram_block1a3.PORTBDATAOUT4
q_b[32] <= ram_block1a4.PORTBDATAOUT4
q_b[33] <= ram_block1a5.PORTBDATAOUT4
q_b[34] <= ram_block1a6.PORTBDATAOUT4
q_b[35] <= ram_block1a0.PORTBDATAOUT5
q_b[36] <= ram_block1a1.PORTBDATAOUT5
q_b[37] <= ram_block1a2.PORTBDATAOUT5
q_b[38] <= ram_block1a3.PORTBDATAOUT5
q_b[39] <= ram_block1a4.PORTBDATAOUT5
q_b[40] <= ram_block1a5.PORTBDATAOUT5
q_b[41] <= ram_block1a6.PORTBDATAOUT5
q_b[42] <= ram_block1a0.PORTBDATAOUT6
q_b[43] <= ram_block1a1.PORTBDATAOUT6
q_b[44] <= ram_block1a2.PORTBDATAOUT6
q_b[45] <= ram_block1a3.PORTBDATAOUT6
q_b[46] <= ram_block1a4.PORTBDATAOUT6
q_b[47] <= ram_block1a5.PORTBDATAOUT6
q_b[48] <= ram_block1a6.PORTBDATAOUT6
q_b[49] <= ram_block1a0.PORTBDATAOUT7
q_b[50] <= ram_block1a1.PORTBDATAOUT7
q_b[51] <= ram_block1a2.PORTBDATAOUT7
q_b[52] <= ram_block1a3.PORTBDATAOUT7
q_b[53] <= ram_block1a4.PORTBDATAOUT7
q_b[54] <= ram_block1a5.PORTBDATAOUT7
q_b[55] <= ram_block1a6.PORTBDATAOUT7
q_b[56] <= ram_block1a0.PORTBDATAOUT8
q_b[57] <= ram_block1a1.PORTBDATAOUT8
q_b[58] <= ram_block1a2.PORTBDATAOUT8
q_b[59] <= ram_block1a3.PORTBDATAOUT8
q_b[60] <= ram_block1a4.PORTBDATAOUT8
q_b[61] <= ram_block1a5.PORTBDATAOUT8
q_b[62] <= ram_block1a6.PORTBDATAOUT8
q_b[63] <= ram_block1a0.PORTBDATAOUT9
q_b[64] <= ram_block1a1.PORTBDATAOUT9
q_b[65] <= ram_block1a2.PORTBDATAOUT9
q_b[66] <= ram_block1a3.PORTBDATAOUT9
q_b[67] <= ram_block1a4.PORTBDATAOUT9
q_b[68] <= ram_block1a5.PORTBDATAOUT9
q_b[69] <= ram_block1a6.PORTBDATAOUT9
q_b[70] <= ram_block1a0.PORTBDATAOUT10
q_b[71] <= ram_block1a1.PORTBDATAOUT10
q_b[72] <= ram_block1a2.PORTBDATAOUT10
q_b[73] <= ram_block1a3.PORTBDATAOUT10
q_b[74] <= ram_block1a4.PORTBDATAOUT10
q_b[75] <= ram_block1a5.PORTBDATAOUT10
q_b[76] <= ram_block1a6.PORTBDATAOUT10
q_b[77] <= ram_block1a0.PORTBDATAOUT11
q_b[78] <= ram_block1a1.PORTBDATAOUT11
q_b[79] <= ram_block1a2.PORTBDATAOUT11
q_b[80] <= ram_block1a3.PORTBDATAOUT11
q_b[81] <= ram_block1a4.PORTBDATAOUT11
q_b[82] <= ram_block1a5.PORTBDATAOUT11
q_b[83] <= ram_block1a6.PORTBDATAOUT11
q_b[84] <= ram_block1a0.PORTBDATAOUT12
q_b[85] <= ram_block1a1.PORTBDATAOUT12
q_b[86] <= ram_block1a2.PORTBDATAOUT12
q_b[87] <= ram_block1a3.PORTBDATAOUT12
q_b[88] <= ram_block1a4.PORTBDATAOUT12
q_b[89] <= ram_block1a5.PORTBDATAOUT12
q_b[90] <= ram_block1a6.PORTBDATAOUT12
q_b[91] <= ram_block1a0.PORTBDATAOUT13
q_b[92] <= ram_block1a1.PORTBDATAOUT13
q_b[93] <= ram_block1a2.PORTBDATAOUT13
q_b[94] <= ram_block1a3.PORTBDATAOUT13
q_b[95] <= ram_block1a4.PORTBDATAOUT13
q_b[96] <= ram_block1a5.PORTBDATAOUT13
q_b[97] <= ram_block1a6.PORTBDATAOUT13
q_b[98] <= ram_block1a0.PORTBDATAOUT14
q_b[99] <= ram_block1a1.PORTBDATAOUT14
q_b[100] <= ram_block1a2.PORTBDATAOUT14
q_b[101] <= ram_block1a3.PORTBDATAOUT14
q_b[102] <= ram_block1a4.PORTBDATAOUT14
q_b[103] <= ram_block1a5.PORTBDATAOUT14
q_b[104] <= ram_block1a6.PORTBDATAOUT14
q_b[105] <= ram_block1a0.PORTBDATAOUT15
q_b[106] <= ram_block1a1.PORTBDATAOUT15
q_b[107] <= ram_block1a2.PORTBDATAOUT15
q_b[108] <= ram_block1a3.PORTBDATAOUT15
q_b[109] <= ram_block1a4.PORTBDATAOUT15
q_b[110] <= ram_block1a5.PORTBDATAOUT15
q_b[111] <= ram_block1a6.PORTBDATAOUT15
q_b[112] <= ram_block1a0.PORTBDATAOUT16
q_b[113] <= ram_block1a1.PORTBDATAOUT16
q_b[114] <= ram_block1a2.PORTBDATAOUT16
q_b[115] <= ram_block1a3.PORTBDATAOUT16
q_b[116] <= ram_block1a4.PORTBDATAOUT16
q_b[117] <= ram_block1a5.PORTBDATAOUT16
q_b[118] <= ram_block1a6.PORTBDATAOUT16
q_b[119] <= ram_block1a0.PORTBDATAOUT17
q_b[120] <= ram_block1a1.PORTBDATAOUT17
q_b[121] <= ram_block1a2.PORTBDATAOUT17
q_b[122] <= ram_block1a3.PORTBDATAOUT17
q_b[123] <= ram_block1a4.PORTBDATAOUT17
q_b[124] <= ram_block1a5.PORTBDATAOUT17
q_b[125] <= ram_block1a6.PORTBDATAOUT17
q_b[126] <= ram_block1a0.PORTBDATAOUT18
q_b[127] <= ram_block1a1.PORTBDATAOUT18
q_b[128] <= ram_block1a2.PORTBDATAOUT18
q_b[129] <= ram_block1a3.PORTBDATAOUT18
q_b[130] <= ram_block1a4.PORTBDATAOUT18
q_b[131] <= ram_block1a5.PORTBDATAOUT18
q_b[132] <= ram_block1a6.PORTBDATAOUT18
q_b[133] <= ram_block1a0.PORTBDATAOUT19
q_b[134] <= ram_block1a1.PORTBDATAOUT19
q_b[135] <= ram_block1a2.PORTBDATAOUT19
q_b[136] <= ram_block1a3.PORTBDATAOUT19
q_b[137] <= ram_block1a4.PORTBDATAOUT19
q_b[138] <= ram_block1a5.PORTBDATAOUT19
q_b[139] <= ram_block1a6.PORTBDATAOUT19
q_b[140] <= ram_block1a0.PORTBDATAOUT20
q_b[141] <= ram_block1a1.PORTBDATAOUT20
q_b[142] <= ram_block1a2.PORTBDATAOUT20
q_b[143] <= ram_block1a3.PORTBDATAOUT20
q_b[144] <= ram_block1a4.PORTBDATAOUT20
q_b[145] <= ram_block1a5.PORTBDATAOUT20
q_b[146] <= ram_block1a6.PORTBDATAOUT20
q_b[147] <= ram_block1a0.PORTBDATAOUT21
q_b[148] <= ram_block1a1.PORTBDATAOUT21
q_b[149] <= ram_block1a2.PORTBDATAOUT21
q_b[150] <= ram_block1a3.PORTBDATAOUT21
q_b[151] <= ram_block1a4.PORTBDATAOUT21
q_b[152] <= ram_block1a5.PORTBDATAOUT21
q_b[153] <= ram_block1a6.PORTBDATAOUT21
q_b[154] <= ram_block1a0.PORTBDATAOUT22
q_b[155] <= ram_block1a1.PORTBDATAOUT22
q_b[156] <= ram_block1a2.PORTBDATAOUT22
q_b[157] <= ram_block1a3.PORTBDATAOUT22
q_b[158] <= ram_block1a4.PORTBDATAOUT22
q_b[159] <= ram_block1a5.PORTBDATAOUT22
q_b[160] <= ram_block1a6.PORTBDATAOUT22
q_b[161] <= ram_block1a0.PORTBDATAOUT23
q_b[162] <= ram_block1a1.PORTBDATAOUT23
q_b[163] <= ram_block1a2.PORTBDATAOUT23
q_b[164] <= ram_block1a3.PORTBDATAOUT23
q_b[165] <= ram_block1a4.PORTBDATAOUT23
q_b[166] <= ram_block1a5.PORTBDATAOUT23
q_b[167] <= ram_block1a6.PORTBDATAOUT23
q_b[168] <= ram_block1a0.PORTBDATAOUT24
q_b[169] <= ram_block1a1.PORTBDATAOUT24
q_b[170] <= ram_block1a2.PORTBDATAOUT24
q_b[171] <= ram_block1a3.PORTBDATAOUT24
q_b[172] <= ram_block1a4.PORTBDATAOUT24
q_b[173] <= ram_block1a5.PORTBDATAOUT24
q_b[174] <= ram_block1a6.PORTBDATAOUT24
q_b[175] <= ram_block1a0.PORTBDATAOUT25
q_b[176] <= ram_block1a1.PORTBDATAOUT25
q_b[177] <= ram_block1a2.PORTBDATAOUT25
q_b[178] <= ram_block1a3.PORTBDATAOUT25
q_b[179] <= ram_block1a4.PORTBDATAOUT25
q_b[180] <= ram_block1a5.PORTBDATAOUT25
q_b[181] <= ram_block1a6.PORTBDATAOUT25
q_b[182] <= ram_block1a0.PORTBDATAOUT26
q_b[183] <= ram_block1a1.PORTBDATAOUT26
q_b[184] <= ram_block1a2.PORTBDATAOUT26
q_b[185] <= ram_block1a3.PORTBDATAOUT26
q_b[186] <= ram_block1a4.PORTBDATAOUT26
q_b[187] <= ram_block1a5.PORTBDATAOUT26
q_b[188] <= ram_block1a6.PORTBDATAOUT26
q_b[189] <= ram_block1a0.PORTBDATAOUT27
q_b[190] <= ram_block1a1.PORTBDATAOUT27
q_b[191] <= ram_block1a2.PORTBDATAOUT27
q_b[192] <= ram_block1a3.PORTBDATAOUT27
q_b[193] <= ram_block1a4.PORTBDATAOUT27
q_b[194] <= ram_block1a5.PORTBDATAOUT27
q_b[195] <= ram_block1a6.PORTBDATAOUT27
q_b[196] <= ram_block1a0.PORTBDATAOUT28
q_b[197] <= ram_block1a1.PORTBDATAOUT28
q_b[198] <= ram_block1a2.PORTBDATAOUT28
q_b[199] <= ram_block1a3.PORTBDATAOUT28
q_b[200] <= ram_block1a4.PORTBDATAOUT28
q_b[201] <= ram_block1a5.PORTBDATAOUT28
q_b[202] <= ram_block1a6.PORTBDATAOUT28
q_b[203] <= ram_block1a0.PORTBDATAOUT29
q_b[204] <= ram_block1a1.PORTBDATAOUT29
q_b[205] <= ram_block1a2.PORTBDATAOUT29
q_b[206] <= ram_block1a3.PORTBDATAOUT29
q_b[207] <= ram_block1a4.PORTBDATAOUT29
q_b[208] <= ram_block1a5.PORTBDATAOUT29
q_b[209] <= ram_block1a6.PORTBDATAOUT29
q_b[210] <= ram_block1a0.PORTBDATAOUT30
q_b[211] <= ram_block1a1.PORTBDATAOUT30
q_b[212] <= ram_block1a2.PORTBDATAOUT30
q_b[213] <= ram_block1a3.PORTBDATAOUT30
q_b[214] <= ram_block1a4.PORTBDATAOUT30
q_b[215] <= ram_block1a5.PORTBDATAOUT30
q_b[216] <= ram_block1a6.PORTBDATAOUT30
q_b[217] <= ram_block1a0.PORTBDATAOUT31
q_b[218] <= ram_block1a1.PORTBDATAOUT31
q_b[219] <= ram_block1a2.PORTBDATAOUT31
q_b[220] <= ram_block1a3.PORTBDATAOUT31
q_b[221] <= ram_block1a4.PORTBDATAOUT31
q_b[222] <= ram_block1a5.PORTBDATAOUT31
q_b[223] <= ram_block1a6.PORTBDATAOUT31
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0


|top|AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]
q[32] <= altsyncram:altsyncram_component.q_b[32]
q[33] <= altsyncram:altsyncram_component.q_b[33]
q[34] <= altsyncram:altsyncram_component.q_b[34]
q[35] <= altsyncram:altsyncram_component.q_b[35]
q[36] <= altsyncram:altsyncram_component.q_b[36]
q[37] <= altsyncram:altsyncram_component.q_b[37]
q[38] <= altsyncram:altsyncram_component.q_b[38]
q[39] <= altsyncram:altsyncram_component.q_b[39]
q[40] <= altsyncram:altsyncram_component.q_b[40]
q[41] <= altsyncram:altsyncram_component.q_b[41]
q[42] <= altsyncram:altsyncram_component.q_b[42]
q[43] <= altsyncram:altsyncram_component.q_b[43]
q[44] <= altsyncram:altsyncram_component.q_b[44]
q[45] <= altsyncram:altsyncram_component.q_b[45]
q[46] <= altsyncram:altsyncram_component.q_b[46]
q[47] <= altsyncram:altsyncram_component.q_b[47]
q[48] <= altsyncram:altsyncram_component.q_b[48]
q[49] <= altsyncram:altsyncram_component.q_b[49]
q[50] <= altsyncram:altsyncram_component.q_b[50]
q[51] <= altsyncram:altsyncram_component.q_b[51]
q[52] <= altsyncram:altsyncram_component.q_b[52]
q[53] <= altsyncram:altsyncram_component.q_b[53]
q[54] <= altsyncram:altsyncram_component.q_b[54]
q[55] <= altsyncram:altsyncram_component.q_b[55]
q[56] <= altsyncram:altsyncram_component.q_b[56]
q[57] <= altsyncram:altsyncram_component.q_b[57]
q[58] <= altsyncram:altsyncram_component.q_b[58]
q[59] <= altsyncram:altsyncram_component.q_b[59]
q[60] <= altsyncram:altsyncram_component.q_b[60]
q[61] <= altsyncram:altsyncram_component.q_b[61]
q[62] <= altsyncram:altsyncram_component.q_b[62]
q[63] <= altsyncram:altsyncram_component.q_b[63]
q[64] <= altsyncram:altsyncram_component.q_b[64]
q[65] <= altsyncram:altsyncram_component.q_b[65]
q[66] <= altsyncram:altsyncram_component.q_b[66]
q[67] <= altsyncram:altsyncram_component.q_b[67]
q[68] <= altsyncram:altsyncram_component.q_b[68]
q[69] <= altsyncram:altsyncram_component.q_b[69]
q[70] <= altsyncram:altsyncram_component.q_b[70]
q[71] <= altsyncram:altsyncram_component.q_b[71]
q[72] <= altsyncram:altsyncram_component.q_b[72]
q[73] <= altsyncram:altsyncram_component.q_b[73]
q[74] <= altsyncram:altsyncram_component.q_b[74]
q[75] <= altsyncram:altsyncram_component.q_b[75]
q[76] <= altsyncram:altsyncram_component.q_b[76]
q[77] <= altsyncram:altsyncram_component.q_b[77]
q[78] <= altsyncram:altsyncram_component.q_b[78]
q[79] <= altsyncram:altsyncram_component.q_b[79]
q[80] <= altsyncram:altsyncram_component.q_b[80]
q[81] <= altsyncram:altsyncram_component.q_b[81]
q[82] <= altsyncram:altsyncram_component.q_b[82]
q[83] <= altsyncram:altsyncram_component.q_b[83]
q[84] <= altsyncram:altsyncram_component.q_b[84]
q[85] <= altsyncram:altsyncram_component.q_b[85]
q[86] <= altsyncram:altsyncram_component.q_b[86]
q[87] <= altsyncram:altsyncram_component.q_b[87]
q[88] <= altsyncram:altsyncram_component.q_b[88]
q[89] <= altsyncram:altsyncram_component.q_b[89]
q[90] <= altsyncram:altsyncram_component.q_b[90]
q[91] <= altsyncram:altsyncram_component.q_b[91]
q[92] <= altsyncram:altsyncram_component.q_b[92]
q[93] <= altsyncram:altsyncram_component.q_b[93]
q[94] <= altsyncram:altsyncram_component.q_b[94]
q[95] <= altsyncram:altsyncram_component.q_b[95]
q[96] <= altsyncram:altsyncram_component.q_b[96]
q[97] <= altsyncram:altsyncram_component.q_b[97]
q[98] <= altsyncram:altsyncram_component.q_b[98]
q[99] <= altsyncram:altsyncram_component.q_b[99]
q[100] <= altsyncram:altsyncram_component.q_b[100]
q[101] <= altsyncram:altsyncram_component.q_b[101]
q[102] <= altsyncram:altsyncram_component.q_b[102]
q[103] <= altsyncram:altsyncram_component.q_b[103]
q[104] <= altsyncram:altsyncram_component.q_b[104]
q[105] <= altsyncram:altsyncram_component.q_b[105]
q[106] <= altsyncram:altsyncram_component.q_b[106]
q[107] <= altsyncram:altsyncram_component.q_b[107]
q[108] <= altsyncram:altsyncram_component.q_b[108]
q[109] <= altsyncram:altsyncram_component.q_b[109]
q[110] <= altsyncram:altsyncram_component.q_b[110]
q[111] <= altsyncram:altsyncram_component.q_b[111]
q[112] <= altsyncram:altsyncram_component.q_b[112]
q[113] <= altsyncram:altsyncram_component.q_b[113]
q[114] <= altsyncram:altsyncram_component.q_b[114]
q[115] <= altsyncram:altsyncram_component.q_b[115]
q[116] <= altsyncram:altsyncram_component.q_b[116]
q[117] <= altsyncram:altsyncram_component.q_b[117]
q[118] <= altsyncram:altsyncram_component.q_b[118]
q[119] <= altsyncram:altsyncram_component.q_b[119]
q[120] <= altsyncram:altsyncram_component.q_b[120]
q[121] <= altsyncram:altsyncram_component.q_b[121]
q[122] <= altsyncram:altsyncram_component.q_b[122]
q[123] <= altsyncram:altsyncram_component.q_b[123]
q[124] <= altsyncram:altsyncram_component.q_b[124]
q[125] <= altsyncram:altsyncram_component.q_b[125]
q[126] <= altsyncram:altsyncram_component.q_b[126]
q[127] <= altsyncram:altsyncram_component.q_b[127]
q[128] <= altsyncram:altsyncram_component.q_b[128]
q[129] <= altsyncram:altsyncram_component.q_b[129]
q[130] <= altsyncram:altsyncram_component.q_b[130]
q[131] <= altsyncram:altsyncram_component.q_b[131]
q[132] <= altsyncram:altsyncram_component.q_b[132]
q[133] <= altsyncram:altsyncram_component.q_b[133]
q[134] <= altsyncram:altsyncram_component.q_b[134]
q[135] <= altsyncram:altsyncram_component.q_b[135]
q[136] <= altsyncram:altsyncram_component.q_b[136]
q[137] <= altsyncram:altsyncram_component.q_b[137]
q[138] <= altsyncram:altsyncram_component.q_b[138]
q[139] <= altsyncram:altsyncram_component.q_b[139]
q[140] <= altsyncram:altsyncram_component.q_b[140]
q[141] <= altsyncram:altsyncram_component.q_b[141]
q[142] <= altsyncram:altsyncram_component.q_b[142]
q[143] <= altsyncram:altsyncram_component.q_b[143]
q[144] <= altsyncram:altsyncram_component.q_b[144]
q[145] <= altsyncram:altsyncram_component.q_b[145]
q[146] <= altsyncram:altsyncram_component.q_b[146]
q[147] <= altsyncram:altsyncram_component.q_b[147]
q[148] <= altsyncram:altsyncram_component.q_b[148]
q[149] <= altsyncram:altsyncram_component.q_b[149]
q[150] <= altsyncram:altsyncram_component.q_b[150]
q[151] <= altsyncram:altsyncram_component.q_b[151]
q[152] <= altsyncram:altsyncram_component.q_b[152]
q[153] <= altsyncram:altsyncram_component.q_b[153]
q[154] <= altsyncram:altsyncram_component.q_b[154]
q[155] <= altsyncram:altsyncram_component.q_b[155]
q[156] <= altsyncram:altsyncram_component.q_b[156]
q[157] <= altsyncram:altsyncram_component.q_b[157]
q[158] <= altsyncram:altsyncram_component.q_b[158]
q[159] <= altsyncram:altsyncram_component.q_b[159]
q[160] <= altsyncram:altsyncram_component.q_b[160]
q[161] <= altsyncram:altsyncram_component.q_b[161]
q[162] <= altsyncram:altsyncram_component.q_b[162]
q[163] <= altsyncram:altsyncram_component.q_b[163]
q[164] <= altsyncram:altsyncram_component.q_b[164]
q[165] <= altsyncram:altsyncram_component.q_b[165]
q[166] <= altsyncram:altsyncram_component.q_b[166]
q[167] <= altsyncram:altsyncram_component.q_b[167]
q[168] <= altsyncram:altsyncram_component.q_b[168]
q[169] <= altsyncram:altsyncram_component.q_b[169]
q[170] <= altsyncram:altsyncram_component.q_b[170]
q[171] <= altsyncram:altsyncram_component.q_b[171]
q[172] <= altsyncram:altsyncram_component.q_b[172]
q[173] <= altsyncram:altsyncram_component.q_b[173]
q[174] <= altsyncram:altsyncram_component.q_b[174]
q[175] <= altsyncram:altsyncram_component.q_b[175]
q[176] <= altsyncram:altsyncram_component.q_b[176]
q[177] <= altsyncram:altsyncram_component.q_b[177]
q[178] <= altsyncram:altsyncram_component.q_b[178]
q[179] <= altsyncram:altsyncram_component.q_b[179]
q[180] <= altsyncram:altsyncram_component.q_b[180]
q[181] <= altsyncram:altsyncram_component.q_b[181]
q[182] <= altsyncram:altsyncram_component.q_b[182]
q[183] <= altsyncram:altsyncram_component.q_b[183]
q[184] <= altsyncram:altsyncram_component.q_b[184]
q[185] <= altsyncram:altsyncram_component.q_b[185]
q[186] <= altsyncram:altsyncram_component.q_b[186]
q[187] <= altsyncram:altsyncram_component.q_b[187]
q[188] <= altsyncram:altsyncram_component.q_b[188]
q[189] <= altsyncram:altsyncram_component.q_b[189]
q[190] <= altsyncram:altsyncram_component.q_b[190]
q[191] <= altsyncram:altsyncram_component.q_b[191]
q[192] <= altsyncram:altsyncram_component.q_b[192]
q[193] <= altsyncram:altsyncram_component.q_b[193]
q[194] <= altsyncram:altsyncram_component.q_b[194]
q[195] <= altsyncram:altsyncram_component.q_b[195]
q[196] <= altsyncram:altsyncram_component.q_b[196]
q[197] <= altsyncram:altsyncram_component.q_b[197]
q[198] <= altsyncram:altsyncram_component.q_b[198]
q[199] <= altsyncram:altsyncram_component.q_b[199]
q[200] <= altsyncram:altsyncram_component.q_b[200]
q[201] <= altsyncram:altsyncram_component.q_b[201]
q[202] <= altsyncram:altsyncram_component.q_b[202]
q[203] <= altsyncram:altsyncram_component.q_b[203]
q[204] <= altsyncram:altsyncram_component.q_b[204]
q[205] <= altsyncram:altsyncram_component.q_b[205]
q[206] <= altsyncram:altsyncram_component.q_b[206]
q[207] <= altsyncram:altsyncram_component.q_b[207]
q[208] <= altsyncram:altsyncram_component.q_b[208]
q[209] <= altsyncram:altsyncram_component.q_b[209]
q[210] <= altsyncram:altsyncram_component.q_b[210]
q[211] <= altsyncram:altsyncram_component.q_b[211]
q[212] <= altsyncram:altsyncram_component.q_b[212]
q[213] <= altsyncram:altsyncram_component.q_b[213]
q[214] <= altsyncram:altsyncram_component.q_b[214]
q[215] <= altsyncram:altsyncram_component.q_b[215]
q[216] <= altsyncram:altsyncram_component.q_b[216]
q[217] <= altsyncram:altsyncram_component.q_b[217]
q[218] <= altsyncram:altsyncram_component.q_b[218]
q[219] <= altsyncram:altsyncram_component.q_b[219]
q[220] <= altsyncram:altsyncram_component.q_b[220]
q[221] <= altsyncram:altsyncram_component.q_b[221]
q[222] <= altsyncram:altsyncram_component.q_b[222]
q[223] <= altsyncram:altsyncram_component.q_b[223]


|top|AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component
wren_a => altsyncram_btr3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_btr3:auto_generated.data_a[0]
data_a[1] => altsyncram_btr3:auto_generated.data_a[1]
data_a[2] => altsyncram_btr3:auto_generated.data_a[2]
data_a[3] => altsyncram_btr3:auto_generated.data_a[3]
data_a[4] => altsyncram_btr3:auto_generated.data_a[4]
data_a[5] => altsyncram_btr3:auto_generated.data_a[5]
data_a[6] => altsyncram_btr3:auto_generated.data_a[6]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
data_b[64] => ~NO_FANOUT~
data_b[65] => ~NO_FANOUT~
data_b[66] => ~NO_FANOUT~
data_b[67] => ~NO_FANOUT~
data_b[68] => ~NO_FANOUT~
data_b[69] => ~NO_FANOUT~
data_b[70] => ~NO_FANOUT~
data_b[71] => ~NO_FANOUT~
data_b[72] => ~NO_FANOUT~
data_b[73] => ~NO_FANOUT~
data_b[74] => ~NO_FANOUT~
data_b[75] => ~NO_FANOUT~
data_b[76] => ~NO_FANOUT~
data_b[77] => ~NO_FANOUT~
data_b[78] => ~NO_FANOUT~
data_b[79] => ~NO_FANOUT~
data_b[80] => ~NO_FANOUT~
data_b[81] => ~NO_FANOUT~
data_b[82] => ~NO_FANOUT~
data_b[83] => ~NO_FANOUT~
data_b[84] => ~NO_FANOUT~
data_b[85] => ~NO_FANOUT~
data_b[86] => ~NO_FANOUT~
data_b[87] => ~NO_FANOUT~
data_b[88] => ~NO_FANOUT~
data_b[89] => ~NO_FANOUT~
data_b[90] => ~NO_FANOUT~
data_b[91] => ~NO_FANOUT~
data_b[92] => ~NO_FANOUT~
data_b[93] => ~NO_FANOUT~
data_b[94] => ~NO_FANOUT~
data_b[95] => ~NO_FANOUT~
data_b[96] => ~NO_FANOUT~
data_b[97] => ~NO_FANOUT~
data_b[98] => ~NO_FANOUT~
data_b[99] => ~NO_FANOUT~
data_b[100] => ~NO_FANOUT~
data_b[101] => ~NO_FANOUT~
data_b[102] => ~NO_FANOUT~
data_b[103] => ~NO_FANOUT~
data_b[104] => ~NO_FANOUT~
data_b[105] => ~NO_FANOUT~
data_b[106] => ~NO_FANOUT~
data_b[107] => ~NO_FANOUT~
data_b[108] => ~NO_FANOUT~
data_b[109] => ~NO_FANOUT~
data_b[110] => ~NO_FANOUT~
data_b[111] => ~NO_FANOUT~
data_b[112] => ~NO_FANOUT~
data_b[113] => ~NO_FANOUT~
data_b[114] => ~NO_FANOUT~
data_b[115] => ~NO_FANOUT~
data_b[116] => ~NO_FANOUT~
data_b[117] => ~NO_FANOUT~
data_b[118] => ~NO_FANOUT~
data_b[119] => ~NO_FANOUT~
data_b[120] => ~NO_FANOUT~
data_b[121] => ~NO_FANOUT~
data_b[122] => ~NO_FANOUT~
data_b[123] => ~NO_FANOUT~
data_b[124] => ~NO_FANOUT~
data_b[125] => ~NO_FANOUT~
data_b[126] => ~NO_FANOUT~
data_b[127] => ~NO_FANOUT~
data_b[128] => ~NO_FANOUT~
data_b[129] => ~NO_FANOUT~
data_b[130] => ~NO_FANOUT~
data_b[131] => ~NO_FANOUT~
data_b[132] => ~NO_FANOUT~
data_b[133] => ~NO_FANOUT~
data_b[134] => ~NO_FANOUT~
data_b[135] => ~NO_FANOUT~
data_b[136] => ~NO_FANOUT~
data_b[137] => ~NO_FANOUT~
data_b[138] => ~NO_FANOUT~
data_b[139] => ~NO_FANOUT~
data_b[140] => ~NO_FANOUT~
data_b[141] => ~NO_FANOUT~
data_b[142] => ~NO_FANOUT~
data_b[143] => ~NO_FANOUT~
data_b[144] => ~NO_FANOUT~
data_b[145] => ~NO_FANOUT~
data_b[146] => ~NO_FANOUT~
data_b[147] => ~NO_FANOUT~
data_b[148] => ~NO_FANOUT~
data_b[149] => ~NO_FANOUT~
data_b[150] => ~NO_FANOUT~
data_b[151] => ~NO_FANOUT~
data_b[152] => ~NO_FANOUT~
data_b[153] => ~NO_FANOUT~
data_b[154] => ~NO_FANOUT~
data_b[155] => ~NO_FANOUT~
data_b[156] => ~NO_FANOUT~
data_b[157] => ~NO_FANOUT~
data_b[158] => ~NO_FANOUT~
data_b[159] => ~NO_FANOUT~
data_b[160] => ~NO_FANOUT~
data_b[161] => ~NO_FANOUT~
data_b[162] => ~NO_FANOUT~
data_b[163] => ~NO_FANOUT~
data_b[164] => ~NO_FANOUT~
data_b[165] => ~NO_FANOUT~
data_b[166] => ~NO_FANOUT~
data_b[167] => ~NO_FANOUT~
data_b[168] => ~NO_FANOUT~
data_b[169] => ~NO_FANOUT~
data_b[170] => ~NO_FANOUT~
data_b[171] => ~NO_FANOUT~
data_b[172] => ~NO_FANOUT~
data_b[173] => ~NO_FANOUT~
data_b[174] => ~NO_FANOUT~
data_b[175] => ~NO_FANOUT~
data_b[176] => ~NO_FANOUT~
data_b[177] => ~NO_FANOUT~
data_b[178] => ~NO_FANOUT~
data_b[179] => ~NO_FANOUT~
data_b[180] => ~NO_FANOUT~
data_b[181] => ~NO_FANOUT~
data_b[182] => ~NO_FANOUT~
data_b[183] => ~NO_FANOUT~
data_b[184] => ~NO_FANOUT~
data_b[185] => ~NO_FANOUT~
data_b[186] => ~NO_FANOUT~
data_b[187] => ~NO_FANOUT~
data_b[188] => ~NO_FANOUT~
data_b[189] => ~NO_FANOUT~
data_b[190] => ~NO_FANOUT~
data_b[191] => ~NO_FANOUT~
data_b[192] => ~NO_FANOUT~
data_b[193] => ~NO_FANOUT~
data_b[194] => ~NO_FANOUT~
data_b[195] => ~NO_FANOUT~
data_b[196] => ~NO_FANOUT~
data_b[197] => ~NO_FANOUT~
data_b[198] => ~NO_FANOUT~
data_b[199] => ~NO_FANOUT~
data_b[200] => ~NO_FANOUT~
data_b[201] => ~NO_FANOUT~
data_b[202] => ~NO_FANOUT~
data_b[203] => ~NO_FANOUT~
data_b[204] => ~NO_FANOUT~
data_b[205] => ~NO_FANOUT~
data_b[206] => ~NO_FANOUT~
data_b[207] => ~NO_FANOUT~
data_b[208] => ~NO_FANOUT~
data_b[209] => ~NO_FANOUT~
data_b[210] => ~NO_FANOUT~
data_b[211] => ~NO_FANOUT~
data_b[212] => ~NO_FANOUT~
data_b[213] => ~NO_FANOUT~
data_b[214] => ~NO_FANOUT~
data_b[215] => ~NO_FANOUT~
data_b[216] => ~NO_FANOUT~
data_b[217] => ~NO_FANOUT~
data_b[218] => ~NO_FANOUT~
data_b[219] => ~NO_FANOUT~
data_b[220] => ~NO_FANOUT~
data_b[221] => ~NO_FANOUT~
data_b[222] => ~NO_FANOUT~
data_b[223] => ~NO_FANOUT~
address_a[0] => altsyncram_btr3:auto_generated.address_a[0]
address_a[1] => altsyncram_btr3:auto_generated.address_a[1]
address_a[2] => altsyncram_btr3:auto_generated.address_a[2]
address_a[3] => altsyncram_btr3:auto_generated.address_a[3]
address_a[4] => altsyncram_btr3:auto_generated.address_a[4]
address_a[5] => altsyncram_btr3:auto_generated.address_a[5]
address_a[6] => altsyncram_btr3:auto_generated.address_a[6]
address_a[7] => altsyncram_btr3:auto_generated.address_a[7]
address_a[8] => altsyncram_btr3:auto_generated.address_a[8]
address_b[0] => altsyncram_btr3:auto_generated.address_b[0]
address_b[1] => altsyncram_btr3:auto_generated.address_b[1]
address_b[2] => altsyncram_btr3:auto_generated.address_b[2]
address_b[3] => altsyncram_btr3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_btr3:auto_generated.clock0
clock1 => altsyncram_btr3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_b[0] <= altsyncram_btr3:auto_generated.q_b[0]
q_b[1] <= altsyncram_btr3:auto_generated.q_b[1]
q_b[2] <= altsyncram_btr3:auto_generated.q_b[2]
q_b[3] <= altsyncram_btr3:auto_generated.q_b[3]
q_b[4] <= altsyncram_btr3:auto_generated.q_b[4]
q_b[5] <= altsyncram_btr3:auto_generated.q_b[5]
q_b[6] <= altsyncram_btr3:auto_generated.q_b[6]
q_b[7] <= altsyncram_btr3:auto_generated.q_b[7]
q_b[8] <= altsyncram_btr3:auto_generated.q_b[8]
q_b[9] <= altsyncram_btr3:auto_generated.q_b[9]
q_b[10] <= altsyncram_btr3:auto_generated.q_b[10]
q_b[11] <= altsyncram_btr3:auto_generated.q_b[11]
q_b[12] <= altsyncram_btr3:auto_generated.q_b[12]
q_b[13] <= altsyncram_btr3:auto_generated.q_b[13]
q_b[14] <= altsyncram_btr3:auto_generated.q_b[14]
q_b[15] <= altsyncram_btr3:auto_generated.q_b[15]
q_b[16] <= altsyncram_btr3:auto_generated.q_b[16]
q_b[17] <= altsyncram_btr3:auto_generated.q_b[17]
q_b[18] <= altsyncram_btr3:auto_generated.q_b[18]
q_b[19] <= altsyncram_btr3:auto_generated.q_b[19]
q_b[20] <= altsyncram_btr3:auto_generated.q_b[20]
q_b[21] <= altsyncram_btr3:auto_generated.q_b[21]
q_b[22] <= altsyncram_btr3:auto_generated.q_b[22]
q_b[23] <= altsyncram_btr3:auto_generated.q_b[23]
q_b[24] <= altsyncram_btr3:auto_generated.q_b[24]
q_b[25] <= altsyncram_btr3:auto_generated.q_b[25]
q_b[26] <= altsyncram_btr3:auto_generated.q_b[26]
q_b[27] <= altsyncram_btr3:auto_generated.q_b[27]
q_b[28] <= altsyncram_btr3:auto_generated.q_b[28]
q_b[29] <= altsyncram_btr3:auto_generated.q_b[29]
q_b[30] <= altsyncram_btr3:auto_generated.q_b[30]
q_b[31] <= altsyncram_btr3:auto_generated.q_b[31]
q_b[32] <= altsyncram_btr3:auto_generated.q_b[32]
q_b[33] <= altsyncram_btr3:auto_generated.q_b[33]
q_b[34] <= altsyncram_btr3:auto_generated.q_b[34]
q_b[35] <= altsyncram_btr3:auto_generated.q_b[35]
q_b[36] <= altsyncram_btr3:auto_generated.q_b[36]
q_b[37] <= altsyncram_btr3:auto_generated.q_b[37]
q_b[38] <= altsyncram_btr3:auto_generated.q_b[38]
q_b[39] <= altsyncram_btr3:auto_generated.q_b[39]
q_b[40] <= altsyncram_btr3:auto_generated.q_b[40]
q_b[41] <= altsyncram_btr3:auto_generated.q_b[41]
q_b[42] <= altsyncram_btr3:auto_generated.q_b[42]
q_b[43] <= altsyncram_btr3:auto_generated.q_b[43]
q_b[44] <= altsyncram_btr3:auto_generated.q_b[44]
q_b[45] <= altsyncram_btr3:auto_generated.q_b[45]
q_b[46] <= altsyncram_btr3:auto_generated.q_b[46]
q_b[47] <= altsyncram_btr3:auto_generated.q_b[47]
q_b[48] <= altsyncram_btr3:auto_generated.q_b[48]
q_b[49] <= altsyncram_btr3:auto_generated.q_b[49]
q_b[50] <= altsyncram_btr3:auto_generated.q_b[50]
q_b[51] <= altsyncram_btr3:auto_generated.q_b[51]
q_b[52] <= altsyncram_btr3:auto_generated.q_b[52]
q_b[53] <= altsyncram_btr3:auto_generated.q_b[53]
q_b[54] <= altsyncram_btr3:auto_generated.q_b[54]
q_b[55] <= altsyncram_btr3:auto_generated.q_b[55]
q_b[56] <= altsyncram_btr3:auto_generated.q_b[56]
q_b[57] <= altsyncram_btr3:auto_generated.q_b[57]
q_b[58] <= altsyncram_btr3:auto_generated.q_b[58]
q_b[59] <= altsyncram_btr3:auto_generated.q_b[59]
q_b[60] <= altsyncram_btr3:auto_generated.q_b[60]
q_b[61] <= altsyncram_btr3:auto_generated.q_b[61]
q_b[62] <= altsyncram_btr3:auto_generated.q_b[62]
q_b[63] <= altsyncram_btr3:auto_generated.q_b[63]
q_b[64] <= altsyncram_btr3:auto_generated.q_b[64]
q_b[65] <= altsyncram_btr3:auto_generated.q_b[65]
q_b[66] <= altsyncram_btr3:auto_generated.q_b[66]
q_b[67] <= altsyncram_btr3:auto_generated.q_b[67]
q_b[68] <= altsyncram_btr3:auto_generated.q_b[68]
q_b[69] <= altsyncram_btr3:auto_generated.q_b[69]
q_b[70] <= altsyncram_btr3:auto_generated.q_b[70]
q_b[71] <= altsyncram_btr3:auto_generated.q_b[71]
q_b[72] <= altsyncram_btr3:auto_generated.q_b[72]
q_b[73] <= altsyncram_btr3:auto_generated.q_b[73]
q_b[74] <= altsyncram_btr3:auto_generated.q_b[74]
q_b[75] <= altsyncram_btr3:auto_generated.q_b[75]
q_b[76] <= altsyncram_btr3:auto_generated.q_b[76]
q_b[77] <= altsyncram_btr3:auto_generated.q_b[77]
q_b[78] <= altsyncram_btr3:auto_generated.q_b[78]
q_b[79] <= altsyncram_btr3:auto_generated.q_b[79]
q_b[80] <= altsyncram_btr3:auto_generated.q_b[80]
q_b[81] <= altsyncram_btr3:auto_generated.q_b[81]
q_b[82] <= altsyncram_btr3:auto_generated.q_b[82]
q_b[83] <= altsyncram_btr3:auto_generated.q_b[83]
q_b[84] <= altsyncram_btr3:auto_generated.q_b[84]
q_b[85] <= altsyncram_btr3:auto_generated.q_b[85]
q_b[86] <= altsyncram_btr3:auto_generated.q_b[86]
q_b[87] <= altsyncram_btr3:auto_generated.q_b[87]
q_b[88] <= altsyncram_btr3:auto_generated.q_b[88]
q_b[89] <= altsyncram_btr3:auto_generated.q_b[89]
q_b[90] <= altsyncram_btr3:auto_generated.q_b[90]
q_b[91] <= altsyncram_btr3:auto_generated.q_b[91]
q_b[92] <= altsyncram_btr3:auto_generated.q_b[92]
q_b[93] <= altsyncram_btr3:auto_generated.q_b[93]
q_b[94] <= altsyncram_btr3:auto_generated.q_b[94]
q_b[95] <= altsyncram_btr3:auto_generated.q_b[95]
q_b[96] <= altsyncram_btr3:auto_generated.q_b[96]
q_b[97] <= altsyncram_btr3:auto_generated.q_b[97]
q_b[98] <= altsyncram_btr3:auto_generated.q_b[98]
q_b[99] <= altsyncram_btr3:auto_generated.q_b[99]
q_b[100] <= altsyncram_btr3:auto_generated.q_b[100]
q_b[101] <= altsyncram_btr3:auto_generated.q_b[101]
q_b[102] <= altsyncram_btr3:auto_generated.q_b[102]
q_b[103] <= altsyncram_btr3:auto_generated.q_b[103]
q_b[104] <= altsyncram_btr3:auto_generated.q_b[104]
q_b[105] <= altsyncram_btr3:auto_generated.q_b[105]
q_b[106] <= altsyncram_btr3:auto_generated.q_b[106]
q_b[107] <= altsyncram_btr3:auto_generated.q_b[107]
q_b[108] <= altsyncram_btr3:auto_generated.q_b[108]
q_b[109] <= altsyncram_btr3:auto_generated.q_b[109]
q_b[110] <= altsyncram_btr3:auto_generated.q_b[110]
q_b[111] <= altsyncram_btr3:auto_generated.q_b[111]
q_b[112] <= altsyncram_btr3:auto_generated.q_b[112]
q_b[113] <= altsyncram_btr3:auto_generated.q_b[113]
q_b[114] <= altsyncram_btr3:auto_generated.q_b[114]
q_b[115] <= altsyncram_btr3:auto_generated.q_b[115]
q_b[116] <= altsyncram_btr3:auto_generated.q_b[116]
q_b[117] <= altsyncram_btr3:auto_generated.q_b[117]
q_b[118] <= altsyncram_btr3:auto_generated.q_b[118]
q_b[119] <= altsyncram_btr3:auto_generated.q_b[119]
q_b[120] <= altsyncram_btr3:auto_generated.q_b[120]
q_b[121] <= altsyncram_btr3:auto_generated.q_b[121]
q_b[122] <= altsyncram_btr3:auto_generated.q_b[122]
q_b[123] <= altsyncram_btr3:auto_generated.q_b[123]
q_b[124] <= altsyncram_btr3:auto_generated.q_b[124]
q_b[125] <= altsyncram_btr3:auto_generated.q_b[125]
q_b[126] <= altsyncram_btr3:auto_generated.q_b[126]
q_b[127] <= altsyncram_btr3:auto_generated.q_b[127]
q_b[128] <= altsyncram_btr3:auto_generated.q_b[128]
q_b[129] <= altsyncram_btr3:auto_generated.q_b[129]
q_b[130] <= altsyncram_btr3:auto_generated.q_b[130]
q_b[131] <= altsyncram_btr3:auto_generated.q_b[131]
q_b[132] <= altsyncram_btr3:auto_generated.q_b[132]
q_b[133] <= altsyncram_btr3:auto_generated.q_b[133]
q_b[134] <= altsyncram_btr3:auto_generated.q_b[134]
q_b[135] <= altsyncram_btr3:auto_generated.q_b[135]
q_b[136] <= altsyncram_btr3:auto_generated.q_b[136]
q_b[137] <= altsyncram_btr3:auto_generated.q_b[137]
q_b[138] <= altsyncram_btr3:auto_generated.q_b[138]
q_b[139] <= altsyncram_btr3:auto_generated.q_b[139]
q_b[140] <= altsyncram_btr3:auto_generated.q_b[140]
q_b[141] <= altsyncram_btr3:auto_generated.q_b[141]
q_b[142] <= altsyncram_btr3:auto_generated.q_b[142]
q_b[143] <= altsyncram_btr3:auto_generated.q_b[143]
q_b[144] <= altsyncram_btr3:auto_generated.q_b[144]
q_b[145] <= altsyncram_btr3:auto_generated.q_b[145]
q_b[146] <= altsyncram_btr3:auto_generated.q_b[146]
q_b[147] <= altsyncram_btr3:auto_generated.q_b[147]
q_b[148] <= altsyncram_btr3:auto_generated.q_b[148]
q_b[149] <= altsyncram_btr3:auto_generated.q_b[149]
q_b[150] <= altsyncram_btr3:auto_generated.q_b[150]
q_b[151] <= altsyncram_btr3:auto_generated.q_b[151]
q_b[152] <= altsyncram_btr3:auto_generated.q_b[152]
q_b[153] <= altsyncram_btr3:auto_generated.q_b[153]
q_b[154] <= altsyncram_btr3:auto_generated.q_b[154]
q_b[155] <= altsyncram_btr3:auto_generated.q_b[155]
q_b[156] <= altsyncram_btr3:auto_generated.q_b[156]
q_b[157] <= altsyncram_btr3:auto_generated.q_b[157]
q_b[158] <= altsyncram_btr3:auto_generated.q_b[158]
q_b[159] <= altsyncram_btr3:auto_generated.q_b[159]
q_b[160] <= altsyncram_btr3:auto_generated.q_b[160]
q_b[161] <= altsyncram_btr3:auto_generated.q_b[161]
q_b[162] <= altsyncram_btr3:auto_generated.q_b[162]
q_b[163] <= altsyncram_btr3:auto_generated.q_b[163]
q_b[164] <= altsyncram_btr3:auto_generated.q_b[164]
q_b[165] <= altsyncram_btr3:auto_generated.q_b[165]
q_b[166] <= altsyncram_btr3:auto_generated.q_b[166]
q_b[167] <= altsyncram_btr3:auto_generated.q_b[167]
q_b[168] <= altsyncram_btr3:auto_generated.q_b[168]
q_b[169] <= altsyncram_btr3:auto_generated.q_b[169]
q_b[170] <= altsyncram_btr3:auto_generated.q_b[170]
q_b[171] <= altsyncram_btr3:auto_generated.q_b[171]
q_b[172] <= altsyncram_btr3:auto_generated.q_b[172]
q_b[173] <= altsyncram_btr3:auto_generated.q_b[173]
q_b[174] <= altsyncram_btr3:auto_generated.q_b[174]
q_b[175] <= altsyncram_btr3:auto_generated.q_b[175]
q_b[176] <= altsyncram_btr3:auto_generated.q_b[176]
q_b[177] <= altsyncram_btr3:auto_generated.q_b[177]
q_b[178] <= altsyncram_btr3:auto_generated.q_b[178]
q_b[179] <= altsyncram_btr3:auto_generated.q_b[179]
q_b[180] <= altsyncram_btr3:auto_generated.q_b[180]
q_b[181] <= altsyncram_btr3:auto_generated.q_b[181]
q_b[182] <= altsyncram_btr3:auto_generated.q_b[182]
q_b[183] <= altsyncram_btr3:auto_generated.q_b[183]
q_b[184] <= altsyncram_btr3:auto_generated.q_b[184]
q_b[185] <= altsyncram_btr3:auto_generated.q_b[185]
q_b[186] <= altsyncram_btr3:auto_generated.q_b[186]
q_b[187] <= altsyncram_btr3:auto_generated.q_b[187]
q_b[188] <= altsyncram_btr3:auto_generated.q_b[188]
q_b[189] <= altsyncram_btr3:auto_generated.q_b[189]
q_b[190] <= altsyncram_btr3:auto_generated.q_b[190]
q_b[191] <= altsyncram_btr3:auto_generated.q_b[191]
q_b[192] <= altsyncram_btr3:auto_generated.q_b[192]
q_b[193] <= altsyncram_btr3:auto_generated.q_b[193]
q_b[194] <= altsyncram_btr3:auto_generated.q_b[194]
q_b[195] <= altsyncram_btr3:auto_generated.q_b[195]
q_b[196] <= altsyncram_btr3:auto_generated.q_b[196]
q_b[197] <= altsyncram_btr3:auto_generated.q_b[197]
q_b[198] <= altsyncram_btr3:auto_generated.q_b[198]
q_b[199] <= altsyncram_btr3:auto_generated.q_b[199]
q_b[200] <= altsyncram_btr3:auto_generated.q_b[200]
q_b[201] <= altsyncram_btr3:auto_generated.q_b[201]
q_b[202] <= altsyncram_btr3:auto_generated.q_b[202]
q_b[203] <= altsyncram_btr3:auto_generated.q_b[203]
q_b[204] <= altsyncram_btr3:auto_generated.q_b[204]
q_b[205] <= altsyncram_btr3:auto_generated.q_b[205]
q_b[206] <= altsyncram_btr3:auto_generated.q_b[206]
q_b[207] <= altsyncram_btr3:auto_generated.q_b[207]
q_b[208] <= altsyncram_btr3:auto_generated.q_b[208]
q_b[209] <= altsyncram_btr3:auto_generated.q_b[209]
q_b[210] <= altsyncram_btr3:auto_generated.q_b[210]
q_b[211] <= altsyncram_btr3:auto_generated.q_b[211]
q_b[212] <= altsyncram_btr3:auto_generated.q_b[212]
q_b[213] <= altsyncram_btr3:auto_generated.q_b[213]
q_b[214] <= altsyncram_btr3:auto_generated.q_b[214]
q_b[215] <= altsyncram_btr3:auto_generated.q_b[215]
q_b[216] <= altsyncram_btr3:auto_generated.q_b[216]
q_b[217] <= altsyncram_btr3:auto_generated.q_b[217]
q_b[218] <= altsyncram_btr3:auto_generated.q_b[218]
q_b[219] <= altsyncram_btr3:auto_generated.q_b[219]
q_b[220] <= altsyncram_btr3:auto_generated.q_b[220]
q_b[221] <= altsyncram_btr3:auto_generated.q_b[221]
q_b[222] <= altsyncram_btr3:auto_generated.q_b[222]
q_b[223] <= altsyncram_btr3:auto_generated.q_b[223]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a0.PORTBDATAOUT1
q_b[8] <= ram_block1a1.PORTBDATAOUT1
q_b[9] <= ram_block1a2.PORTBDATAOUT1
q_b[10] <= ram_block1a3.PORTBDATAOUT1
q_b[11] <= ram_block1a4.PORTBDATAOUT1
q_b[12] <= ram_block1a5.PORTBDATAOUT1
q_b[13] <= ram_block1a6.PORTBDATAOUT1
q_b[14] <= ram_block1a0.PORTBDATAOUT2
q_b[15] <= ram_block1a1.PORTBDATAOUT2
q_b[16] <= ram_block1a2.PORTBDATAOUT2
q_b[17] <= ram_block1a3.PORTBDATAOUT2
q_b[18] <= ram_block1a4.PORTBDATAOUT2
q_b[19] <= ram_block1a5.PORTBDATAOUT2
q_b[20] <= ram_block1a6.PORTBDATAOUT2
q_b[21] <= ram_block1a0.PORTBDATAOUT3
q_b[22] <= ram_block1a1.PORTBDATAOUT3
q_b[23] <= ram_block1a2.PORTBDATAOUT3
q_b[24] <= ram_block1a3.PORTBDATAOUT3
q_b[25] <= ram_block1a4.PORTBDATAOUT3
q_b[26] <= ram_block1a5.PORTBDATAOUT3
q_b[27] <= ram_block1a6.PORTBDATAOUT3
q_b[28] <= ram_block1a0.PORTBDATAOUT4
q_b[29] <= ram_block1a1.PORTBDATAOUT4
q_b[30] <= ram_block1a2.PORTBDATAOUT4
q_b[31] <= ram_block1a3.PORTBDATAOUT4
q_b[32] <= ram_block1a4.PORTBDATAOUT4
q_b[33] <= ram_block1a5.PORTBDATAOUT4
q_b[34] <= ram_block1a6.PORTBDATAOUT4
q_b[35] <= ram_block1a0.PORTBDATAOUT5
q_b[36] <= ram_block1a1.PORTBDATAOUT5
q_b[37] <= ram_block1a2.PORTBDATAOUT5
q_b[38] <= ram_block1a3.PORTBDATAOUT5
q_b[39] <= ram_block1a4.PORTBDATAOUT5
q_b[40] <= ram_block1a5.PORTBDATAOUT5
q_b[41] <= ram_block1a6.PORTBDATAOUT5
q_b[42] <= ram_block1a0.PORTBDATAOUT6
q_b[43] <= ram_block1a1.PORTBDATAOUT6
q_b[44] <= ram_block1a2.PORTBDATAOUT6
q_b[45] <= ram_block1a3.PORTBDATAOUT6
q_b[46] <= ram_block1a4.PORTBDATAOUT6
q_b[47] <= ram_block1a5.PORTBDATAOUT6
q_b[48] <= ram_block1a6.PORTBDATAOUT6
q_b[49] <= ram_block1a0.PORTBDATAOUT7
q_b[50] <= ram_block1a1.PORTBDATAOUT7
q_b[51] <= ram_block1a2.PORTBDATAOUT7
q_b[52] <= ram_block1a3.PORTBDATAOUT7
q_b[53] <= ram_block1a4.PORTBDATAOUT7
q_b[54] <= ram_block1a5.PORTBDATAOUT7
q_b[55] <= ram_block1a6.PORTBDATAOUT7
q_b[56] <= ram_block1a0.PORTBDATAOUT8
q_b[57] <= ram_block1a1.PORTBDATAOUT8
q_b[58] <= ram_block1a2.PORTBDATAOUT8
q_b[59] <= ram_block1a3.PORTBDATAOUT8
q_b[60] <= ram_block1a4.PORTBDATAOUT8
q_b[61] <= ram_block1a5.PORTBDATAOUT8
q_b[62] <= ram_block1a6.PORTBDATAOUT8
q_b[63] <= ram_block1a0.PORTBDATAOUT9
q_b[64] <= ram_block1a1.PORTBDATAOUT9
q_b[65] <= ram_block1a2.PORTBDATAOUT9
q_b[66] <= ram_block1a3.PORTBDATAOUT9
q_b[67] <= ram_block1a4.PORTBDATAOUT9
q_b[68] <= ram_block1a5.PORTBDATAOUT9
q_b[69] <= ram_block1a6.PORTBDATAOUT9
q_b[70] <= ram_block1a0.PORTBDATAOUT10
q_b[71] <= ram_block1a1.PORTBDATAOUT10
q_b[72] <= ram_block1a2.PORTBDATAOUT10
q_b[73] <= ram_block1a3.PORTBDATAOUT10
q_b[74] <= ram_block1a4.PORTBDATAOUT10
q_b[75] <= ram_block1a5.PORTBDATAOUT10
q_b[76] <= ram_block1a6.PORTBDATAOUT10
q_b[77] <= ram_block1a0.PORTBDATAOUT11
q_b[78] <= ram_block1a1.PORTBDATAOUT11
q_b[79] <= ram_block1a2.PORTBDATAOUT11
q_b[80] <= ram_block1a3.PORTBDATAOUT11
q_b[81] <= ram_block1a4.PORTBDATAOUT11
q_b[82] <= ram_block1a5.PORTBDATAOUT11
q_b[83] <= ram_block1a6.PORTBDATAOUT11
q_b[84] <= ram_block1a0.PORTBDATAOUT12
q_b[85] <= ram_block1a1.PORTBDATAOUT12
q_b[86] <= ram_block1a2.PORTBDATAOUT12
q_b[87] <= ram_block1a3.PORTBDATAOUT12
q_b[88] <= ram_block1a4.PORTBDATAOUT12
q_b[89] <= ram_block1a5.PORTBDATAOUT12
q_b[90] <= ram_block1a6.PORTBDATAOUT12
q_b[91] <= ram_block1a0.PORTBDATAOUT13
q_b[92] <= ram_block1a1.PORTBDATAOUT13
q_b[93] <= ram_block1a2.PORTBDATAOUT13
q_b[94] <= ram_block1a3.PORTBDATAOUT13
q_b[95] <= ram_block1a4.PORTBDATAOUT13
q_b[96] <= ram_block1a5.PORTBDATAOUT13
q_b[97] <= ram_block1a6.PORTBDATAOUT13
q_b[98] <= ram_block1a0.PORTBDATAOUT14
q_b[99] <= ram_block1a1.PORTBDATAOUT14
q_b[100] <= ram_block1a2.PORTBDATAOUT14
q_b[101] <= ram_block1a3.PORTBDATAOUT14
q_b[102] <= ram_block1a4.PORTBDATAOUT14
q_b[103] <= ram_block1a5.PORTBDATAOUT14
q_b[104] <= ram_block1a6.PORTBDATAOUT14
q_b[105] <= ram_block1a0.PORTBDATAOUT15
q_b[106] <= ram_block1a1.PORTBDATAOUT15
q_b[107] <= ram_block1a2.PORTBDATAOUT15
q_b[108] <= ram_block1a3.PORTBDATAOUT15
q_b[109] <= ram_block1a4.PORTBDATAOUT15
q_b[110] <= ram_block1a5.PORTBDATAOUT15
q_b[111] <= ram_block1a6.PORTBDATAOUT15
q_b[112] <= ram_block1a0.PORTBDATAOUT16
q_b[113] <= ram_block1a1.PORTBDATAOUT16
q_b[114] <= ram_block1a2.PORTBDATAOUT16
q_b[115] <= ram_block1a3.PORTBDATAOUT16
q_b[116] <= ram_block1a4.PORTBDATAOUT16
q_b[117] <= ram_block1a5.PORTBDATAOUT16
q_b[118] <= ram_block1a6.PORTBDATAOUT16
q_b[119] <= ram_block1a0.PORTBDATAOUT17
q_b[120] <= ram_block1a1.PORTBDATAOUT17
q_b[121] <= ram_block1a2.PORTBDATAOUT17
q_b[122] <= ram_block1a3.PORTBDATAOUT17
q_b[123] <= ram_block1a4.PORTBDATAOUT17
q_b[124] <= ram_block1a5.PORTBDATAOUT17
q_b[125] <= ram_block1a6.PORTBDATAOUT17
q_b[126] <= ram_block1a0.PORTBDATAOUT18
q_b[127] <= ram_block1a1.PORTBDATAOUT18
q_b[128] <= ram_block1a2.PORTBDATAOUT18
q_b[129] <= ram_block1a3.PORTBDATAOUT18
q_b[130] <= ram_block1a4.PORTBDATAOUT18
q_b[131] <= ram_block1a5.PORTBDATAOUT18
q_b[132] <= ram_block1a6.PORTBDATAOUT18
q_b[133] <= ram_block1a0.PORTBDATAOUT19
q_b[134] <= ram_block1a1.PORTBDATAOUT19
q_b[135] <= ram_block1a2.PORTBDATAOUT19
q_b[136] <= ram_block1a3.PORTBDATAOUT19
q_b[137] <= ram_block1a4.PORTBDATAOUT19
q_b[138] <= ram_block1a5.PORTBDATAOUT19
q_b[139] <= ram_block1a6.PORTBDATAOUT19
q_b[140] <= ram_block1a0.PORTBDATAOUT20
q_b[141] <= ram_block1a1.PORTBDATAOUT20
q_b[142] <= ram_block1a2.PORTBDATAOUT20
q_b[143] <= ram_block1a3.PORTBDATAOUT20
q_b[144] <= ram_block1a4.PORTBDATAOUT20
q_b[145] <= ram_block1a5.PORTBDATAOUT20
q_b[146] <= ram_block1a6.PORTBDATAOUT20
q_b[147] <= ram_block1a0.PORTBDATAOUT21
q_b[148] <= ram_block1a1.PORTBDATAOUT21
q_b[149] <= ram_block1a2.PORTBDATAOUT21
q_b[150] <= ram_block1a3.PORTBDATAOUT21
q_b[151] <= ram_block1a4.PORTBDATAOUT21
q_b[152] <= ram_block1a5.PORTBDATAOUT21
q_b[153] <= ram_block1a6.PORTBDATAOUT21
q_b[154] <= ram_block1a0.PORTBDATAOUT22
q_b[155] <= ram_block1a1.PORTBDATAOUT22
q_b[156] <= ram_block1a2.PORTBDATAOUT22
q_b[157] <= ram_block1a3.PORTBDATAOUT22
q_b[158] <= ram_block1a4.PORTBDATAOUT22
q_b[159] <= ram_block1a5.PORTBDATAOUT22
q_b[160] <= ram_block1a6.PORTBDATAOUT22
q_b[161] <= ram_block1a0.PORTBDATAOUT23
q_b[162] <= ram_block1a1.PORTBDATAOUT23
q_b[163] <= ram_block1a2.PORTBDATAOUT23
q_b[164] <= ram_block1a3.PORTBDATAOUT23
q_b[165] <= ram_block1a4.PORTBDATAOUT23
q_b[166] <= ram_block1a5.PORTBDATAOUT23
q_b[167] <= ram_block1a6.PORTBDATAOUT23
q_b[168] <= ram_block1a0.PORTBDATAOUT24
q_b[169] <= ram_block1a1.PORTBDATAOUT24
q_b[170] <= ram_block1a2.PORTBDATAOUT24
q_b[171] <= ram_block1a3.PORTBDATAOUT24
q_b[172] <= ram_block1a4.PORTBDATAOUT24
q_b[173] <= ram_block1a5.PORTBDATAOUT24
q_b[174] <= ram_block1a6.PORTBDATAOUT24
q_b[175] <= ram_block1a0.PORTBDATAOUT25
q_b[176] <= ram_block1a1.PORTBDATAOUT25
q_b[177] <= ram_block1a2.PORTBDATAOUT25
q_b[178] <= ram_block1a3.PORTBDATAOUT25
q_b[179] <= ram_block1a4.PORTBDATAOUT25
q_b[180] <= ram_block1a5.PORTBDATAOUT25
q_b[181] <= ram_block1a6.PORTBDATAOUT25
q_b[182] <= ram_block1a0.PORTBDATAOUT26
q_b[183] <= ram_block1a1.PORTBDATAOUT26
q_b[184] <= ram_block1a2.PORTBDATAOUT26
q_b[185] <= ram_block1a3.PORTBDATAOUT26
q_b[186] <= ram_block1a4.PORTBDATAOUT26
q_b[187] <= ram_block1a5.PORTBDATAOUT26
q_b[188] <= ram_block1a6.PORTBDATAOUT26
q_b[189] <= ram_block1a0.PORTBDATAOUT27
q_b[190] <= ram_block1a1.PORTBDATAOUT27
q_b[191] <= ram_block1a2.PORTBDATAOUT27
q_b[192] <= ram_block1a3.PORTBDATAOUT27
q_b[193] <= ram_block1a4.PORTBDATAOUT27
q_b[194] <= ram_block1a5.PORTBDATAOUT27
q_b[195] <= ram_block1a6.PORTBDATAOUT27
q_b[196] <= ram_block1a0.PORTBDATAOUT28
q_b[197] <= ram_block1a1.PORTBDATAOUT28
q_b[198] <= ram_block1a2.PORTBDATAOUT28
q_b[199] <= ram_block1a3.PORTBDATAOUT28
q_b[200] <= ram_block1a4.PORTBDATAOUT28
q_b[201] <= ram_block1a5.PORTBDATAOUT28
q_b[202] <= ram_block1a6.PORTBDATAOUT28
q_b[203] <= ram_block1a0.PORTBDATAOUT29
q_b[204] <= ram_block1a1.PORTBDATAOUT29
q_b[205] <= ram_block1a2.PORTBDATAOUT29
q_b[206] <= ram_block1a3.PORTBDATAOUT29
q_b[207] <= ram_block1a4.PORTBDATAOUT29
q_b[208] <= ram_block1a5.PORTBDATAOUT29
q_b[209] <= ram_block1a6.PORTBDATAOUT29
q_b[210] <= ram_block1a0.PORTBDATAOUT30
q_b[211] <= ram_block1a1.PORTBDATAOUT30
q_b[212] <= ram_block1a2.PORTBDATAOUT30
q_b[213] <= ram_block1a3.PORTBDATAOUT30
q_b[214] <= ram_block1a4.PORTBDATAOUT30
q_b[215] <= ram_block1a5.PORTBDATAOUT30
q_b[216] <= ram_block1a6.PORTBDATAOUT30
q_b[217] <= ram_block1a0.PORTBDATAOUT31
q_b[218] <= ram_block1a1.PORTBDATAOUT31
q_b[219] <= ram_block1a2.PORTBDATAOUT31
q_b[220] <= ram_block1a3.PORTBDATAOUT31
q_b[221] <= ram_block1a4.PORTBDATAOUT31
q_b[222] <= ram_block1a5.PORTBDATAOUT31
q_b[223] <= ram_block1a6.PORTBDATAOUT31
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:4:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:5:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:9:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:12:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:14:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:26:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:27:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:29:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:31:MuxPhase_inst
clk => mux_pulse~reg0.CLK
clk => end_count[0].CLK
clk => end_count[1].CLK
clk => end_count[2].CLK
clk => end_count[3].CLK
clk => end_count[4].CLK
clk => end_count[5].CLK
clk => end_count[6].CLK
clk => end_count[7].CLK
clk => s_count[0].CLK
clk => s_count[1].CLK
clk => s_count[2].CLK
clk => s_count[3].CLK
clk => s_count[4].CLK
clk => s_count[5].CLK
clk => s_count[6].CLK
clk => s_count[7].CLK
clk => s_phase[0].CLK
clk => s_phase[1].CLK
clk => s_phase[2].CLK
clk => s_phase[3].CLK
clk => s_phase[4].CLK
clk => s_phase[5].CLK
clk => s_phase[6].CLK
clk => s_phase[7].CLK
phase[0] => Add0.IN7
phase[0] => s_phase[0].DATAIN
phase[1] => Add0.IN6
phase[1] => s_phase[1].DATAIN
phase[2] => Add0.IN5
phase[2] => s_phase[2].DATAIN
phase[3] => Add0.IN4
phase[3] => s_phase[3].DATAIN
phase[4] => Add0.IN3
phase[4] => s_phase[4].DATAIN
phase[5] => Add0.IN2
phase[5] => s_phase[5].DATAIN
phase[6] => Add0.IN1
phase[6] => s_phase[6].DATAIN
amplitude[0] => Add0.IN14
amplitude[1] => Add0.IN13
amplitude[2] => Add0.IN12
amplitude[3] => Add0.IN11
amplitude[4] => Add0.IN10
amplitude[5] => Add0.IN9
amplitude[6] => Add0.IN8
count[0] => s_count[0].DATAIN
count[1] => s_count[1].DATAIN
count[2] => s_count[2].DATAIN
count[3] => s_count[3].DATAIN
count[4] => s_count[4].DATAIN
count[5] => s_count[5].DATAIN
count[6] => s_count[6].DATAIN
mux_pulse <= mux_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst
clk_8 => color_out_s[0].CLK
clk_8 => color_out_s[1].CLK
clk_8 => color_out_s[2].CLK
clk_8 => count_d1[0].CLK
clk_8 => count_d1[1].CLK
clk_8 => count_d1[2].CLK
clk_8 => count_d1[3].CLK
clk_8 => count_d1[4].CLK
clk_8 => count_d1[5].CLK
clk_8 => count_d1[6].CLK
clk_8 => count_d1[7].CLK
clk_8 => count_d1[8].CLK
clk_8 => count_d0[0].CLK
clk_8 => count_d0[1].CLK
clk_8 => count_d0[2].CLK
clk_8 => count_d0[3].CLK
clk_8 => count_d0[4].CLK
clk_8 => count_d0[5].CLK
clk_8 => count_d0[6].CLK
clk_8 => count_d0[7].CLK
clk_8 => count_d0[8].CLK
color_in[0] => LessThan0.IN9
color_in[1] => LessThan0.IN8
color_in[2] => LessThan0.IN7
color_in[3] => LessThan0.IN6
color_in[4] => LessThan0.IN5
color_in[5] => LessThan0.IN4
color_in[6] => LessThan0.IN3
color_in[7] => LessThan0.IN2
color_in[8] => LessThan0.IN1
color_in[9] => LessThan1.IN9
color_in[10] => LessThan1.IN8
color_in[11] => LessThan1.IN7
color_in[12] => LessThan1.IN6
color_in[13] => LessThan1.IN5
color_in[14] => LessThan1.IN4
color_in[15] => LessThan1.IN3
color_in[16] => LessThan1.IN2
color_in[17] => LessThan1.IN1
color_in[18] => LessThan2.IN9
color_in[19] => LessThan2.IN8
color_in[20] => LessThan2.IN7
color_in[21] => LessThan2.IN6
color_in[22] => LessThan2.IN5
color_in[23] => LessThan2.IN4
color_in[24] => LessThan2.IN3
color_in[25] => LessThan2.IN2
color_in[26] => LessThan2.IN1
count[0] => count_d0[0].DATAIN
count[1] => count_d0[1].DATAIN
count[2] => count_d0[2].DATAIN
count[3] => count_d0[3].DATAIN
count[4] => count_d0[4].DATAIN
count[5] => count_d0[5].DATAIN
count[6] => count_d0[6].DATAIN
count[7] => count_d0[7].DATAIN
count[8] => count_d0[8].DATAIN
color_out[0] <= color_out_s[0].DB_MAX_OUTPUT_PORT_TYPE
color_out[1] <= color_out_s[1].DB_MAX_OUTPUT_PORT_TYPE
color_out[2] <= color_out_s[2].DB_MAX_OUTPUT_PORT_TYPE


