<inh f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='200' c='llvm::MachineSchedStrategy'/>
<def f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='797' ll='914'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='940' c='llvm::GenericScheduler'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='940'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='943' c='_ZN4llvm16GenericSchedulerC1EPKNS_19MachineSchedContextE'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='1022' c='llvm::PostGenericScheduler'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='1022'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='1030' c='_ZN4llvm20PostGenericSchedulerC1EPKNS_19MachineSchedContextE'/>
<size>128</size>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='794'>/// Base class for GenericScheduler. This class maintains information about
/// scheduling candidates based on TargetSchedModel making it easy to implement
/// heuristics for either preRA or postRA scheduling.</doc>
<mbr r='llvm::GenericSchedulerBase::Context' o='64' t='const llvm::MachineSchedContext *'/>
<mbr r='llvm::GenericSchedulerBase::SchedModel' o='128' t='const llvm::TargetSchedModel *'/>
<mbr r='llvm::GenericSchedulerBase::TRI' o='192' t='const llvm::TargetRegisterInfo *'/>
<mbr r='llvm::GenericSchedulerBase::Rem' o='256' t='llvm::SchedRemainder'/>
<fun r='_ZN4llvm20GenericSchedulerBaseC1EPKNS_19MachineSchedContextE'/>
<fun r='_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_'/>
<fun r='_ZNK4llvm20GenericSchedulerBase19shouldReduceLatencyERKNS0_10CandPolicyERNS_13SchedBoundaryEbRj'/>
<fun r='_ZNK4llvm20GenericSchedulerBase19shouldReduceLatencyERKNS0_10CandPolicyERNS_13SchedBoundaryEbRj'/>
<fun r='_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_'/>
