1e7483542bf8 ("riscv: cpufeature: add zve32[xf] and zve64[xfd] isa detection")
bc969d6cc96a ("perf: RISC-V: Introduce Andes PMU to support perf event sampling")
ea0e0178e101 ("perf: RISC-V: Eliminate redundant interrupt enable/disable operations")
cb51bfee7f62 ("Merge patch series "riscv: hwprobe: add Zicond, Zacas and Ztso support"")
