--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml OEXP01_MUX.twx OEXP01_MUX.ncd -o OEXP01_MUX.twr
OEXP01_MUX.pcf -ucf Exp02.ucf

Design file:              OEXP01_MUX.ncd
Physical constraint file: OEXP01_MUX.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7417 paths analyzed, 886 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.395ns.
--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_16 (SLICE_X46Y50.A1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/MM2/buffer_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.012ns (Levels of Logic = 2)
  Clock Path Skew:      -0.348ns (1.173 - 1.521)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/MM2/buffer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y41.AQ      Tcko                  0.308   rst
                                                       U9/rst
    SLICE_X22Y57.D1      net (fanout=43)       2.976   rst
    SLICE_X22Y57.CMUX    Topdc                 0.286   U6/MM2/_n0075_inv_bdd3
                                                       U6/MM2/_n0103_inv12_F
                                                       U6/MM2/_n0103_inv12
    SLICE_X46Y50.A1      net (fanout=64)       1.460   U6/MM2/_n0103_inv
    SLICE_X46Y50.CLK     Tas                  -0.018   U6/MM2/buffer<18>
                                                       U6/MM2/buffer_16_rstpot
                                                       U6/MM2/buffer_16
    -------------------------------------------------  ---------------------------
    Total                                      5.012ns (0.576ns logic, 4.436ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/MM2/buffer_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.005ns (Levels of Logic = 2)
  Clock Path Skew:      -0.348ns (1.173 - 1.521)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/MM2/buffer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y41.AQ      Tcko                  0.308   rst
                                                       U9/rst
    SLICE_X22Y57.C1      net (fanout=43)       2.965   rst
    SLICE_X22Y57.CMUX    Tilo                  0.290   U6/MM2/_n0075_inv_bdd3
                                                       U6/MM2/_n0103_inv12_G
                                                       U6/MM2/_n0103_inv12
    SLICE_X46Y50.A1      net (fanout=64)       1.460   U6/MM2/_n0103_inv
    SLICE_X46Y50.CLK     Tas                  -0.018   U6/MM2/buffer<18>
                                                       U6/MM2/buffer_16_rstpot
                                                       U6/MM2/buffer_16
    -------------------------------------------------  ---------------------------
    Total                                      5.005ns (0.580ns logic, 4.425ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/MM2/shift_count_0 (FF)
  Destination:          U6/MM2/buffer_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.662 - 0.740)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/MM2/shift_count_0 to U6/MM2/buffer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y58.BQ      Tcko                  0.269   U6/MM2/shift_count<2>
                                                       U6/MM2/shift_count_0
    SLICE_X22Y57.B2      net (fanout=6)        0.592   U6/MM2/shift_count<0>
    SLICE_X22Y57.B       Tilo                  0.053   U6/MM2/_n0075_inv_bdd3
                                                       U6/MM2/_n0075_inv31
    SLICE_X22Y57.C6      net (fanout=1)        0.135   U6/MM2/_n0075_inv_bdd3
    SLICE_X22Y57.CMUX    Tilo                  0.290   U6/MM2/_n0075_inv_bdd3
                                                       U6/MM2/_n0103_inv12_G
                                                       U6/MM2/_n0103_inv12
    SLICE_X46Y50.A1      net (fanout=64)       1.460   U6/MM2/_n0103_inv
    SLICE_X46Y50.CLK     Tas                  -0.018   U6/MM2/buffer<18>
                                                       U6/MM2/buffer_16_rstpot
                                                       U6/MM2/buffer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (0.594ns logic, 2.187ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_18 (SLICE_X46Y50.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/MM2/buffer_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.005ns (Levels of Logic = 2)
  Clock Path Skew:      -0.348ns (1.173 - 1.521)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/MM2/buffer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y41.AQ      Tcko                  0.308   rst
                                                       U9/rst
    SLICE_X22Y57.D1      net (fanout=43)       2.976   rst
    SLICE_X22Y57.CMUX    Topdc                 0.286   U6/MM2/_n0075_inv_bdd3
                                                       U6/MM2/_n0103_inv12_F
                                                       U6/MM2/_n0103_inv12
    SLICE_X46Y50.D2      net (fanout=64)       1.455   U6/MM2/_n0103_inv
    SLICE_X46Y50.CLK     Tas                  -0.020   U6/MM2/buffer<18>
                                                       U6/MM2/buffer_18_rstpot
                                                       U6/MM2/buffer_18
    -------------------------------------------------  ---------------------------
    Total                                      5.005ns (0.574ns logic, 4.431ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/MM2/buffer_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.998ns (Levels of Logic = 2)
  Clock Path Skew:      -0.348ns (1.173 - 1.521)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/MM2/buffer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y41.AQ      Tcko                  0.308   rst
                                                       U9/rst
    SLICE_X22Y57.C1      net (fanout=43)       2.965   rst
    SLICE_X22Y57.CMUX    Tilo                  0.290   U6/MM2/_n0075_inv_bdd3
                                                       U6/MM2/_n0103_inv12_G
                                                       U6/MM2/_n0103_inv12
    SLICE_X46Y50.D2      net (fanout=64)       1.455   U6/MM2/_n0103_inv
    SLICE_X46Y50.CLK     Tas                  -0.020   U6/MM2/buffer<18>
                                                       U6/MM2/buffer_18_rstpot
                                                       U6/MM2/buffer_18
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (0.578ns logic, 4.420ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/MM2/shift_count_0 (FF)
  Destination:          U6/MM2/buffer_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.774ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.662 - 0.740)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/MM2/shift_count_0 to U6/MM2/buffer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y58.BQ      Tcko                  0.269   U6/MM2/shift_count<2>
                                                       U6/MM2/shift_count_0
    SLICE_X22Y57.B2      net (fanout=6)        0.592   U6/MM2/shift_count<0>
    SLICE_X22Y57.B       Tilo                  0.053   U6/MM2/_n0075_inv_bdd3
                                                       U6/MM2/_n0075_inv31
    SLICE_X22Y57.C6      net (fanout=1)        0.135   U6/MM2/_n0075_inv_bdd3
    SLICE_X22Y57.CMUX    Tilo                  0.290   U6/MM2/_n0075_inv_bdd3
                                                       U6/MM2/_n0103_inv12_G
                                                       U6/MM2/_n0103_inv12
    SLICE_X46Y50.D2      net (fanout=64)       1.455   U6/MM2/_n0103_inv
    SLICE_X46Y50.CLK     Tas                  -0.020   U6/MM2/buffer<18>
                                                       U6/MM2/buffer_18_rstpot
                                                       U6/MM2/buffer_18
    -------------------------------------------------  ---------------------------
    Total                                      2.774ns (0.592ns logic, 2.182ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_17 (SLICE_X46Y50.C2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/MM2/buffer_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.995ns (Levels of Logic = 2)
  Clock Path Skew:      -0.348ns (1.173 - 1.521)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/MM2/buffer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y41.AQ      Tcko                  0.308   rst
                                                       U9/rst
    SLICE_X22Y57.D1      net (fanout=43)       2.976   rst
    SLICE_X22Y57.CMUX    Topdc                 0.286   U6/MM2/_n0075_inv_bdd3
                                                       U6/MM2/_n0103_inv12_F
                                                       U6/MM2/_n0103_inv12
    SLICE_X46Y50.C2      net (fanout=64)       1.445   U6/MM2/_n0103_inv
    SLICE_X46Y50.CLK     Tas                  -0.020   U6/MM2/buffer<18>
                                                       U6/MM2/buffer_17_rstpot
                                                       U6/MM2/buffer_17
    -------------------------------------------------  ---------------------------
    Total                                      4.995ns (0.574ns logic, 4.421ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/MM2/buffer_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.988ns (Levels of Logic = 2)
  Clock Path Skew:      -0.348ns (1.173 - 1.521)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/MM2/buffer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y41.AQ      Tcko                  0.308   rst
                                                       U9/rst
    SLICE_X22Y57.C1      net (fanout=43)       2.965   rst
    SLICE_X22Y57.CMUX    Tilo                  0.290   U6/MM2/_n0075_inv_bdd3
                                                       U6/MM2/_n0103_inv12_G
                                                       U6/MM2/_n0103_inv12
    SLICE_X46Y50.C2      net (fanout=64)       1.445   U6/MM2/_n0103_inv
    SLICE_X46Y50.CLK     Tas                  -0.020   U6/MM2/buffer<18>
                                                       U6/MM2/buffer_17_rstpot
                                                       U6/MM2/buffer_17
    -------------------------------------------------  ---------------------------
    Total                                      4.988ns (0.578ns logic, 4.410ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/MM2/shift_count_0 (FF)
  Destination:          U6/MM2/buffer_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.764ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.662 - 0.740)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/MM2/shift_count_0 to U6/MM2/buffer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y58.BQ      Tcko                  0.269   U6/MM2/shift_count<2>
                                                       U6/MM2/shift_count_0
    SLICE_X22Y57.B2      net (fanout=6)        0.592   U6/MM2/shift_count<0>
    SLICE_X22Y57.B       Tilo                  0.053   U6/MM2/_n0075_inv_bdd3
                                                       U6/MM2/_n0075_inv31
    SLICE_X22Y57.C6      net (fanout=1)        0.135   U6/MM2/_n0075_inv_bdd3
    SLICE_X22Y57.CMUX    Tilo                  0.290   U6/MM2/_n0075_inv_bdd3
                                                       U6/MM2/_n0103_inv12_G
                                                       U6/MM2/_n0103_inv12
    SLICE_X46Y50.C2      net (fanout=64)       1.445   U6/MM2/_n0103_inv
    SLICE_X46Y50.CLK     Tas                  -0.020   U6/MM2/buffer<18>
                                                       U6/MM2/buffer_17_rstpot
                                                       U6/MM2/buffer_17
    -------------------------------------------------  ---------------------------
    Total                                      2.764ns (0.592ns logic, 2.172ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_15 (SLICE_X47Y48.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/MM2/buffer_16 (FF)
  Destination:          U6/MM2/buffer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.753 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/MM2/buffer_16 to U6/MM2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y50.AQ      Tcko                  0.118   U6/MM2/buffer<18>
                                                       U6/MM2/buffer_16
    SLICE_X47Y48.D1      net (fanout=2)        0.248   U6/MM2/buffer<16>
    SLICE_X47Y48.CLK     Tah         (-Th)     0.033   U6/MM2/buffer<15>
                                                       U6/MM2/buffer_15_rstpot
                                                       U6/MM2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.085ns logic, 0.248ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_7 (SLICE_X45Y48.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/MM2/buffer_8 (FF)
  Destination:          U6/MM2/buffer_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.753 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/MM2/buffer_8 to U6/MM2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y51.AQ      Tcko                  0.118   U6/MM2/buffer<10>
                                                       U6/MM2/buffer_8
    SLICE_X45Y48.C1      net (fanout=2)        0.291   U6/MM2/buffer<8>
    SLICE_X45Y48.CLK     Tah         (-Th)     0.033   U6/MM2/buffer<7>
                                                       U6/MM2/buffer_7_rstpot
                                                       U6/MM2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.085ns logic, 0.291ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_45 (SLICE_X42Y43.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/MM2/buffer_46 (FF)
  Destination:          U6/MM2/buffer_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.328 - 0.298)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/MM2/buffer_46 to U6/MM2/buffer_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.100   U6/MM2/buffer<47>
                                                       U6/MM2/buffer_46
    SLICE_X42Y43.C6      net (fanout=2)        0.118   U6/MM2/buffer<46>
    SLICE_X42Y43.CLK     Tah         (-Th)     0.059   U6/MM2/buffer<45>
                                                       U6/MM2/buffer_45_rstpot
                                                       U6/MM2/buffer_45
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.041ns logic, 0.118ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: U8/clkdiv<3>/SR
  Logical resource: U8/clkdiv_0/SR
  Location pin: SLICE_X40Y56.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: U8/clkdiv<3>/SR
  Logical resource: U8/clkdiv_1/SR
  Location pin: SLICE_X40Y56.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.395|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7417 paths, 0 nets, and 1836 connections

Design statistics:
   Minimum period:   5.395ns{1}   (Maximum frequency: 185.357MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 20 18:03:41 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5102 MB



