# DDR1-SDRAM-Controller-Functional-Design
JEDEC DDR1 Functional Controller in SystemVerilog with timing FSM, burst datapath, and auto-precharge handling.
