Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: S-2021.06-SP3
Date   : Thu Nov 24 20:00:26 2022
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: next_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: current_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  next_state_reg[0]/CK (DFF_X1)          0.0000     0.0000 r
  next_state_reg[0]/Q (DFF_X1)           0.0536     0.0536 r
  current_state_reg[0]/D (DFFR_X1)       0.0000     0.0536 r
  data arrival time                                 0.0536

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  current_state_reg[0]/CK (DFFR_X1)      0.0000     0.0500 r
  library hold time                     -0.0087     0.0413
  data required time                                0.0413
  -----------------------------------------------------------
  data required time                                0.0413
  data arrival time                                -0.0536
  -----------------------------------------------------------
  slack (MET)                                       0.0123


1
