vendor_name = ModelSim
source_file = 1, D:/LearnNote/collegeNote/test_all/test3/simulation/qsim/project.sim.vwf
source_file = 1, D:/LearnNote/collegeNote/test_all/test3/project.vhd
source_file = 1, D:/LearnNote/collegeNote/test_all/test3/simulation/Waveform.vwf
source_file = 1, D:/LearnNote/collegeNote/test_all/test3/db/project.cbx.xml
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = counter
instance = comp, enable_ainput, enable~input, counter, 1
instance = comp, count_result_a0_a_aoutput, count_result[0]~output, counter, 1
instance = comp, count_result_a1_a_aoutput, count_result[1]~output, counter, 1
instance = comp, count_result_a2_a_aoutput, count_result[2]~output, counter, 1
instance = comp, count_result_a3_a_aoutput, count_result[3]~output, counter, 1
instance = comp, carry_aoutput, carry~output, counter, 1
instance = comp, clock_ainput, clock~input, counter, 1
instance = comp, clock_ainputclkctrl, clock~inputclkctrl, counter, 1
instance = comp, temp_a0_a_a0, temp[0]~0, counter, 1
instance = comp, reset_ainput, reset~input, counter, 1
instance = comp, reset_ainputclkctrl, reset~inputclkctrl, counter, 1
instance = comp, temp_a0_a, temp[0], counter, 1
instance = comp, temp_a1_a_a1, temp[1]~1, counter, 1
instance = comp, temp_a1_a, temp[1], counter, 1
instance = comp, temp_a2_a_a2, temp[2]~2, counter, 1
instance = comp, temp_a2_a, temp[2], counter, 1
instance = comp, temp_a3_a_a3, temp[3]~3, counter, 1
instance = comp, temp_a3_a_a4, temp[3]~4, counter, 1
instance = comp, temp_a3_a, temp[3], counter, 1
instance = comp, Equal0_a0, Equal0~0, counter, 1
