Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jan 20 15:46:48 2022
| Host         : tony-MJ running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (122)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (122)
--------------------------------
 There are 122 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.180        0.000                      0                  639        0.043        0.000                      0                  639        3.000        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK_I                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          9.180        0.000                      0                  639        0.207        0.000                      0                  639       19.363        0.000                       0                   123  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        9.196        0.000                      0                  639        0.207        0.000                      0                  639       19.363        0.000                       0                   123  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.180        0.000                      0                  639        0.043        0.000                      0                  639  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.180        0.000                      0                  639        0.043        0.000                      0                  639  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_9/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 4.133ns (41.721%)  route 5.773ns (58.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.375 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.951     8.134    mem_instance/temp_output1_n_90
    SLICE_X8Y62          LUT1 (Prop_lut1_I0_O)        0.124     8.258 r  mem_instance/temp_output_reg_0_9_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.823     9.081    mem_instance/temp_output_reg_0_9_ENARDEN_cooolgate_en_sig_12
    RAMB36_X0Y14         RAMB36E1                                     r  mem_instance/temp_output_reg_0_9/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.464    18.375    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y14         RAMB36E1                                     r  mem_instance/temp_output_reg_0_9/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.868    
                         clock uncertainty           -0.164    18.704    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.261    mem_instance/temp_output_reg_0_9
  -------------------------------------------------------------------
                         required time                         18.261    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.202ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_3/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.696ns  (logic 4.159ns (42.895%)  route 5.537ns (57.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 18.390 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.599     7.783    mem_instance/temp_output1_n_90
    SLICE_X8Y82          LUT1 (Prop_lut1_I0_O)        0.150     7.933 r  mem_instance/temp_output_reg_0_3_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.938     8.870    mem_instance/temp_output_reg_0_3_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y18         RAMB36E1                                     r  mem_instance/temp_output_reg_0_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.479    18.390    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y18         RAMB36E1                                     r  mem_instance/temp_output_reg_0_3/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.883    
                         clock uncertainty           -0.164    18.719    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    18.072    mem_instance/temp_output_reg_0_3
  -------------------------------------------------------------------
                         required time                         18.072    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  9.202    

Slack (MET) :             9.248ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_0/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 4.157ns (43.104%)  route 5.487ns (56.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.385 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.951     8.134    mem_instance/temp_output1_n_90
    SLICE_X8Y62          LUT1 (Prop_lut1_I0_O)        0.148     8.282 r  mem_instance/temp_output_reg_0_0_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.536     8.819    mem_instance/temp_output_reg_0_0_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.474    18.385    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.878    
                         clock uncertainty           -0.164    18.714    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    18.067    mem_instance/temp_output_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.067    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  9.248    

Slack (MET) :             10.014ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_0/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 4.009ns (44.745%)  route 4.951ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.385 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[6]
                         net (fo=24, routed)          4.951     8.134    mem_instance/temp_output1_n_99
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.474    18.385    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.878    
                         clock uncertainty           -0.164    18.714    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.148    mem_instance/temp_output_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.148    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 10.014    

Slack (MET) :             10.020ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_10/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 4.133ns (45.544%)  route 4.942ns (54.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.383 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.599     7.783    mem_instance/temp_output1_n_90
    SLICE_X8Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  mem_instance/temp_output_reg_0_10_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.343     8.249    mem_instance/temp_output_reg_0_10_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y16         RAMB36E1                                     r  mem_instance/temp_output_reg_0_10/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.472    18.383    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y16         RAMB36E1                                     r  mem_instance/temp_output_reg_0_10/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.876    
                         clock uncertainty           -0.164    18.712    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.269    mem_instance/temp_output_reg_0_10
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 10.020    

Slack (MET) :             10.116ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_6/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 4.159ns (46.962%)  route 4.697ns (53.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.391 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.046     7.230    mem_instance/temp_output1_n_90
    SLICE_X48Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.380 r  mem_instance/temp_output_reg_0_6_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.651     8.031    mem_instance/temp_output_reg_0_6_ENARDEN_cooolgate_en_sig_9
    RAMB36_X1Y10         RAMB36E1                                     r  mem_instance/temp_output_reg_0_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.480    18.391    mem_instance/temp_output_reg_1_11_0
    RAMB36_X1Y10         RAMB36E1                                     r  mem_instance/temp_output_reg_0_6/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.564    18.955    
                         clock uncertainty           -0.164    18.791    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    18.146    mem_instance/temp_output_reg_0_6
  -------------------------------------------------------------------
                         required time                         18.146    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                 10.116    

Slack (MET) :             10.178ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_1_3/ADDRARDADDR[15]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 4.009ns (45.285%)  route 4.844ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.391 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.844     8.027    mem_instance/temp_output1_n_90
    RAMB36_X0Y19         RAMB36E1                                     r  mem_instance/temp_output_reg_1_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.480    18.391    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y19         RAMB36E1                                     r  mem_instance/temp_output_reg_1_3/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.884    
                         clock uncertainty           -0.164    18.720    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    18.205    mem_instance/temp_output_reg_1_3
  -------------------------------------------------------------------
                         required time                         18.205    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 10.178    

Slack (MET) :             10.311ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_11/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 4.133ns (46.657%)  route 4.725ns (53.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.386 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.046     7.230    mem_instance/temp_output1_n_90
    SLICE_X48Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.354 r  mem_instance/temp_output_reg_0_11_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.679     8.033    mem_instance/temp_output_reg_0_11_ENARDEN_cooolgate_en_sig_4
    RAMB36_X1Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_11/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.475    18.386    mem_instance/temp_output_reg_1_11_0
    RAMB36_X1Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_11/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.564    18.950    
                         clock uncertainty           -0.164    18.786    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.343    mem_instance/temp_output_reg_0_11
  -------------------------------------------------------------------
                         required time                         18.343    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                 10.311    

Slack (MET) :             10.347ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_1_0/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 4.009ns (46.499%)  route 4.613ns (53.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.380 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[6]
                         net (fo=24, routed)          4.613     7.796    mem_instance/temp_output1_n_99
    RAMB36_X0Y13         RAMB36E1                                     r  mem_instance/temp_output_reg_1_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.469    18.380    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y13         RAMB36E1                                     r  mem_instance/temp_output_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.873    
                         clock uncertainty           -0.164    18.709    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.143    mem_instance/temp_output_reg_1_0
  -------------------------------------------------------------------
                         required time                         18.143    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                 10.347    

Slack (MET) :             10.358ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_0/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 4.009ns (46.535%)  route 4.606ns (53.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.385 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[14]
                         net (fo=24, routed)          4.606     7.790    mem_instance/temp_output1_n_91
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.474    18.385    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.878    
                         clock uncertainty           -0.164    18.714    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    18.148    mem_instance/temp_output_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.148    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                 10.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 box_x_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_x_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.316%)  route 0.098ns (27.684%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X53Y87         FDRE                                         r  box_x_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  box_x_dir_reg/Q
                         net (fo=3, routed)           0.098    -0.349    box_x_dir_reg_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.045    -0.304 r  box_x_reg[5]_i_5/O
                         net (fo=1, routed)           0.000    -0.304    box_x_reg[5]_i_5_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.234 r  box_x_reg_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.234    box_x_reg_reg[5]_i_1_n_7
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828    -0.826    pxl_clk
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[8]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.134    -0.441    box_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 box_x_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.284ns (74.345%)  route 0.098ns (25.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X53Y87         FDRE                                         r  box_x_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  box_x_dir_reg/Q
                         net (fo=3, routed)           0.098    -0.349    box_x_dir_reg_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.143    -0.206 r  box_x_reg_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.206    box_x_reg_reg[5]_i_1_n_6
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828    -0.826    pxl_clk
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.134    -0.441    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.427%)  route 0.156ns (45.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X49Y87         FDRE                                         r  h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  h_cntr_reg_reg[0]/Q
                         net (fo=9, routed)           0.156    -0.291    h_cntr_reg_reg[0]
    SLICE_X49Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.246    h_sync_reg_i_1_n_0
    SLICE_X49Y86         FDRE                                         r  h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.828    pxl_clk
    SLICE_X49Y86         FDRE                                         r  h_sync_reg_reg/C
                         clock pessimism              0.254    -0.574    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.091    -0.483    h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.202%)  route 0.170ns (44.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  h_cntr_reg_reg[9]/Q
                         net (fo=14, routed)          0.170    -0.256    h_cntr_reg_reg[9]
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.045    -0.211 r  h_cntr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    plusOp[4]
    SLICE_X50Y86         FDRE                                         r  h_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.827    pxl_clk
    SLICE_X50Y86         FDRE                                         r  h_cntr_reg_reg[4]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120    -0.454    h_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.281%)  route 0.201ns (58.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X49Y86         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.201    -0.248    h_sync_reg
    SLICE_X48Y91         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.831    -0.824    pxl_clk
    SLICE_X48Y91         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.254    -0.570    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.070    -0.500    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_cntr_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X55Y86         FDRE                                         r  box_cntr_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  box_cntr_reg_reg[19]/Q
                         net (fo=2, routed)           0.118    -0.330    box_cntr_reg_reg[19]
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.222 r  box_cntr_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.222    box_cntr_reg_reg[16]_i_1_n_4
    SLICE_X55Y86         FDRE                                         r  box_cntr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.827    pxl_clk
    SLICE_X55Y86         FDRE                                         r  box_cntr_reg_reg[19]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.105    -0.484    box_cntr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_cntr_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X55Y87         FDRE                                         r  box_cntr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  box_cntr_reg_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.329    box_cntr_reg_reg[23]
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  box_cntr_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    box_cntr_reg_reg[20]_i_1_n_4
    SLICE_X55Y87         FDRE                                         r  box_cntr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828    -0.826    pxl_clk
    SLICE_X55Y87         FDRE                                         r  box_cntr_reg_reg[23]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X55Y87         FDRE (Hold_fdre_C_D)         0.105    -0.483    box_cntr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.432%)  route 0.169ns (47.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.562    -0.585    pxl_clk
    SLICE_X57Y89         FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  v_cntr_reg_reg[3]/Q
                         net (fo=14, routed)          0.169    -0.275    v_cntr_reg_reg[3]
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.230 r  v_cntr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    plusOp__0[3]
    SLICE_X57Y89         FDRE                                         r  v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.831    -0.824    pxl_clk
    SLICE_X57Y89         FDRE                                         r  v_cntr_reg_reg[3]/C
                         clock pessimism              0.239    -0.585    
    SLICE_X57Y89         FDRE (Hold_fdre_C_D)         0.092    -0.493    v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X55Y84         FDRE                                         r  box_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  box_cntr_reg_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.329    box_cntr_reg_reg[11]
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  box_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    box_cntr_reg_reg[8]_i_1_n_4
    SLICE_X55Y84         FDRE                                         r  box_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.828    pxl_clk
    SLICE_X55Y84         FDRE                                         r  box_cntr_reg_reg[11]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.105    -0.484    box_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  h_cntr_reg_reg[5]/Q
                         net (fo=10, routed)          0.175    -0.250    h_cntr_reg_reg[5]
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.205 r  h_cntr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    plusOp[5]
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.827    pxl_clk
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[5]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.120    -0.469    h_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y12     mem_instance/temp_output_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y18     mem_instance/temp_output_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y10     mem_instance/temp_output_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y13     mem_instance/temp_output_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y19     mem_instance/temp_output_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y11     mem_instance/temp_output_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y18     mem_instance/temp_output_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y15     mem_instance/temp_output_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y17     mem_instance/temp_output_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y19     mem_instance/temp_output_reg_1_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y82     box_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y84     box_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y84     box_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X56Y89     mem_v_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y86     box_cntr_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y86     box_cntr_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y82     box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y84     box_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y84     box_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X56Y89     mem_v_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y86     box_cntr_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y86     box_cntr_reg_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.196ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_9/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 4.133ns (41.721%)  route 5.773ns (58.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.375 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.951     8.134    mem_instance/temp_output1_n_90
    SLICE_X8Y62          LUT1 (Prop_lut1_I0_O)        0.124     8.258 r  mem_instance/temp_output_reg_0_9_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.823     9.081    mem_instance/temp_output_reg_0_9_ENARDEN_cooolgate_en_sig_12
    RAMB36_X0Y14         RAMB36E1                                     r  mem_instance/temp_output_reg_0_9/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.464    18.375    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y14         RAMB36E1                                     r  mem_instance/temp_output_reg_0_9/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.868    
                         clock uncertainty           -0.148    18.720    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.277    mem_instance/temp_output_reg_0_9
  -------------------------------------------------------------------
                         required time                         18.277    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  9.196    

Slack (MET) :             9.218ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_3/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.696ns  (logic 4.159ns (42.895%)  route 5.537ns (57.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 18.390 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.599     7.783    mem_instance/temp_output1_n_90
    SLICE_X8Y82          LUT1 (Prop_lut1_I0_O)        0.150     7.933 r  mem_instance/temp_output_reg_0_3_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.938     8.870    mem_instance/temp_output_reg_0_3_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y18         RAMB36E1                                     r  mem_instance/temp_output_reg_0_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.479    18.390    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y18         RAMB36E1                                     r  mem_instance/temp_output_reg_0_3/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.883    
                         clock uncertainty           -0.148    18.735    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    18.088    mem_instance/temp_output_reg_0_3
  -------------------------------------------------------------------
                         required time                         18.088    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  9.218    

Slack (MET) :             9.264ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_0/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 4.157ns (43.104%)  route 5.487ns (56.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.385 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.951     8.134    mem_instance/temp_output1_n_90
    SLICE_X8Y62          LUT1 (Prop_lut1_I0_O)        0.148     8.282 r  mem_instance/temp_output_reg_0_0_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.536     8.819    mem_instance/temp_output_reg_0_0_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.474    18.385    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.878    
                         clock uncertainty           -0.148    18.730    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    18.083    mem_instance/temp_output_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.083    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  9.264    

Slack (MET) :             10.030ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_0/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 4.009ns (44.745%)  route 4.951ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.385 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[6]
                         net (fo=24, routed)          4.951     8.134    mem_instance/temp_output1_n_99
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.474    18.385    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.878    
                         clock uncertainty           -0.148    18.730    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.164    mem_instance/temp_output_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.164    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 10.030    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_10/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 4.133ns (45.544%)  route 4.942ns (54.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.383 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.599     7.783    mem_instance/temp_output1_n_90
    SLICE_X8Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  mem_instance/temp_output_reg_0_10_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.343     8.249    mem_instance/temp_output_reg_0_10_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y16         RAMB36E1                                     r  mem_instance/temp_output_reg_0_10/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.472    18.383    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y16         RAMB36E1                                     r  mem_instance/temp_output_reg_0_10/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.876    
                         clock uncertainty           -0.148    18.728    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.285    mem_instance/temp_output_reg_0_10
  -------------------------------------------------------------------
                         required time                         18.285    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.132ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_6/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 4.159ns (46.962%)  route 4.697ns (53.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.391 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.046     7.230    mem_instance/temp_output1_n_90
    SLICE_X48Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.380 r  mem_instance/temp_output_reg_0_6_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.651     8.031    mem_instance/temp_output_reg_0_6_ENARDEN_cooolgate_en_sig_9
    RAMB36_X1Y10         RAMB36E1                                     r  mem_instance/temp_output_reg_0_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.480    18.391    mem_instance/temp_output_reg_1_11_0
    RAMB36_X1Y10         RAMB36E1                                     r  mem_instance/temp_output_reg_0_6/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.564    18.955    
                         clock uncertainty           -0.148    18.807    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    18.162    mem_instance/temp_output_reg_0_6
  -------------------------------------------------------------------
                         required time                         18.162    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                 10.132    

Slack (MET) :             10.194ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_1_3/ADDRARDADDR[15]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 4.009ns (45.285%)  route 4.844ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.391 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.844     8.027    mem_instance/temp_output1_n_90
    RAMB36_X0Y19         RAMB36E1                                     r  mem_instance/temp_output_reg_1_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.480    18.391    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y19         RAMB36E1                                     r  mem_instance/temp_output_reg_1_3/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.884    
                         clock uncertainty           -0.148    18.736    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    18.221    mem_instance/temp_output_reg_1_3
  -------------------------------------------------------------------
                         required time                         18.221    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 10.194    

Slack (MET) :             10.326ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_11/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 4.133ns (46.657%)  route 4.725ns (53.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.386 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.046     7.230    mem_instance/temp_output1_n_90
    SLICE_X48Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.354 r  mem_instance/temp_output_reg_0_11_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.679     8.033    mem_instance/temp_output_reg_0_11_ENARDEN_cooolgate_en_sig_4
    RAMB36_X1Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_11/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.475    18.386    mem_instance/temp_output_reg_1_11_0
    RAMB36_X1Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_11/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.564    18.950    
                         clock uncertainty           -0.148    18.802    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.359    mem_instance/temp_output_reg_0_11
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                 10.326    

Slack (MET) :             10.363ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_1_0/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 4.009ns (46.499%)  route 4.613ns (53.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.380 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[6]
                         net (fo=24, routed)          4.613     7.796    mem_instance/temp_output1_n_99
    RAMB36_X0Y13         RAMB36E1                                     r  mem_instance/temp_output_reg_1_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.469    18.380    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y13         RAMB36E1                                     r  mem_instance/temp_output_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.873    
                         clock uncertainty           -0.148    18.725    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.159    mem_instance/temp_output_reg_1_0
  -------------------------------------------------------------------
                         required time                         18.159    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                 10.363    

Slack (MET) :             10.374ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_0/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 4.009ns (46.535%)  route 4.606ns (53.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.385 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[14]
                         net (fo=24, routed)          4.606     7.790    mem_instance/temp_output1_n_91
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.474    18.385    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.878    
                         clock uncertainty           -0.148    18.730    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    18.164    mem_instance/temp_output_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.164    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                 10.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 box_x_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_x_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.316%)  route 0.098ns (27.684%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X53Y87         FDRE                                         r  box_x_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  box_x_dir_reg/Q
                         net (fo=3, routed)           0.098    -0.349    box_x_dir_reg_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.045    -0.304 r  box_x_reg[5]_i_5/O
                         net (fo=1, routed)           0.000    -0.304    box_x_reg[5]_i_5_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.234 r  box_x_reg_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.234    box_x_reg_reg[5]_i_1_n_7
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828    -0.826    pxl_clk
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[8]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.134    -0.441    box_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 box_x_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.284ns (74.345%)  route 0.098ns (25.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X53Y87         FDRE                                         r  box_x_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  box_x_dir_reg/Q
                         net (fo=3, routed)           0.098    -0.349    box_x_dir_reg_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.143    -0.206 r  box_x_reg_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.206    box_x_reg_reg[5]_i_1_n_6
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828    -0.826    pxl_clk
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.134    -0.441    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.427%)  route 0.156ns (45.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X49Y87         FDRE                                         r  h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  h_cntr_reg_reg[0]/Q
                         net (fo=9, routed)           0.156    -0.291    h_cntr_reg_reg[0]
    SLICE_X49Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.246    h_sync_reg_i_1_n_0
    SLICE_X49Y86         FDRE                                         r  h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.828    pxl_clk
    SLICE_X49Y86         FDRE                                         r  h_sync_reg_reg/C
                         clock pessimism              0.254    -0.574    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.091    -0.483    h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.202%)  route 0.170ns (44.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  h_cntr_reg_reg[9]/Q
                         net (fo=14, routed)          0.170    -0.256    h_cntr_reg_reg[9]
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.045    -0.211 r  h_cntr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    plusOp[4]
    SLICE_X50Y86         FDRE                                         r  h_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.827    pxl_clk
    SLICE_X50Y86         FDRE                                         r  h_cntr_reg_reg[4]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120    -0.454    h_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.281%)  route 0.201ns (58.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X49Y86         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.201    -0.248    h_sync_reg
    SLICE_X48Y91         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.831    -0.824    pxl_clk
    SLICE_X48Y91         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.254    -0.570    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.070    -0.500    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_cntr_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X55Y86         FDRE                                         r  box_cntr_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  box_cntr_reg_reg[19]/Q
                         net (fo=2, routed)           0.118    -0.330    box_cntr_reg_reg[19]
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.222 r  box_cntr_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.222    box_cntr_reg_reg[16]_i_1_n_4
    SLICE_X55Y86         FDRE                                         r  box_cntr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.827    pxl_clk
    SLICE_X55Y86         FDRE                                         r  box_cntr_reg_reg[19]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.105    -0.484    box_cntr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_cntr_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X55Y87         FDRE                                         r  box_cntr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  box_cntr_reg_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.329    box_cntr_reg_reg[23]
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  box_cntr_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    box_cntr_reg_reg[20]_i_1_n_4
    SLICE_X55Y87         FDRE                                         r  box_cntr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828    -0.826    pxl_clk
    SLICE_X55Y87         FDRE                                         r  box_cntr_reg_reg[23]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X55Y87         FDRE (Hold_fdre_C_D)         0.105    -0.483    box_cntr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.432%)  route 0.169ns (47.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.562    -0.585    pxl_clk
    SLICE_X57Y89         FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  v_cntr_reg_reg[3]/Q
                         net (fo=14, routed)          0.169    -0.275    v_cntr_reg_reg[3]
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.230 r  v_cntr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    plusOp__0[3]
    SLICE_X57Y89         FDRE                                         r  v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.831    -0.824    pxl_clk
    SLICE_X57Y89         FDRE                                         r  v_cntr_reg_reg[3]/C
                         clock pessimism              0.239    -0.585    
    SLICE_X57Y89         FDRE (Hold_fdre_C_D)         0.092    -0.493    v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X55Y84         FDRE                                         r  box_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  box_cntr_reg_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.329    box_cntr_reg_reg[11]
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  box_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    box_cntr_reg_reg[8]_i_1_n_4
    SLICE_X55Y84         FDRE                                         r  box_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.828    pxl_clk
    SLICE_X55Y84         FDRE                                         r  box_cntr_reg_reg[11]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.105    -0.484    box_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  h_cntr_reg_reg[5]/Q
                         net (fo=10, routed)          0.175    -0.250    h_cntr_reg_reg[5]
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.205 r  h_cntr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    plusOp[5]
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.827    pxl_clk
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[5]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.120    -0.469    h_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y12     mem_instance/temp_output_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y18     mem_instance/temp_output_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y10     mem_instance/temp_output_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y13     mem_instance/temp_output_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y19     mem_instance/temp_output_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y11     mem_instance/temp_output_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y18     mem_instance/temp_output_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y15     mem_instance/temp_output_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y17     mem_instance/temp_output_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y19     mem_instance/temp_output_reg_1_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y82     box_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y84     box_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y84     box_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X56Y89     mem_v_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y86     box_cntr_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y86     box_cntr_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y82     box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y84     box_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y84     box_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X56Y89     mem_v_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y85     box_cntr_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y86     box_cntr_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y86     box_cntr_reg_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_9/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 4.133ns (41.721%)  route 5.773ns (58.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.375 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.951     8.134    mem_instance/temp_output1_n_90
    SLICE_X8Y62          LUT1 (Prop_lut1_I0_O)        0.124     8.258 r  mem_instance/temp_output_reg_0_9_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.823     9.081    mem_instance/temp_output_reg_0_9_ENARDEN_cooolgate_en_sig_12
    RAMB36_X0Y14         RAMB36E1                                     r  mem_instance/temp_output_reg_0_9/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.464    18.375    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y14         RAMB36E1                                     r  mem_instance/temp_output_reg_0_9/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.868    
                         clock uncertainty           -0.164    18.704    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.261    mem_instance/temp_output_reg_0_9
  -------------------------------------------------------------------
                         required time                         18.261    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.202ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_3/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.696ns  (logic 4.159ns (42.895%)  route 5.537ns (57.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 18.390 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.599     7.783    mem_instance/temp_output1_n_90
    SLICE_X8Y82          LUT1 (Prop_lut1_I0_O)        0.150     7.933 r  mem_instance/temp_output_reg_0_3_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.938     8.870    mem_instance/temp_output_reg_0_3_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y18         RAMB36E1                                     r  mem_instance/temp_output_reg_0_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.479    18.390    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y18         RAMB36E1                                     r  mem_instance/temp_output_reg_0_3/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.883    
                         clock uncertainty           -0.164    18.719    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    18.072    mem_instance/temp_output_reg_0_3
  -------------------------------------------------------------------
                         required time                         18.072    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  9.202    

Slack (MET) :             9.248ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_0/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 4.157ns (43.104%)  route 5.487ns (56.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.385 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.951     8.134    mem_instance/temp_output1_n_90
    SLICE_X8Y62          LUT1 (Prop_lut1_I0_O)        0.148     8.282 r  mem_instance/temp_output_reg_0_0_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.536     8.819    mem_instance/temp_output_reg_0_0_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.474    18.385    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.878    
                         clock uncertainty           -0.164    18.714    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    18.067    mem_instance/temp_output_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.067    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  9.248    

Slack (MET) :             10.014ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_0/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 4.009ns (44.745%)  route 4.951ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.385 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[6]
                         net (fo=24, routed)          4.951     8.134    mem_instance/temp_output1_n_99
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.474    18.385    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.878    
                         clock uncertainty           -0.164    18.714    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.148    mem_instance/temp_output_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.148    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 10.014    

Slack (MET) :             10.020ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_10/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 4.133ns (45.544%)  route 4.942ns (54.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.383 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.599     7.783    mem_instance/temp_output1_n_90
    SLICE_X8Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  mem_instance/temp_output_reg_0_10_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.343     8.249    mem_instance/temp_output_reg_0_10_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y16         RAMB36E1                                     r  mem_instance/temp_output_reg_0_10/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.472    18.383    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y16         RAMB36E1                                     r  mem_instance/temp_output_reg_0_10/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.876    
                         clock uncertainty           -0.164    18.712    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.269    mem_instance/temp_output_reg_0_10
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 10.020    

Slack (MET) :             10.116ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_6/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 4.159ns (46.962%)  route 4.697ns (53.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.391 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.046     7.230    mem_instance/temp_output1_n_90
    SLICE_X48Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.380 r  mem_instance/temp_output_reg_0_6_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.651     8.031    mem_instance/temp_output_reg_0_6_ENARDEN_cooolgate_en_sig_9
    RAMB36_X1Y10         RAMB36E1                                     r  mem_instance/temp_output_reg_0_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.480    18.391    mem_instance/temp_output_reg_1_11_0
    RAMB36_X1Y10         RAMB36E1                                     r  mem_instance/temp_output_reg_0_6/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.564    18.955    
                         clock uncertainty           -0.164    18.791    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    18.146    mem_instance/temp_output_reg_0_6
  -------------------------------------------------------------------
                         required time                         18.146    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                 10.116    

Slack (MET) :             10.178ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_1_3/ADDRARDADDR[15]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 4.009ns (45.285%)  route 4.844ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.391 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.844     8.027    mem_instance/temp_output1_n_90
    RAMB36_X0Y19         RAMB36E1                                     r  mem_instance/temp_output_reg_1_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.480    18.391    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y19         RAMB36E1                                     r  mem_instance/temp_output_reg_1_3/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.884    
                         clock uncertainty           -0.164    18.720    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    18.205    mem_instance/temp_output_reg_1_3
  -------------------------------------------------------------------
                         required time                         18.205    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 10.178    

Slack (MET) :             10.311ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_11/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 4.133ns (46.657%)  route 4.725ns (53.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.386 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.046     7.230    mem_instance/temp_output1_n_90
    SLICE_X48Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.354 r  mem_instance/temp_output_reg_0_11_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.679     8.033    mem_instance/temp_output_reg_0_11_ENARDEN_cooolgate_en_sig_4
    RAMB36_X1Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_11/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.475    18.386    mem_instance/temp_output_reg_1_11_0
    RAMB36_X1Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_11/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.564    18.950    
                         clock uncertainty           -0.164    18.786    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.343    mem_instance/temp_output_reg_0_11
  -------------------------------------------------------------------
                         required time                         18.343    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                 10.311    

Slack (MET) :             10.347ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_1_0/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 4.009ns (46.499%)  route 4.613ns (53.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.380 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[6]
                         net (fo=24, routed)          4.613     7.796    mem_instance/temp_output1_n_99
    RAMB36_X0Y13         RAMB36E1                                     r  mem_instance/temp_output_reg_1_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.469    18.380    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y13         RAMB36E1                                     r  mem_instance/temp_output_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.873    
                         clock uncertainty           -0.164    18.709    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.143    mem_instance/temp_output_reg_1_0
  -------------------------------------------------------------------
                         required time                         18.143    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                 10.347    

Slack (MET) :             10.358ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_0/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 4.009ns (46.535%)  route 4.606ns (53.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.385 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[14]
                         net (fo=24, routed)          4.606     7.790    mem_instance/temp_output1_n_91
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.474    18.385    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.878    
                         clock uncertainty           -0.164    18.714    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    18.148    mem_instance/temp_output_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.148    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                 10.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 box_x_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_x_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.316%)  route 0.098ns (27.684%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X53Y87         FDRE                                         r  box_x_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  box_x_dir_reg/Q
                         net (fo=3, routed)           0.098    -0.349    box_x_dir_reg_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.045    -0.304 r  box_x_reg[5]_i_5/O
                         net (fo=1, routed)           0.000    -0.304    box_x_reg[5]_i_5_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.234 r  box_x_reg_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.234    box_x_reg_reg[5]_i_1_n_7
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828    -0.826    pxl_clk
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[8]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.164    -0.411    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.134    -0.277    box_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 box_x_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.284ns (74.345%)  route 0.098ns (25.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X53Y87         FDRE                                         r  box_x_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  box_x_dir_reg/Q
                         net (fo=3, routed)           0.098    -0.349    box_x_dir_reg_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.143    -0.206 r  box_x_reg_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.206    box_x_reg_reg[5]_i_1_n_6
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828    -0.826    pxl_clk
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.164    -0.411    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.134    -0.277    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.427%)  route 0.156ns (45.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X49Y87         FDRE                                         r  h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  h_cntr_reg_reg[0]/Q
                         net (fo=9, routed)           0.156    -0.291    h_cntr_reg_reg[0]
    SLICE_X49Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.246    h_sync_reg_i_1_n_0
    SLICE_X49Y86         FDRE                                         r  h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.828    pxl_clk
    SLICE_X49Y86         FDRE                                         r  h_sync_reg_reg/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.164    -0.410    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.091    -0.319    h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.202%)  route 0.170ns (44.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  h_cntr_reg_reg[9]/Q
                         net (fo=14, routed)          0.170    -0.256    h_cntr_reg_reg[9]
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.045    -0.211 r  h_cntr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    plusOp[4]
    SLICE_X50Y86         FDRE                                         r  h_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.827    pxl_clk
    SLICE_X50Y86         FDRE                                         r  h_cntr_reg_reg[4]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.164    -0.410    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120    -0.290    h_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.281%)  route 0.201ns (58.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X49Y86         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.201    -0.248    h_sync_reg
    SLICE_X48Y91         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.831    -0.824    pxl_clk
    SLICE_X48Y91         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.164    -0.406    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.070    -0.336    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_cntr_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X55Y86         FDRE                                         r  box_cntr_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  box_cntr_reg_reg[19]/Q
                         net (fo=2, routed)           0.118    -0.330    box_cntr_reg_reg[19]
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.222 r  box_cntr_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.222    box_cntr_reg_reg[16]_i_1_n_4
    SLICE_X55Y86         FDRE                                         r  box_cntr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.827    pxl_clk
    SLICE_X55Y86         FDRE                                         r  box_cntr_reg_reg[19]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.164    -0.425    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.105    -0.320    box_cntr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_cntr_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X55Y87         FDRE                                         r  box_cntr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  box_cntr_reg_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.329    box_cntr_reg_reg[23]
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  box_cntr_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    box_cntr_reg_reg[20]_i_1_n_4
    SLICE_X55Y87         FDRE                                         r  box_cntr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828    -0.826    pxl_clk
    SLICE_X55Y87         FDRE                                         r  box_cntr_reg_reg[23]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.164    -0.424    
    SLICE_X55Y87         FDRE (Hold_fdre_C_D)         0.105    -0.319    box_cntr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.432%)  route 0.169ns (47.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.562    -0.585    pxl_clk
    SLICE_X57Y89         FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  v_cntr_reg_reg[3]/Q
                         net (fo=14, routed)          0.169    -0.275    v_cntr_reg_reg[3]
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.230 r  v_cntr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    plusOp__0[3]
    SLICE_X57Y89         FDRE                                         r  v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.831    -0.824    pxl_clk
    SLICE_X57Y89         FDRE                                         r  v_cntr_reg_reg[3]/C
                         clock pessimism              0.239    -0.585    
                         clock uncertainty            0.164    -0.421    
    SLICE_X57Y89         FDRE (Hold_fdre_C_D)         0.092    -0.329    v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X55Y84         FDRE                                         r  box_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  box_cntr_reg_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.329    box_cntr_reg_reg[11]
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  box_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    box_cntr_reg_reg[8]_i_1_n_4
    SLICE_X55Y84         FDRE                                         r  box_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.828    pxl_clk
    SLICE_X55Y84         FDRE                                         r  box_cntr_reg_reg[11]/C
                         clock pessimism              0.239    -0.589    
                         clock uncertainty            0.164    -0.425    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.105    -0.320    box_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  h_cntr_reg_reg[5]/Q
                         net (fo=10, routed)          0.175    -0.250    h_cntr_reg_reg[5]
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.205 r  h_cntr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    plusOp[5]
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.827    pxl_clk
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[5]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.164    -0.425    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.120    -0.305    h_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_9/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 4.133ns (41.721%)  route 5.773ns (58.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.375 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.951     8.134    mem_instance/temp_output1_n_90
    SLICE_X8Y62          LUT1 (Prop_lut1_I0_O)        0.124     8.258 r  mem_instance/temp_output_reg_0_9_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.823     9.081    mem_instance/temp_output_reg_0_9_ENARDEN_cooolgate_en_sig_12
    RAMB36_X0Y14         RAMB36E1                                     r  mem_instance/temp_output_reg_0_9/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.464    18.375    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y14         RAMB36E1                                     r  mem_instance/temp_output_reg_0_9/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.868    
                         clock uncertainty           -0.164    18.704    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.261    mem_instance/temp_output_reg_0_9
  -------------------------------------------------------------------
                         required time                         18.261    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.202ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_3/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.696ns  (logic 4.159ns (42.895%)  route 5.537ns (57.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 18.390 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.599     7.783    mem_instance/temp_output1_n_90
    SLICE_X8Y82          LUT1 (Prop_lut1_I0_O)        0.150     7.933 r  mem_instance/temp_output_reg_0_3_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.938     8.870    mem_instance/temp_output_reg_0_3_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y18         RAMB36E1                                     r  mem_instance/temp_output_reg_0_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.479    18.390    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y18         RAMB36E1                                     r  mem_instance/temp_output_reg_0_3/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.883    
                         clock uncertainty           -0.164    18.719    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    18.072    mem_instance/temp_output_reg_0_3
  -------------------------------------------------------------------
                         required time                         18.072    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  9.202    

Slack (MET) :             9.248ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_0/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 4.157ns (43.104%)  route 5.487ns (56.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.385 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.951     8.134    mem_instance/temp_output1_n_90
    SLICE_X8Y62          LUT1 (Prop_lut1_I0_O)        0.148     8.282 r  mem_instance/temp_output_reg_0_0_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.536     8.819    mem_instance/temp_output_reg_0_0_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.474    18.385    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.878    
                         clock uncertainty           -0.164    18.714    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    18.067    mem_instance/temp_output_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.067    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  9.248    

Slack (MET) :             10.014ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_0/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 4.009ns (44.745%)  route 4.951ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.385 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[6]
                         net (fo=24, routed)          4.951     8.134    mem_instance/temp_output1_n_99
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.474    18.385    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.878    
                         clock uncertainty           -0.164    18.714    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.148    mem_instance/temp_output_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.148    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 10.014    

Slack (MET) :             10.020ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_10/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 4.133ns (45.544%)  route 4.942ns (54.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 18.383 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.599     7.783    mem_instance/temp_output1_n_90
    SLICE_X8Y82          LUT1 (Prop_lut1_I0_O)        0.124     7.907 r  mem_instance/temp_output_reg_0_10_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.343     8.249    mem_instance/temp_output_reg_0_10_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y16         RAMB36E1                                     r  mem_instance/temp_output_reg_0_10/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.472    18.383    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y16         RAMB36E1                                     r  mem_instance/temp_output_reg_0_10/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.876    
                         clock uncertainty           -0.164    18.712    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.269    mem_instance/temp_output_reg_0_10
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 10.020    

Slack (MET) :             10.116ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_6/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 4.159ns (46.962%)  route 4.697ns (53.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.391 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.046     7.230    mem_instance/temp_output1_n_90
    SLICE_X48Y54         LUT1 (Prop_lut1_I0_O)        0.150     7.380 r  mem_instance/temp_output_reg_0_6_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.651     8.031    mem_instance/temp_output_reg_0_6_ENARDEN_cooolgate_en_sig_9
    RAMB36_X1Y10         RAMB36E1                                     r  mem_instance/temp_output_reg_0_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.480    18.391    mem_instance/temp_output_reg_1_11_0
    RAMB36_X1Y10         RAMB36E1                                     r  mem_instance/temp_output_reg_0_6/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.564    18.955    
                         clock uncertainty           -0.164    18.791    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    18.146    mem_instance/temp_output_reg_0_6
  -------------------------------------------------------------------
                         required time                         18.146    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                 10.116    

Slack (MET) :             10.178ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_1_3/ADDRARDADDR[15]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 4.009ns (45.285%)  route 4.844ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.391 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.844     8.027    mem_instance/temp_output1_n_90
    RAMB36_X0Y19         RAMB36E1                                     r  mem_instance/temp_output_reg_1_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.480    18.391    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y19         RAMB36E1                                     r  mem_instance/temp_output_reg_1_3/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.884    
                         clock uncertainty           -0.164    18.720    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    18.205    mem_instance/temp_output_reg_1_3
  -------------------------------------------------------------------
                         required time                         18.205    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 10.178    

Slack (MET) :             10.311ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_11/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 4.133ns (46.657%)  route 4.725ns (53.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.386 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.184 f  mem_instance/temp_output1/P[15]
                         net (fo=36, routed)          4.046     7.230    mem_instance/temp_output1_n_90
    SLICE_X48Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.354 r  mem_instance/temp_output_reg_0_11_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.679     8.033    mem_instance/temp_output_reg_0_11_ENARDEN_cooolgate_en_sig_4
    RAMB36_X1Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_11/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.475    18.386    mem_instance/temp_output_reg_1_11_0
    RAMB36_X1Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_11/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.564    18.950    
                         clock uncertainty           -0.164    18.786    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.343    mem_instance/temp_output_reg_0_11
  -------------------------------------------------------------------
                         required time                         18.343    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                 10.311    

Slack (MET) :             10.347ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_1_0/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 4.009ns (46.499%)  route 4.613ns (53.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 18.380 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[6]
                         net (fo=24, routed)          4.613     7.796    mem_instance/temp_output1_n_99
    RAMB36_X0Y13         RAMB36E1                                     r  mem_instance/temp_output_reg_1_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.469    18.380    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y13         RAMB36E1                                     r  mem_instance/temp_output_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.873    
                         clock uncertainty           -0.164    18.709    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.143    mem_instance/temp_output_reg_1_0
  -------------------------------------------------------------------
                         required time                         18.143    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                 10.347    

Slack (MET) :             10.358ns  (required time - arrival time)
  Source:                 mem_instance/temp_output1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            mem_instance/temp_output_reg_0_0/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0_1 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 4.009ns (46.535%)  route 4.606ns (53.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.385 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.642    -0.825    mem_instance/clk_out1
    DSP48_X1Y34          DSP48E1                                      r  mem_instance/temp_output1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.184 r  mem_instance/temp_output1/P[14]
                         net (fo=24, routed)          4.606     7.790    mem_instance/temp_output1_n_91
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     19.863    19.863 f  
    E3                                                0.000    19.863 f  CLK_I (IN)
                         net (fo=0)                   0.000    19.863    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.281 f  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.443    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.239 f  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.820    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.911 f  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         1.474    18.385    mem_instance/temp_output_reg_1_11_0
    RAMB36_X0Y12         RAMB36E1                                     r  mem_instance/temp_output_reg_0_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.493    18.878    
                         clock uncertainty           -0.164    18.714    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    18.148    mem_instance/temp_output_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.148    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                 10.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 box_x_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_x_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.316%)  route 0.098ns (27.684%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X53Y87         FDRE                                         r  box_x_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  box_x_dir_reg/Q
                         net (fo=3, routed)           0.098    -0.349    box_x_dir_reg_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.045    -0.304 r  box_x_reg[5]_i_5/O
                         net (fo=1, routed)           0.000    -0.304    box_x_reg[5]_i_5_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.234 r  box_x_reg_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.234    box_x_reg_reg[5]_i_1_n_7
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828    -0.826    pxl_clk
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[8]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.164    -0.411    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.134    -0.277    box_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 box_x_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.284ns (74.345%)  route 0.098ns (25.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X53Y87         FDRE                                         r  box_x_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  box_x_dir_reg/Q
                         net (fo=3, routed)           0.098    -0.349    box_x_dir_reg_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.143    -0.206 r  box_x_reg_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.206    box_x_reg_reg[5]_i_1_n_6
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828    -0.826    pxl_clk
    SLICE_X52Y87         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.164    -0.411    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.134    -0.277    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.427%)  route 0.156ns (45.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X49Y87         FDRE                                         r  h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  h_cntr_reg_reg[0]/Q
                         net (fo=9, routed)           0.156    -0.291    h_cntr_reg_reg[0]
    SLICE_X49Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.246    h_sync_reg_i_1_n_0
    SLICE_X49Y86         FDRE                                         r  h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.828    pxl_clk
    SLICE_X49Y86         FDRE                                         r  h_sync_reg_reg/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.164    -0.410    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.091    -0.319    h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.202%)  route 0.170ns (44.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  h_cntr_reg_reg[9]/Q
                         net (fo=14, routed)          0.170    -0.256    h_cntr_reg_reg[9]
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.045    -0.211 r  h_cntr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    plusOp[4]
    SLICE_X50Y86         FDRE                                         r  h_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.827    pxl_clk
    SLICE_X50Y86         FDRE                                         r  h_cntr_reg_reg[4]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.164    -0.410    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120    -0.290    h_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.281%)  route 0.201ns (58.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X49Y86         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.201    -0.248    h_sync_reg
    SLICE_X48Y91         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.831    -0.824    pxl_clk
    SLICE_X48Y91         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.164    -0.406    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.070    -0.336    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_cntr_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X55Y86         FDRE                                         r  box_cntr_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  box_cntr_reg_reg[19]/Q
                         net (fo=2, routed)           0.118    -0.330    box_cntr_reg_reg[19]
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.222 r  box_cntr_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.222    box_cntr_reg_reg[16]_i_1_n_4
    SLICE_X55Y86         FDRE                                         r  box_cntr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.827    pxl_clk
    SLICE_X55Y86         FDRE                                         r  box_cntr_reg_reg[19]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.164    -0.425    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.105    -0.320    box_cntr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_cntr_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.559    -0.588    pxl_clk
    SLICE_X55Y87         FDRE                                         r  box_cntr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  box_cntr_reg_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.329    box_cntr_reg_reg[23]
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  box_cntr_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    box_cntr_reg_reg[20]_i_1_n_4
    SLICE_X55Y87         FDRE                                         r  box_cntr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828    -0.826    pxl_clk
    SLICE_X55Y87         FDRE                                         r  box_cntr_reg_reg[23]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.164    -0.424    
    SLICE_X55Y87         FDRE (Hold_fdre_C_D)         0.105    -0.319    box_cntr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.432%)  route 0.169ns (47.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.562    -0.585    pxl_clk
    SLICE_X57Y89         FDRE                                         r  v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  v_cntr_reg_reg[3]/Q
                         net (fo=14, routed)          0.169    -0.275    v_cntr_reg_reg[3]
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.230 r  v_cntr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    plusOp__0[3]
    SLICE_X57Y89         FDRE                                         r  v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.831    -0.824    pxl_clk
    SLICE_X57Y89         FDRE                                         r  v_cntr_reg_reg[3]/C
                         clock pessimism              0.239    -0.585    
                         clock uncertainty            0.164    -0.421    
    SLICE_X57Y89         FDRE (Hold_fdre_C_D)         0.092    -0.329    v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            box_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X55Y84         FDRE                                         r  box_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  box_cntr_reg_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.329    box_cntr_reg_reg[11]
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  box_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    box_cntr_reg_reg[8]_i_1_n_4
    SLICE_X55Y84         FDRE                                         r  box_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.826    -0.828    pxl_clk
    SLICE_X55Y84         FDRE                                         r  box_cntr_reg_reg[11]/C
                         clock pessimism              0.239    -0.589    
                         clock uncertainty            0.164    -0.425    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.105    -0.320    box_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.558    -0.589    pxl_clk
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  h_cntr_reg_reg[5]/Q
                         net (fo=10, routed)          0.175    -0.250    h_cntr_reg_reg[5]
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.205 r  h_cntr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    plusOp[5]
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=122, routed)         0.827    -0.827    pxl_clk
    SLICE_X50Y85         FDRE                                         r  h_cntr_reg_reg[5]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.164    -0.425    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.120    -0.305    h_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.100    





