--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_22A_M2.twx CNC2_22A_M2.ncd -o CNC2_22A_M2.twr CNC2_22A_M2.pcf -ucf
CNC2_22A_M2.ucf

Design file:              CNC2_22A_M2.ncd
Physical constraint file: CNC2_22A_M2.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 385104872 paths analyzed, 13925 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.528ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_15 (SLICE_X8Y29.D5), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.779ns (Levels of Logic = 4)
  Clock Path Skew:      1.925ns (1.450 - -0.475)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y41.D1      net (fanout=3)        4.430   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y41.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X29Y41.B2      net (fanout=16)       2.036   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X29Y41.B       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<54>LogicTrst1
    SLICE_X13Y24.B1      net (fanout=58)       2.941   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<54>
    SLICE_X13Y24.B       Tilo                  0.259   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       CNC2_22A/IBit_Latch_Partition_1/Madd_iBus_Data[7]_iBus_Data[9]_add_43_OUT_xor<7>11
    SLICE_X8Y29.D5       net (fanout=3)        0.863   CNC2_22A/IBit_Latch_Partition_1/iBus_Data[7]_iBus_Data[9]_add_43_OUT<7>
    SLICE_X8Y29.CLK      Tas                   0.341   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<15>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Next_Ibit_Number<1><7>LogicTrst1
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_15
    -------------------------------------------------  ---------------------------
    Total                                     11.779ns (1.509ns logic, 10.270ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.249ns (Levels of Logic = 5)
  Clock Path Skew:      1.870ns (1.450 - -0.420)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y38.AQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y24.A6      net (fanout=19)       1.246   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y24.A       Tilo                  0.205   N47
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X29Y41.D5      net (fanout=9)        2.393   AddressDecoderCS0n
    SLICE_X29Y41.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X29Y41.B2      net (fanout=16)       2.036   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X29Y41.B       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<54>LogicTrst1
    SLICE_X13Y24.B1      net (fanout=58)       2.941   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<54>
    SLICE_X13Y24.B       Tilo                  0.259   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       CNC2_22A/IBit_Latch_Partition_1/Madd_iBus_Data[7]_iBus_Data[9]_add_43_OUT_xor<7>11
    SLICE_X8Y29.D5       net (fanout=3)        0.863   CNC2_22A/IBit_Latch_Partition_1/iBus_Data[7]_iBus_Data[9]_add_43_OUT<7>
    SLICE_X8Y29.CLK      Tas                   0.341   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<15>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Next_Ibit_Number<1><7>LogicTrst1
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_15
    -------------------------------------------------  ---------------------------
    Total                                     11.249ns (1.770ns logic, 9.479ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.826ns (Levels of Logic = 4)
  Clock Path Skew:      1.925ns (1.450 - -0.475)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y41.D1      net (fanout=3)        4.430   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y41.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X31Y41.C5      net (fanout=16)       0.885   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X31Y41.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst1
    SLICE_X13Y24.B6      net (fanout=54)       3.139   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X13Y24.B       Tilo                  0.259   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       CNC2_22A/IBit_Latch_Partition_1/Madd_iBus_Data[7]_iBus_Data[9]_add_43_OUT_xor<7>11
    SLICE_X8Y29.D5       net (fanout=3)        0.863   CNC2_22A/IBit_Latch_Partition_1/iBus_Data[7]_iBus_Data[9]_add_43_OUT<7>
    SLICE_X8Y29.CLK      Tas                   0.341   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<15>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Next_Ibit_Number<1><7>LogicTrst1
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_15
    -------------------------------------------------  ---------------------------
    Total                                     10.826ns (1.509ns logic, 9.317ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_11 (SLICE_X24Y18.D2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.356ns (Levels of Logic = 3)
  Clock Path Skew:      1.796ns (1.321 - -0.475)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y41.D1      net (fanout=3)        4.430   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y41.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X35Y40.A5      net (fanout=16)       1.067   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X35Y40.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst1
    SLICE_X24Y18.D2      net (fanout=50)       4.609   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X24Y18.CLK     Tas                   0.341   CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q<11>
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/Mmux_m_NextQ<11>11
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_11
    -------------------------------------------------  ---------------------------
    Total                                     11.356ns (1.250ns logic, 10.106ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.826ns (Levels of Logic = 4)
  Clock Path Skew:      1.741ns (1.321 - -0.420)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y38.AQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y24.A6      net (fanout=19)       1.246   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y24.A       Tilo                  0.205   N47
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X29Y41.D5      net (fanout=9)        2.393   AddressDecoderCS0n
    SLICE_X29Y41.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X35Y40.A5      net (fanout=16)       1.067   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X35Y40.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst1
    SLICE_X24Y18.D2      net (fanout=50)       4.609   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X24Y18.CLK     Tas                   0.341   CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q<11>
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/Mmux_m_NextQ<11>11
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_11
    -------------------------------------------------  ---------------------------
    Total                                     10.826ns (1.511ns logic, 9.315ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.885ns (Levels of Logic = 4)
  Clock Path Skew:      1.741ns (1.321 - -0.420)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y38.AQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y38.C3      net (fanout=19)       0.594   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y38.C       Tilo                  0.205   SRIPartition_1/Com_Select<0>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X37Y38.B4      net (fanout=7)        0.856   AddressDecoderCS2n
    SLICE_X37Y38.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o1
    SLICE_X35Y40.A4      net (fanout=16)       2.315   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o
    SLICE_X35Y40.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst1
    SLICE_X24Y18.D2      net (fanout=50)       4.609   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X24Y18.CLK     Tas                   0.341   CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q<11>
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/Mmux_m_NextQ<11>11
                                                       CNC2_22A/RemoteIO_Partition_1/IOBitFile/OBit/m_Q_11
    -------------------------------------------------  ---------------------------
    Total                                      9.885ns (1.511ns logic, 8.374ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7 (SLICE_X16Y24.D4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.385ns (Levels of Logic = 4)
  Clock Path Skew:      1.869ns (1.394 - -0.475)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y41.D1      net (fanout=3)        4.430   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y41.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X29Y41.B2      net (fanout=16)       2.036   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X29Y41.B       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<54>LogicTrst1
    SLICE_X13Y24.B1      net (fanout=58)       2.941   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<54>
    SLICE_X13Y24.B       Tilo                  0.259   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       CNC2_22A/IBit_Latch_Partition_1/Madd_iBus_Data[7]_iBus_Data[9]_add_43_OUT_xor<7>11
    SLICE_X16Y24.D4      net (fanout=3)        0.469   CNC2_22A/IBit_Latch_Partition_1/iBus_Data[7]_iBus_Data[9]_add_43_OUT<7>
    SLICE_X16Y24.CLK     Tas                   0.341   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<7>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Next_Ibit_Number<0><7>LogicTrst1
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    -------------------------------------------------  ---------------------------
    Total                                     11.385ns (1.509ns logic, 9.876ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.855ns (Levels of Logic = 5)
  Clock Path Skew:      1.814ns (1.394 - -0.420)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y38.AQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y24.A6      net (fanout=19)       1.246   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y24.A       Tilo                  0.205   N47
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X29Y41.D5      net (fanout=9)        2.393   AddressDecoderCS0n
    SLICE_X29Y41.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X29Y41.B2      net (fanout=16)       2.036   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X29Y41.B       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<54>LogicTrst1
    SLICE_X13Y24.B1      net (fanout=58)       2.941   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<54>
    SLICE_X13Y24.B       Tilo                  0.259   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       CNC2_22A/IBit_Latch_Partition_1/Madd_iBus_Data[7]_iBus_Data[9]_add_43_OUT_xor<7>11
    SLICE_X16Y24.D4      net (fanout=3)        0.469   CNC2_22A/IBit_Latch_Partition_1/iBus_Data[7]_iBus_Data[9]_add_43_OUT<7>
    SLICE_X16Y24.CLK     Tas                   0.341   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<7>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Next_Ibit_Number<0><7>LogicTrst1
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    -------------------------------------------------  ---------------------------
    Total                                     10.855ns (1.770ns logic, 9.085ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.432ns (Levels of Logic = 4)
  Clock Path Skew:      1.869ns (1.394 - -0.475)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y41.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y41.D1      net (fanout=3)        4.430   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y41.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X31Y41.C5      net (fanout=16)       0.885   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X31Y41.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst1
    SLICE_X13Y24.B6      net (fanout=54)       3.139   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X13Y24.B       Tilo                  0.259   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       CNC2_22A/IBit_Latch_Partition_1/Madd_iBus_Data[7]_iBus_Data[9]_add_43_OUT_xor<7>11
    SLICE_X16Y24.D4      net (fanout=3)        0.469   CNC2_22A/IBit_Latch_Partition_1/iBus_Data[7]_iBus_Data[9]_add_43_OUT<7>
    SLICE_X16Y24.CLK     Tas                   0.341   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<7>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Next_Ibit_Number<0><7>LogicTrst1
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    -------------------------------------------------  ---------------------------
    Total                                     10.432ns (1.509ns logic, 8.923ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_34 (SLICE_X31Y38.D5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.742ns (Levels of Logic = 3)
  Clock Path Skew:      1.332ns (1.121 - -0.211)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y38.AQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y37.A4      net (fanout=19)       0.687   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y37.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X31Y38.C3      net (fanout=16)       0.287   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X31Y38.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<50>LogicTrst1
    SLICE_X31Y38.D5      net (fanout=62)       0.067   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<50>
    SLICE_X31Y38.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[34]_ISTOP_DataIn[2]_MUX_651_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_34
    -------------------------------------------------  ---------------------------
    Total                                      1.742ns (0.701ns logic, 1.041ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 3)
  Clock Path Skew:      1.358ns (1.121 - -0.237)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y36.AQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y37.A6      net (fanout=3)        0.848   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y37.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X31Y38.C3      net (fanout=16)       0.287   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X31Y38.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<50>LogicTrst1
    SLICE_X31Y38.D5      net (fanout=62)       0.067   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<50>
    SLICE_X31Y38.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[34]_ISTOP_DataIn[2]_MUX_651_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_34
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.701ns logic, 1.202ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.433ns (Levels of Logic = 2)
  Clock Path Skew:      1.393ns (1.121 - -0.272)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y38.AQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<3>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2
    SLICE_X31Y38.C1      net (fanout=1)        1.855   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<2>
    SLICE_X31Y38.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<50>LogicTrst1
    SLICE_X31Y38.D5      net (fanout=62)       0.067   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<50>
    SLICE_X31Y38.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[34]_ISTOP_DataIn[2]_MUX_651_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_34
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (0.511ns logic, 1.922ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33 (SLICE_X31Y38.B5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.763ns (Levels of Logic = 3)
  Clock Path Skew:      1.332ns (1.121 - -0.211)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y38.AQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y37.A4      net (fanout=19)       0.687   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y37.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X31Y38.A6      net (fanout=16)       0.160   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X31Y38.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst1
    SLICE_X31Y38.B5      net (fanout=64)       0.215   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<49>
    SLICE_X31Y38.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[33]_ISTOP_DataIn[1]_MUX_652_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33
    -------------------------------------------------  ---------------------------
    Total                                      1.763ns (0.701ns logic, 1.062ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.924ns (Levels of Logic = 3)
  Clock Path Skew:      1.358ns (1.121 - -0.237)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y36.AQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y37.A6      net (fanout=3)        0.848   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y37.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X31Y38.A6      net (fanout=16)       0.160   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X31Y38.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst1
    SLICE_X31Y38.B5      net (fanout=64)       0.215   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<49>
    SLICE_X31Y38.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[33]_ISTOP_DataIn[1]_MUX_652_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (0.701ns logic, 1.223ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.858ns (Levels of Logic = 2)
  Clock Path Skew:      1.401ns (1.121 - -0.280)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.CQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1
    SLICE_X31Y38.A2      net (fanout=1)        2.098   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
    SLICE_X31Y38.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst1
    SLICE_X31Y38.B5      net (fanout=64)       0.215   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<49>
    SLICE_X31Y38.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[33]_ISTOP_DataIn[1]_MUX_652_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (0.545ns logic, 2.313ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_50 (SLICE_X31Y38.D5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.802ns (Levels of Logic = 3)
  Clock Path Skew:      1.332ns (1.121 - -0.211)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y38.AQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y37.A4      net (fanout=19)       0.687   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y37.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X31Y38.C3      net (fanout=16)       0.287   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X31Y38.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<50>LogicTrst1
    SLICE_X31Y38.D5      net (fanout=62)       0.067   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<50>
    SLICE_X31Y38.CLK     Tah         (-Th)    -0.215   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[50]_ISTOP_DataIn[2]_MUX_667_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_50
    -------------------------------------------------  ---------------------------
    Total                                      1.802ns (0.761ns logic, 1.041ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.963ns (Levels of Logic = 3)
  Clock Path Skew:      1.358ns (1.121 - -0.237)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y36.AQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y37.A6      net (fanout=3)        0.848   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y37.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X31Y38.C3      net (fanout=16)       0.287   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X31Y38.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<50>LogicTrst1
    SLICE_X31Y38.D5      net (fanout=62)       0.067   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<50>
    SLICE_X31Y38.CLK     Tah         (-Th)    -0.215   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[50]_ISTOP_DataIn[2]_MUX_667_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_50
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (0.761ns logic, 1.202ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.493ns (Levels of Logic = 2)
  Clock Path Skew:      1.393ns (1.121 - -0.272)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y38.AQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<3>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_2
    SLICE_X31Y38.C1      net (fanout=1)        1.855   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<2>
    SLICE_X31Y38.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<50>LogicTrst1
    SLICE_X31Y38.D5      net (fanout=62)       0.067   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<50>
    SLICE_X31Y38.CLK     Tah         (-Th)    -0.215   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[50]_ISTOP_DataIn[2]_MUX_667_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_50
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (0.571ns logic, 1.922ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 642457 paths analyzed, 13179 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.157ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31 (SLICE_X44Y38.A2), 2236 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.848ns (Levels of Logic = 12)
  Clock Path Skew:      -0.049ns (0.298 - 0.347)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y18.DOB4    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X42Y34.A1      net (fanout=10)       1.326   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<4>
    SLICE_X42Y34.A       Tilo                  0.203   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>5
    SLICE_X45Y34.B1      net (fanout=1)        0.874   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>4
    SLICE_X45Y34.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>7
    SLICE_X43Y9.B3       net (fanout=28)       3.295   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133
    SLICE_X43Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X44Y27.A2      net (fanout=1)        1.868   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X44Y27.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X44Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X44Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X44Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X44Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X44Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X44Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X44Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X44Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X44Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X44Y32.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X44Y33.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X44Y33.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X44Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X44Y34.DMUX    Tcind                 0.272   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_xor<31>
    SLICE_X44Y38.A2      net (fanout=1)        0.807   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
    SLICE_X44Y38.CLK     Tas                   0.213   SRIPartition_1/Com_Select<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2251
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
    -------------------------------------------------  ---------------------------
    Total                                     11.848ns (3.657ns logic, 8.191ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.800ns (Levels of Logic = 12)
  Clock Path Skew:      -0.049ns (0.298 - 0.347)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y18.DOB29   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X44Y35.C4      net (fanout=5)        1.690   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<29>
    SLICE_X44Y35.C       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>2
    SLICE_X45Y34.B3      net (fanout=1)        0.460   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>1
    SLICE_X45Y34.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>7
    SLICE_X43Y9.B3       net (fanout=28)       3.295   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133
    SLICE_X43Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X44Y27.A2      net (fanout=1)        1.868   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X44Y27.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X44Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X44Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X44Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X44Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X44Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X44Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X44Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X44Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X44Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X44Y32.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X44Y33.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X44Y33.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X44Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X44Y34.DMUX    Tcind                 0.272   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_xor<31>
    SLICE_X44Y38.A2      net (fanout=1)        0.807   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
    SLICE_X44Y38.CLK     Tas                   0.213   SRIPartition_1/Com_Select<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2251
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
    -------------------------------------------------  ---------------------------
    Total                                     11.800ns (3.659ns logic, 8.141ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.797ns (Levels of Logic = 12)
  Clock Path Skew:      -0.049ns (0.298 - 0.347)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y18.DOB5    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X42Y34.A5      net (fanout=10)       1.275   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<5>
    SLICE_X42Y34.A       Tilo                  0.203   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>5
    SLICE_X45Y34.B1      net (fanout=1)        0.874   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>4
    SLICE_X45Y34.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>7
    SLICE_X43Y9.B3       net (fanout=28)       3.295   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133
    SLICE_X43Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X44Y27.A2      net (fanout=1)        1.868   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X44Y27.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X44Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X44Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X44Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X44Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X44Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X44Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X44Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X44Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X44Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X44Y32.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X44Y33.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X44Y33.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X44Y34.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X44Y34.DMUX    Tcind                 0.272   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_xor<31>
    SLICE_X44Y38.A2      net (fanout=1)        0.807   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<31>
    SLICE_X44Y38.CLK     Tas                   0.213   SRIPartition_1/Com_Select<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2251
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
    -------------------------------------------------  ---------------------------
    Total                                     11.797ns (3.657ns logic, 8.140ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_lastWR (SLICE_X32Y36.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          LocalBusBridgeAleDec_inst/m_lastWR (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.182ns (Levels of Logic = 1)
  Clock Path Skew:      -2.356ns (-0.273 - 2.083)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to LocalBusBridgeAleDec_inst/m_lastWR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X17Y25.A3      net (fanout=1121)     6.209   m_startup_reset
    SLICE_X17Y25.A       Tilo                  0.259   CNC2_22A/DDA_Partition_1/Controller/m_DDACountAdjValue<3>
                                                       m_startup_reset_BUFG_LUT1_INV_0
    SLICE_X32Y36.CE      net (fanout=5)        1.988   m_startup_reset_BUFG_LUT1
    SLICE_X32Y36.CLK     Tceck                 0.335   LocalBusBridgeAleDec_inst/m_lastWR
                                                       LocalBusBridgeAleDec_inst/m_lastWR
    -------------------------------------------------  ---------------------------
    Total                                      9.182ns (0.985ns logic, 8.197ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_27 (SLICE_X46Y34.D4), 2084 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.645ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.329 - 0.347)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y18.DOB4    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X42Y34.A1      net (fanout=10)       1.326   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<4>
    SLICE_X42Y34.A       Tilo                  0.203   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>5
    SLICE_X45Y34.B1      net (fanout=1)        0.874   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>4
    SLICE_X45Y34.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>7
    SLICE_X43Y9.B3       net (fanout=28)       3.295   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133
    SLICE_X43Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X44Y27.A2      net (fanout=1)        1.868   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X44Y27.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X44Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X44Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X44Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X44Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X44Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X44Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X44Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X44Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X44Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X44Y32.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X44Y33.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X44Y33.DMUX    Tcind                 0.272   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X46Y34.D4      net (fanout=1)        0.742   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<27>
    SLICE_X46Y34.CLK     Tas                   0.154   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2201
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_27
    -------------------------------------------------  ---------------------------
    Total                                     11.645ns (3.522ns logic, 8.123ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.597ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.329 - 0.347)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y18.DOB29   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X44Y35.C4      net (fanout=5)        1.690   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<29>
    SLICE_X44Y35.C       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>2
    SLICE_X45Y34.B3      net (fanout=1)        0.460   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>1
    SLICE_X45Y34.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>7
    SLICE_X43Y9.B3       net (fanout=28)       3.295   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133
    SLICE_X43Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X44Y27.A2      net (fanout=1)        1.868   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X44Y27.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X44Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X44Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X44Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X44Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X44Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X44Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X44Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X44Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X44Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X44Y32.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X44Y33.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X44Y33.DMUX    Tcind                 0.272   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X46Y34.D4      net (fanout=1)        0.742   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<27>
    SLICE_X46Y34.CLK     Tas                   0.154   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2201
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_27
    -------------------------------------------------  ---------------------------
    Total                                     11.597ns (3.524ns logic, 8.073ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.594ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.329 - 0.347)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y18.DOB5    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X42Y34.A5      net (fanout=10)       1.275   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<5>
    SLICE_X42Y34.A       Tilo                  0.203   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>5
    SLICE_X45Y34.B1      net (fanout=1)        0.874   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>4
    SLICE_X45Y34.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>7
    SLICE_X43Y9.B3       net (fanout=28)       3.295   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133
    SLICE_X43Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X44Y27.A2      net (fanout=1)        1.868   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X44Y27.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X44Y28.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X44Y28.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X44Y29.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X44Y29.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X44Y30.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X44Y30.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X44Y31.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X44Y31.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X44Y32.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X44Y32.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X44Y33.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X44Y33.DMUX    Tcind                 0.272   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<27>
    SLICE_X46Y34.D4      net (fanout=1)        0.742   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<27>
    SLICE_X46Y34.CLK     Tas                   0.154   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2201
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_27
    -------------------------------------------------  ---------------------------
    Total                                     11.594ns (3.522ns logic, 8.072ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorCode_2 (SLICE_X48Y20.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorCode_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorCode_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y20.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode_2
    SLICE_X48Y20.A5      net (fanout=1)        0.047   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode<2>
    SLICE_X48Y20.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ErrorCode<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n126331
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorCode_2
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.319ns logic, 0.047ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN (SLICE_X50Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.CQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN
    SLICE_X50Y30.DX      net (fanout=1)        0.158   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN
    SLICE_X50Y30.CLK     Tckdi       (-Th)    -0.041   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.239ns logic, 0.158ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_24 (SLICE_X28Y60.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_56 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_56 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y60.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<57>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_56
    SLICE_X28Y60.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<56>
    SLICE_X28Y60.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<57>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1250172
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_24
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.876ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X46Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.876ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y65.A1      net (fanout=2)        1.281   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y65.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X46Y65.SR      net (fanout=2)        0.730   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X46Y65.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (0.865ns logic, 2.011ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.866ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X43Y65.A5      net (fanout=1121)     1.271   m_startup_reset
    SLICE_X43Y65.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X46Y65.SR      net (fanout=2)        0.730   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X46Y65.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.865ns logic, 2.001ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X46Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.727ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.773ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y65.A1      net (fanout=2)        1.281   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y65.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X46Y65.CLK     net (fanout=2)        0.788   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (0.704ns logic, 2.069ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.737ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X43Y65.A5      net (fanout=1121)     1.271   m_startup_reset
    SLICE_X43Y65.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X46Y65.CLK     net (fanout=2)        0.788   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (0.704ns logic, 2.059ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X46Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y65.A1      net (fanout=2)        0.754   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y65.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X46Y65.SR      net (fanout=2)        0.421   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X46Y65.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.439ns logic, 1.175ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.639ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.639ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X43Y65.A5      net (fanout=1121)     0.779   m_startup_reset
    SLICE_X43Y65.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X46Y65.SR      net (fanout=2)        0.421   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X46Y65.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (0.439ns logic, 1.200ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X46Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.621ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.621ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y65.A1      net (fanout=2)        0.754   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y65.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X46Y65.CLK     net (fanout=2)        0.466   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      1.621ns (0.401ns logic, 1.220ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X46Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.646ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.646ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X43Y65.A5      net (fanout=1121)     0.779   m_startup_reset
    SLICE_X43Y65.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X46Y65.CLK     net (fanout=2)        0.466   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.401ns logic, 1.245ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.782ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X42Y61.A3      net (fanout=1121)     2.091   m_startup_reset
    SLICE_X42Y61.A       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1694_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X43Y61.SR      net (fanout=2)        0.817   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X43Y61.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (0.874ns logic, 2.908ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.358ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X42Y61.A1      net (fanout=2)        1.667   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X42Y61.A       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1694_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X43Y61.SR      net (fanout=2)        0.817   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X43Y61.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.358ns (0.874ns logic, 2.484ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.255ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.245ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X42Y61.A3      net (fanout=1121)     2.091   m_startup_reset
    SLICE_X42Y61.AMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1694_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X43Y61.CLK     net (fanout=2)        0.502   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (0.652ns logic, 2.593ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.679ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.821ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X42Y61.A1      net (fanout=2)        1.667   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X42Y61.AMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1694_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X43Y61.CLK     net (fanout=2)        0.502   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.652ns logic, 2.169ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.905ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X42Y61.A1      net (fanout=2)        0.973   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X42Y61.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1694_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X43Y61.SR      net (fanout=2)        0.423   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X43Y61.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (0.509ns logic, 1.396ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.201ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X42Y61.A3      net (fanout=1121)     1.269   m_startup_reset
    SLICE_X42Y61.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1694_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X43Y61.SR      net (fanout=2)        0.423   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X43Y61.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (0.509ns logic, 1.692ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.663ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.663ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X42Y61.A1      net (fanout=2)        0.973   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X42Y61.AMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1694_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X43Y61.CLK     net (fanout=2)        0.301   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      1.663ns (0.389ns logic, 1.274ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.959ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.959ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X42Y61.A3      net (fanout=1121)     1.269   m_startup_reset
    SLICE_X42Y61.AMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1694_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X43Y61.CLK     net (fanout=2)        0.301   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (0.389ns logic, 1.570ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.468ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X47Y37.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X47Y36.A3      net (fanout=1121)     4.076   m_startup_reset
    SLICE_X47Y36.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA2<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X47Y37.SR      net (fanout=2)        0.462   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X47Y37.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.468ns (0.930ns logic, 4.538ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.242ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X47Y36.A5      net (fanout=2)        0.833   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X47Y36.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA2<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X47Y37.SR      net (fanout=2)        0.462   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X47Y37.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (0.947ns logic, 1.295ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X47Y37.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.432ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.068ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X47Y36.A3      net (fanout=1121)     4.076   m_startup_reset
    SLICE_X47Y36.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA2<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X47Y37.CLK     net (fanout=2)        0.288   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      5.068ns (0.704ns logic, 4.364ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.658ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.842ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X47Y36.A5      net (fanout=2)        0.833   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X47Y36.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA2<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X47Y37.CLK     net (fanout=2)        0.288   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      1.842ns (0.721ns logic, 1.121ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X47Y37.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.234ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X47Y36.A5      net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X47Y36.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA2<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X47Y37.SR      net (fanout=2)        0.253   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X47Y37.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (0.511ns logic, 0.723ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X47Y36.A3      net (fanout=1121)     2.574   m_startup_reset
    SLICE_X47Y36.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA2<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X47Y37.SR      net (fanout=2)        0.253   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X47Y37.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (0.509ns logic, 2.827ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X47Y37.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.991ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      0.991ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X47Y36.A5      net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X47Y36.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA2<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X47Y37.CLK     net (fanout=2)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.403ns logic, 0.588ns route)
                                                       (40.7% logic, 59.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X47Y37.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.093ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.093ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X47Y36.A3      net (fanout=1121)     2.574   m_startup_reset
    SLICE_X47Y36.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA2<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X47Y37.CLK     net (fanout=2)        0.118   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      3.093ns (0.401ns logic, 2.692ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.663ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X44Y34.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X45Y33.C1      net (fanout=1121)     5.123   m_startup_reset
    SLICE_X45Y33.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X44Y34.SR      net (fanout=2)        0.697   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X44Y34.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.663ns (0.843ns logic, 5.820ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.305ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X45Y33.C3      net (fanout=2)        0.748   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X45Y33.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X44Y34.SR      net (fanout=2)        0.697   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X44Y34.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (0.860ns logic, 1.445ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X44Y34.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.014ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.486ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X45Y33.C1      net (fanout=1121)     5.123   m_startup_reset
    SLICE_X45Y33.CMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X44Y34.CLK     net (fanout=2)        0.659   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      6.486ns (0.704ns logic, 5.782ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.372ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.128ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X45Y33.C3      net (fanout=2)        0.748   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X45Y33.CMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X44Y34.CLK     net (fanout=2)        0.659   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (0.721ns logic, 1.407ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X44Y34.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.274ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.DQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X45Y33.C3      net (fanout=2)        0.438   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X45Y33.C       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X44Y34.SR      net (fanout=2)        0.397   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X44Y34.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.439ns logic, 0.835ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.031ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X45Y33.C1      net (fanout=1121)     3.197   m_startup_reset
    SLICE_X45Y33.C       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X44Y34.SR      net (fanout=2)        0.397   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X44Y34.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (0.437ns logic, 3.594ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X44Y34.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.172ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.172ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.DQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X45Y33.C3      net (fanout=2)        0.438   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X45Y33.CMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X44Y34.CLK     net (fanout=2)        0.331   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (0.403ns logic, 0.769ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X44Y34.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.929ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.929ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.DQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X45Y33.C1      net (fanout=1121)     3.197   m_startup_reset
    SLICE_X45Y33.CMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X44Y34.CLK     net (fanout=2)        0.331   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (0.401ns logic, 3.528ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.004ns.
--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn (SLICE_X46Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.996ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.530ns (Levels of Logic = 1)
  Clock Path Delay:     0.926ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp568.IMUX.6
    SLICE_X46Y38.AX      net (fanout=2)        3.134   lb_cs_n_IBUF
    SLICE_X46Y38.CLK     Tdick                 0.086   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (1.396ns logic, 3.134ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X46Y38.CLK     net (fanout=741)      0.850   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (-2.870ns logic, 3.796ns route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientRDn (SLICE_X37Y41.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.005ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_rd_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.466ns (Levels of Logic = 1)
  Clock Path Delay:     0.871ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: lb_rd_n to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.I                Tiopi                 1.310   lb_rd_n
                                                       lb_rd_n
                                                       lb_rd_n_IBUF
                                                       ProtoComp568.IMUX.8
    SLICE_X37Y41.AX      net (fanout=3)        3.093   oJL098_RDn_OBUF
    SLICE_X37Y41.CLK     Tdick                 0.063   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (1.373ns logic, 3.093ns route)
                                                       (30.7% logic, 69.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X37Y41.CLK     net (fanout=741)      0.795   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (-2.870ns logic, 3.741ns route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientWRn (SLICE_X42Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.574ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_wr_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      3.926ns (Levels of Logic = 1)
  Clock Path Delay:     0.900ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: lb_wr_n to LocalBusBridgeAleDec_inst/m_ClientWRn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M16.I                Tiopi                 1.310   lb_wr_n
                                                       lb_wr_n
                                                       lb_wr_n_IBUF
                                                       ProtoComp568.IMUX.9
    SLICE_X42Y36.AX      net (fanout=3)        2.530   oJL098_WRn_OBUF
    SLICE_X42Y36.CLK     Tdick                 0.086   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (1.396ns logic, 2.530ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientWRn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X42Y36.CLK     net (fanout=741)      0.824   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (-2.870ns logic, 3.770ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (SLICE_X12Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.481ns (Levels of Logic = 1)
  Clock Path Delay:     3.429ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_b to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   svo_enc_b
                                                       svo_enc_b
                                                       svo_enc_b_IBUF
                                                       ProtoComp568.IMUX.27
    SLICE_X12Y3.AX       net (fanout=1)        2.248   svo_enc_b_IBUF
    SLICE_X12Y3.CLK      Tckdi       (-Th)    -0.107   CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (1.233ns logic, 2.248ns route)
                                                       (35.4% logic, 64.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X12Y3.CLK      net (fanout=720)      1.199   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (1.519ns logic, 1.910ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0 (SLICE_X9Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iExtIRQInput (PAD)
  Destination:          CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.539ns (Levels of Logic = 1)
  Clock Path Delay:     3.437ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iExtIRQInput to CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A2.I                 Tiopi                 1.126   iExtIRQInput
                                                       iExtIRQInput
                                                       iExtIRQInput_IBUF
                                                       ProtoComp568.IMUX.24
    SLICE_X9Y61.AX       net (fanout=1)        2.365   iExtIRQInput_IBUF
    SLICE_X9Y61.CLK      Tckdi       (-Th)    -0.048   CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack<3>
                                                       CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.174ns logic, 2.365ns route)
                                                       (33.2% logic, 66.8% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X9Y61.CLK      net (fanout=720)      1.207   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.519ns logic, 1.918ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (SLICE_X9Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 1)
  Clock Path Delay:     3.443ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_A to CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P2.I                 Tiopi                 1.126   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp568.IMUX.21
    SLICE_X9Y6.AX        net (fanout=1)        2.473   iMPG_A_IBUF
    SLICE_X9Y6.CLK       Tckdi       (-Th)    -0.048   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (1.174ns logic, 2.473ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X9Y6.CLK       net (fanout=720)      1.213   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.443ns (1.519ns logic, 1.924ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 56 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.223ns.
--------------------------------------------------------------------------------

Paths for end point led_1 (A13.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.777ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_0 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.877ns (Levels of Logic = 3)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X23Y55.CLK     net (fanout=720)      1.091   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_0 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y55.AQ      Tcko                  0.391   CNC2_22A/m_Led_timer<6>
                                                       CNC2_22A/m_Led_timer_0
    SLICE_X25Y55.B1      net (fanout=2)        0.718   CNC2_22A/m_Led_timer<0>
    SLICE_X25Y55.B       Tilo                  0.259   CNC2_22A/n0091<22>
                                                       CNC2_22A/n0091<22>1
    SLICE_X26Y57.B1      net (fanout=2)        1.034   CNC2_22A/n0091<22>
    SLICE_X26Y57.BMUX    Tilo                  0.261   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        3.833   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      8.877ns (3.292ns logic, 5.585ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.792ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_5 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.862ns (Levels of Logic = 3)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X23Y55.CLK     net (fanout=720)      1.091   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_5 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y55.CMUX    Tshcko                0.461   CNC2_22A/m_Led_timer<6>
                                                       CNC2_22A/m_Led_timer_5
    SLICE_X25Y55.B2      net (fanout=2)        0.633   CNC2_22A/m_Led_timer<5>
    SLICE_X25Y55.B       Tilo                  0.259   CNC2_22A/n0091<22>
                                                       CNC2_22A/n0091<22>1
    SLICE_X26Y57.B1      net (fanout=2)        1.034   CNC2_22A/n0091<22>
    SLICE_X26Y57.BMUX    Tilo                  0.261   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        3.833   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      8.862ns (3.362ns logic, 5.500ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.905ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_1 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.749ns (Levels of Logic = 3)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X23Y55.CLK     net (fanout=720)      1.091   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_1 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y55.AMUX    Tshcko                0.461   CNC2_22A/m_Led_timer<6>
                                                       CNC2_22A/m_Led_timer_1
    SLICE_X25Y55.B3      net (fanout=2)        0.520   CNC2_22A/m_Led_timer<1>
    SLICE_X25Y55.B       Tilo                  0.259   CNC2_22A/n0091<22>
                                                       CNC2_22A/n0091<22>1
    SLICE_X26Y57.B1      net (fanout=2)        1.034   CNC2_22A/n0091<22>
    SLICE_X26Y57.BMUX    Tilo                  0.261   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        3.833   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      8.749ns (3.362ns logic, 5.387ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point svo_on (G1.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.919ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.607ns (Levels of Logic = 4)
  Clock Path Delay:     3.449ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y44.CLK     net (fanout=720)      1.219   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (1.519ns logic, 1.930ns route)
                                                       (44.0% logic, 56.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.DQ      Tcko                  0.447   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X11Y44.B1      net (fanout=2)        1.083   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X11Y44.B       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X11Y47.C5      net (fanout=1)        0.796   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>
    SLICE_X11Y47.C       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X4Y49.D5       net (fanout=119)      0.706   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X4Y49.DMUX     Tilo                  0.251   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Out_Negedge_status
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        2.425   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      8.607ns (3.597ns logic, 5.010ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.073ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.453ns (Levels of Logic = 4)
  Clock Path Delay:     3.449ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y44.CLK     net (fanout=720)      1.219   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (1.519ns logic, 1.930ns route)
                                                       (44.0% logic, 56.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.AQ      Tcko                  0.447   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X11Y44.B3      net (fanout=2)        0.929   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X11Y44.B       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X11Y47.C5      net (fanout=1)        0.796   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>
    SLICE_X11Y47.C       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X4Y49.D5       net (fanout=119)      0.706   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X4Y49.DMUX     Tilo                  0.251   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Out_Negedge_status
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        2.425   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      8.453ns (3.597ns logic, 4.856ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.396ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.130ns (Levels of Logic = 4)
  Clock Path Delay:     3.449ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y44.CLK     net (fanout=720)      1.219   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (1.519ns logic, 1.930ns route)
                                                       (44.0% logic, 56.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.BQ      Tcko                  0.447   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X11Y44.B2      net (fanout=2)        0.606   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X11Y44.B       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X11Y47.C5      net (fanout=1)        0.796   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>
    SLICE_X11Y47.C       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X4Y49.D5       net (fanout=119)      0.706   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X4Y49.DMUX     Tilo                  0.251   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Out_Negedge_status
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        2.425   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      8.130ns (3.597ns logic, 4.533ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (B16.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.753ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.008ns (Levels of Logic = 2)
  Clock Path Delay:     0.839ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X37Y33.CLK     net (fanout=741)      1.082   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (-3.577ns logic, 4.416ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y33.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X50Y45.A1      net (fanout=56)       2.977   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X50Y45.A       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<12>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        3.056   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.008ns (2.975ns logic, 6.033ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.118ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.616ns (Levels of Logic = 2)
  Clock Path Delay:     0.866ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X44Y25.CLK     net (fanout=741)      1.109   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (-3.577ns logic, 4.443ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y25.CQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X50Y45.A5      net (fanout=75)       2.568   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X50Y45.A       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<12>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        3.056   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      8.616ns (2.992ns logic, 5.624ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (A14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.195ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.039ns (Levels of Logic = 1)
  Clock Path Delay:     0.556ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X48Y72.CLK     net (fanout=741)      0.567   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (-1.976ns logic, 2.532ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y72.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.O                net (fanout=1)        1.443   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.PAD              Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (1.596ns logic, 1.443ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (C15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.408ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.234ns (Levels of Logic = 1)
  Clock Path Delay:     0.574ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X48Y44.CLK     net (fanout=741)      0.585   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (-1.976ns logic, 2.550ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.O                net (fanout=1)        1.638   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.234ns (1.596ns logic, 1.638ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (B14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.123ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.034ns (Levels of Logic = 2)
  Clock Path Delay:     0.489ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X35Y75.CLK     net (fanout=741)      0.500   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (-1.976ns logic, 2.465ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y75.CQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X49Y77.A4      net (fanout=74)       0.960   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X49Y77.A       Tilo                  0.156   SRI_RTS_1_OBUF
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        1.324   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (1.750ns logic, 2.284ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.618ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 2)
  Clock Path Delay:     0.518ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp568.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X40Y77.CLK     net (fanout=741)      0.529   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (-1.976ns logic, 2.494ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y77.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X49Y77.A5      net (fanout=56)       0.424   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X49Y77.A       Tilo                  0.156   SRI_RTS_1_OBUF
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        1.324   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (1.752ns logic, 1.748ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     20.528ns|     24.314ns|            0|            0|    385104872|       642473|
| TS_CLK_80MHz                  |     12.500ns|     12.157ns|      6.663ns|            0|            0|       642457|           16|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      2.876ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      3.782ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.468ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.663ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    2.772(R)|      SLOW  |   -0.443(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    3.292(R)|      SLOW  |   -0.835(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iExtIRQInput    |    1.327(R)|      SLOW  |   -0.077(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_A          |    1.435(R)|      SLOW  |   -0.179(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_B          |    1.857(R)|      SLOW  |   -0.467(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_Index      |    1.986(R)|      SLOW  |   -0.515(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    4.004(R)|      SLOW  |   -1.263(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    3.995(R)|      SLOW  |   -1.327(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    3.426(R)|      SLOW  |   -0.923(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
rio_RcvDataIn<0>|    1.739(R)|      SLOW  |   -0.471(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
rio_RcvDataIn<1>|    2.333(R)|      SLOW  |   -0.810(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<0>    |    1.729(R)|      SLOW  |   -0.439(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a       |    2.198(R)|      SLOW  |   -0.761(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b       |    1.284(R)|      SLOW  |   -0.027(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index   |    2.206(R)|      SLOW  |   -0.600(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>       |        10.247(R)|      SLOW  |         5.348(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>       |         7.848(R)|      SLOW  |         3.618(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>        |         6.641(R)|      SLOW  |         3.408(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>        |         6.243(R)|      SLOW  |         3.195(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int           |         9.657(R)|      SLOW  |         5.437(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1            |        12.223(R)|      SLOW  |         6.089(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<0>|         8.137(R)|      SLOW  |         4.489(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<1>|         9.116(R)|      SLOW  |         5.074(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_clk          |         8.044(R)|      SLOW  |         4.476(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_cs_n         |         8.173(R)|      SLOW  |         4.541(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_mosi         |         8.486(R)|      SLOW  |         4.758(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>       |         9.067(R)|      SLOW  |         5.048(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>        |         9.085(R)|      SLOW  |         5.039(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on           |        12.081(R)|      SLOW  |         5.576(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   18.810|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 3.977; Ideal Clock Offset To Actual Clock -10.484; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    2.772(R)|      SLOW  |   -0.443(R)|      FAST  |   22.228|    0.443|       10.893|
SRI_RX<1>         |    3.292(R)|      SLOW  |   -0.835(R)|      FAST  |   21.708|    0.835|       10.436|
iExtIRQInput      |    1.327(R)|      SLOW  |   -0.077(R)|      SLOW  |   23.673|    0.077|       11.798|
iMPG_A            |    1.435(R)|      SLOW  |   -0.179(R)|      SLOW  |   23.565|    0.179|       11.693|
iMPG_B            |    1.857(R)|      SLOW  |   -0.467(R)|      FAST  |   23.143|    0.467|       11.338|
iMPG_Index        |    1.986(R)|      SLOW  |   -0.515(R)|      FAST  |   23.014|    0.515|       11.250|
lb_cs_n           |    4.004(R)|      SLOW  |   -1.263(R)|      FAST  |   20.996|    1.263|        9.866|
lb_rd_n           |    3.995(R)|      SLOW  |   -1.327(R)|      FAST  |   21.005|    1.327|        9.839|
lb_wr_n           |    3.426(R)|      SLOW  |   -0.923(R)|      FAST  |   21.574|    0.923|       10.326|
rio_RcvDataIn<0>  |    1.739(R)|      SLOW  |   -0.471(R)|      SLOW  |   23.261|    0.471|       11.395|
rio_RcvDataIn<1>  |    2.333(R)|      SLOW  |   -0.810(R)|      FAST  |   22.667|    0.810|       10.929|
svo_alarm<0>      |    1.729(R)|      SLOW  |   -0.439(R)|      SLOW  |   23.271|    0.439|       11.416|
svo_enc_a         |    2.198(R)|      SLOW  |   -0.761(R)|      FAST  |   22.802|    0.761|       11.021|
svo_enc_b         |    1.284(R)|      SLOW  |   -0.027(R)|      SLOW  |   23.716|    0.027|       11.845|
svo_enc_index     |    2.206(R)|      SLOW  |   -0.600(R)|      FAST  |   22.794|    0.600|       11.097|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.004|         -  |      -0.027|         -  |   20.996|    0.027|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 5.980 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       10.247|      SLOW  |        5.348|      FAST  |         4.004|
SRI_RTS<1>                                     |        7.848|      SLOW  |        3.618|      FAST  |         1.605|
SRI_TX<0>                                      |        6.641|      SLOW  |        3.408|      FAST  |         0.398|
SRI_TX<1>                                      |        6.243|      SLOW  |        3.195|      FAST  |         0.000|
lb_int                                         |        9.657|      SLOW  |        5.437|      FAST  |         3.414|
led_1                                          |       12.223|      SLOW  |        6.089|      FAST  |         5.980|
rio_XmtDataOut<0>                              |        8.137|      SLOW  |        4.489|      FAST  |         1.894|
rio_XmtDataOut<1>                              |        9.116|      SLOW  |        5.074|      FAST  |         2.873|
spi_clk                                        |        8.044|      SLOW  |        4.476|      FAST  |         1.801|
spi_cs_n                                       |        8.173|      SLOW  |        4.541|      FAST  |         1.930|
spi_mosi                                       |        8.486|      SLOW  |        4.758|      FAST  |         2.243|
svo_ccw<0>                                     |        9.067|      SLOW  |        5.048|      FAST  |         2.824|
svo_cw<0>                                      |        9.085|      SLOW  |        5.039|      FAST  |         2.842|
svo_on                                         |       12.081|      SLOW  |        5.576|      FAST  |         5.838|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 385747416 paths, 0 nets, and 37936 connections

Design statistics:
   Minimum period:  20.528ns{1}   (Maximum frequency:  48.714MHz)
   Maximum path delay from/to any node:   6.663ns
   Minimum input required time before clock:   4.004ns
   Minimum output required time after clock:  12.223ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 06 14:40:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 274 MB



