`timescale 1ns / 1ps
module syncronous_up_counter(
    input clk,rst,
    output reg [2:0]count
    );
    always@(posedge clk) begin
       if(rst)
            count = 3'b000;
       else
           count = count + 1;
    end
endmodule

