

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl24/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler       warp_limiting:2:24 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
916227844eacf47b27f90dc95594571e  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/kmeans/gpgpu_ptx_sim__kmeans
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=kmeans_cuda.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/kmeans/gpgpu_ptx_sim__kmeans
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/kmeans/gpgpu_ptx_sim__kmeans "
Parsing file _cuobjdump_complete_output_dsIiVg
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: kmeans_cuda.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: kmeans_cuda.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kmeansPointPfiiiPiS_S_S0_ : hostFun 0x0x402e47, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14invert_mappingPfS_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14invert_mappingPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z14invert_mappingPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14invert_mappingPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14invert_mappingPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14invert_mappingPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14invert_mappingPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z14invert_mappingPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (_1.ptx:70) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (_1.ptx:103) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x058 (_1.ptx:74) @%p2 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (_1.ptx:103) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x108 (_1.ptx:99) @%p3 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (_1.ptx:103) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14invert_mappingPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14invert_mappingPfS_ii'.
GPGPU-Sim PTX: allocating global region for "t_features" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "c_clusters" from 0x180 to 0x1280 (global memory space) 1
GPGPU-Sim PTX: instruction assembly for function '_Z11kmeansPointPfiiiPiS_S_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11kmeansPointPfiiiPiS_S_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11kmeansPointPfiiiPiS_S_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11kmeansPointPfiiiPiS_S_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11kmeansPointPfiiiPiS_S_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11kmeansPointPfiiiPiS_S_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11kmeansPointPfiiiPiS_S_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11kmeansPointPfiiiPiS_S_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x180 (_1.ptx:138) @!%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:207) @!%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:142) @%p2 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:207) @!%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f0 (_1.ptx:154) @!%p3 bra $Lt_1_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e0 (_1.ptx:190) setp.lt.f32 %p5, %f2, %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c8 (_1.ptx:185) @%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:186) bra.uni $Lt_1_5890;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:186) bra.uni $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e0 (_1.ptx:190) setp.lt.f32 %p5, %f2, %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (_1.ptx:191) @!%p5 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:197) add.s32 %r18, %r18, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x310 (_1.ptx:199) @%p6 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:200) bra.uni $Lt_1_4610;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x318 (_1.ptx:200) bra.uni $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:207) @!%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x328 (_1.ptx:203) bra.uni $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:207) @!%p1 bra $Lt_1_7682;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x338 (_1.ptx:207) @!%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:216) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11kmeansPointPfiiiPiS_S_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11kmeansPointPfiiiPiS_S_S0_'.
GPGPU-Sim PTX: allocating global region for "t_features_flipped" from 0x1280 to 0x1284 (global memory space)
GPGPU-Sim PTX: allocating global region for "t_clusters" from 0x1284 to 0x1288 (global memory space)
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_FpFQXo"
Running: cat _ptx_FpFQXo | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_B2wZpx
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_B2wZpx --output-file  /dev/null 2> _ptx_FpFQXoinfo"
GPGPU-Sim PTX: Kernel '_Z11kmeansPointPfiiiPiS_S_S0_' : regs=12, lmem=0, smem=0, cmem=4440
GPGPU-Sim PTX: Kernel '_Z14invert_mappingPfS_ii' : regs=10, lmem=0, smem=0, cmem=4408
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_FpFQXo _ptx2_B2wZpx _ptx_FpFQXoinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z14invert_mappingPfS_ii : hostFun 0x0x402cb7, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6085e0; deviceAddress = c_clusters; deviceName = c_clusters
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4352 bytes
GPGPU-Sim PTX registering constant c_clusters (4352 bytes) to name mapping

I/O completed

Number of objects: 204800
Number of features: 34

GPGPU-Sim PTX: cudaLaunch for 0x0x402cb7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14invert_mappingPfS_ii' to stream 0, gridDim= (841,1,1) blockDim = (256,1,1) 
kernel '_Z14invert_mappingPfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(43,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 111808 (ipc=223.6) sim_rate=37269 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 13:05:41 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(61,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 328576 (ipc=328.6) sim_rate=82144 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 13:05:42 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(12,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 518624 (ipc=345.7) sim_rate=103724 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 13:05:43 2016
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 524864 (ipc=209.9) sim_rate=87477 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 13:05:44 2016
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 531296 (ipc=151.8) sim_rate=75899 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 13:05:45 2016
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 536416 (ipc=119.2) sim_rate=67052 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 13:05:46 2016
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 544672 (ipc=99.0) sim_rate=60519 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 13:05:47 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(6,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 553312 (ipc=85.1) sim_rate=55331 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 13:05:48 2016
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 562464 (ipc=75.0) sim_rate=51133 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 13:05:49 2016
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 572544 (ipc=67.4) sim_rate=47712 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 13:05:50 2016
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 577632 (ipc=64.2) sim_rate=44433 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 13:05:51 2016
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 586656 (ipc=58.7) sim_rate=41904 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 13:05:52 2016
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 594944 (ipc=54.1) sim_rate=39662 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 13:05:53 2016
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 602592 (ipc=50.2) sim_rate=37662 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 13:05:54 2016
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 611392 (ipc=47.0) sim_rate=35964 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 13:05:55 2016
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 625760 (ipc=43.2) sim_rate=34764 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 13:05:56 2016
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 634496 (ipc=40.9) sim_rate=33394 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 13:05:57 2016
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 647168 (ipc=38.1) sim_rate=32358 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 13:05:58 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 659360 (ipc=35.6) sim_rate=31398 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 13:05:59 2016
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 667872 (ipc=34.2) sim_rate=30357 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 13:06:00 2016
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 681248 (ipc=32.4) sim_rate=29619 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 13:06:01 2016
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 696064 (ipc=30.9) sim_rate=29002 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 13:06:02 2016
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 704512 (ipc=30.0) sim_rate=28180 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 13:06:03 2016
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 714272 (ipc=29.2) sim_rate=27472 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 13:06:04 2016
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 722176 (ipc=28.3) sim_rate=26747 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 13:06:05 2016
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 731072 (ipc=27.6) sim_rate=26109 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 13:06:06 2016
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 740256 (ipc=26.9) sim_rate=25526 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 13:06:07 2016
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 750560 (ipc=26.3) sim_rate=25018 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 13:06:08 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(7,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 759968 (ipc=25.8) sim_rate=24515 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 13:06:09 2016
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 763008 (ipc=25.4) sim_rate=23844 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 13:06:10 2016
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 772256 (ipc=24.9) sim_rate=23401 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 13:06:11 2016
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 781472 (ipc=24.4) sim_rate=22984 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 13:06:12 2016
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 790240 (ipc=23.9) sim_rate=22578 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 13:06:13 2016
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 795040 (ipc=23.7) sim_rate=22084 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 13:06:14 2016
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 807776 (ipc=23.1) sim_rate=21831 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 13:06:15 2016
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 818016 (ipc=22.7) sim_rate=21526 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 13:06:16 2016
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 827200 (ipc=22.4) sim_rate=21210 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 13:06:17 2016
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 830592 (ipc=22.1) sim_rate=20764 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 13:06:18 2016
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 841248 (ipc=21.9) sim_rate=20518 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 13:06:19 2016
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 849696 (ipc=21.5) sim_rate=20230 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 13:06:20 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 857920 (ipc=21.2) sim_rate=19951 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 13:06:21 2016
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 867552 (ipc=20.9) sim_rate=19717 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 13:06:22 2016
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 876640 (ipc=20.6) sim_rate=19480 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 13:06:23 2016
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 886272 (ipc=20.4) sim_rate=19266 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 13:06:24 2016
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 891232 (ipc=20.3) sim_rate=18962 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 13:06:25 2016
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 899840 (ipc=20.0) sim_rate=18746 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 13:06:26 2016
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 908064 (ipc=19.7) sim_rate=18531 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 13:06:27 2016
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 917696 (ipc=19.5) sim_rate=18353 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 13:06:28 2016
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 926624 (ipc=19.3) sim_rate=18169 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 13:06:29 2016
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 935840 (ipc=19.1) sim_rate=17996 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 13:06:30 2016
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 941280 (ipc=19.0) sim_rate=17760 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 13:06:31 2016
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 949856 (ipc=18.8) sim_rate=17589 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 13:06:32 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 959296 (ipc=18.6) sim_rate=17441 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 13:06:33 2016
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 967872 (ipc=18.4) sim_rate=17283 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 13:06:34 2016
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 976512 (ipc=18.3) sim_rate=17131 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 13:06:35 2016
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 985632 (ipc=18.1) sim_rate=16993 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 13:06:36 2016
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 990496 (ipc=18.0) sim_rate=16788 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 13:06:37 2016
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 1000608 (ipc=17.9) sim_rate=16676 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 13:06:38 2016
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 1010400 (ipc=17.7) sim_rate=16563 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 13:06:39 2016
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 1019584 (ipc=17.6) sim_rate=16444 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 13:06:40 2016
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 1027328 (ipc=17.4) sim_rate=16306 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 13:06:41 2016
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 1036832 (ipc=17.3) sim_rate=16200 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 13:06:42 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(24,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 1050848 (ipc=17.1) sim_rate=16166 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 13:06:43 2016
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 1060736 (ipc=17.0) sim_rate=16071 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 13:06:44 2016
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 1074208 (ipc=16.8) sim_rate=16032 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 13:06:45 2016
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 1084192 (ipc=16.7) sim_rate=15944 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 13:06:46 2016
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 1091456 (ipc=16.5) sim_rate=15818 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 13:06:47 2016
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 1100704 (ipc=16.4) sim_rate=15724 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 13:06:48 2016
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 1109088 (ipc=16.3) sim_rate=15620 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 13:06:49 2016
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 1118592 (ipc=16.2) sim_rate=15536 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 13:06:50 2016
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 1128000 (ipc=16.1) sim_rate=15452 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 13:06:51 2016
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 1135904 (ipc=16.0) sim_rate=15350 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 13:06:52 2016
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 1146560 (ipc=15.9) sim_rate=15287 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 13:06:53 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(9,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 1156416 (ipc=15.8) sim_rate=15216 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 13:06:54 2016
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 1164672 (ipc=15.7) sim_rate=15125 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 13:06:55 2016
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 1173280 (ipc=15.6) sim_rate=15042 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 13:06:56 2016
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 1182400 (ipc=15.6) sim_rate=14967 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 13:06:57 2016
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 1191840 (ipc=15.5) sim_rate=14898 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 13:06:58 2016
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 1200064 (ipc=15.4) sim_rate=14815 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 13:06:59 2016
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 1215968 (ipc=15.3) sim_rate=14828 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 13:07:00 2016
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 1225440 (ipc=15.2) sim_rate=14764 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 13:07:01 2016
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 1234432 (ipc=15.1) sim_rate=14695 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 13:07:02 2016
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 1244096 (ipc=15.1) sim_rate=14636 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 13:07:03 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(15,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 1258048 (ipc=15.0) sim_rate=14628 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 13:07:04 2016
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 1265632 (ipc=14.9) sim_rate=14547 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 13:07:05 2016
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 1273216 (ipc=14.8) sim_rate=14468 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 13:07:06 2016
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 1281696 (ipc=14.7) sim_rate=14401 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 13:07:07 2016
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 1290112 (ipc=14.7) sim_rate=14334 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 13:07:08 2016
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 1300608 (ipc=14.6) sim_rate=14292 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 13:07:09 2016
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 1310688 (ipc=14.6) sim_rate=14246 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 13:07:10 2016
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 1323040 (ipc=14.5) sim_rate=14226 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 13:07:11 2016
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 1331200 (ipc=14.4) sim_rate=14161 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 13:07:12 2016
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 1341504 (ipc=14.3) sim_rate=14121 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 13:07:13 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(42,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 1348992 (ipc=14.3) sim_rate=14052 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 13:07:14 2016
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 1356896 (ipc=14.2) sim_rate=13988 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 13:07:15 2016
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 1367072 (ipc=14.2) sim_rate=13949 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 13:07:16 2016
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 1376064 (ipc=14.1) sim_rate=13899 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 13:07:17 2016
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 1384096 (ipc=14.1) sim_rate=13840 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 13:07:18 2016
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 1393472 (ipc=14.0) sim_rate=13796 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 13:07:19 2016
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 1402208 (ipc=14.0) sim_rate=13747 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 13:07:20 2016
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 1411520 (ipc=13.9) sim_rate=13704 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 13:07:21 2016
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 1419744 (ipc=13.9) sim_rate=13651 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 13:07:22 2016
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 1429312 (ipc=13.8) sim_rate=13612 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 13:07:23 2016
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 1439008 (ipc=13.8) sim_rate=13575 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 13:07:24 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(13,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 1453760 (ipc=13.7) sim_rate=13586 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 13:07:25 2016
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 1461632 (ipc=13.7) sim_rate=13533 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 13:07:26 2016
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 1471296 (ipc=13.6) sim_rate=13498 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 13:07:27 2016
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 1480160 (ipc=13.6) sim_rate=13456 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 13:07:28 2016
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 1489472 (ipc=13.5) sim_rate=13418 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 13:07:29 2016
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 1499104 (ipc=13.5) sim_rate=13384 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 13:07:30 2016
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 1506912 (ipc=13.5) sim_rate=13335 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 13:07:31 2016
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 1515712 (ipc=13.4) sim_rate=13295 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 13:07:32 2016
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 1524288 (ipc=13.4) sim_rate=13254 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 13:07:33 2016
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 1533760 (ipc=13.3) sim_rate=13222 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 13:07:34 2016
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 1542752 (ipc=13.3) sim_rate=13185 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 13:07:35 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 1551968 (ipc=13.3) sim_rate=13152 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 13:07:36 2016
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 1560704 (ipc=13.2) sim_rate=13115 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 13:07:37 2016
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 1570432 (ipc=13.2) sim_rate=13086 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 13:07:38 2016
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 1577888 (ipc=13.1) sim_rate=13040 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 13:07:39 2016
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 1588384 (ipc=13.1) sim_rate=13019 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 13:07:40 2016
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 1598272 (ipc=13.1) sim_rate=12994 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 13:07:41 2016
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 1606624 (ipc=13.1) sim_rate=12956 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 13:07:42 2016
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 1619552 (ipc=13.0) sim_rate=12956 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 13:07:43 2016
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 1628384 (ipc=13.0) sim_rate=12923 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 13:07:44 2016
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 1637600 (ipc=12.9) sim_rate=12894 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 13:07:45 2016
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 1647968 (ipc=12.9) sim_rate=12874 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 13:07:46 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(22,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 1657216 (ipc=12.9) sim_rate=12846 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 13:07:47 2016
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 1665664 (ipc=12.9) sim_rate=12812 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 13:07:48 2016
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 1673568 (ipc=12.8) sim_rate=12775 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 13:07:49 2016
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 1681568 (ipc=12.8) sim_rate=12739 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 13:07:50 2016
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 1691552 (ipc=12.8) sim_rate=12718 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 13:07:51 2016
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 1700192 (ipc=12.7) sim_rate=12688 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 13:07:52 2016
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 1709728 (ipc=12.7) sim_rate=12664 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 13:07:53 2016
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 1718784 (ipc=12.7) sim_rate=12638 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 13:07:54 2016
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 1732992 (ipc=12.6) sim_rate=12649 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 13:07:55 2016
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 1742144 (ipc=12.6) sim_rate=12624 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 13:07:56 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(37,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 1750016 (ipc=12.6) sim_rate=12590 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 13:07:57 2016
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 1759104 (ipc=12.6) sim_rate=12565 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 13:07:58 2016
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 1767904 (ipc=12.5) sim_rate=12538 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 13:07:59 2016
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 1775968 (ipc=12.5) sim_rate=12506 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 13:08:00 2016
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 1786784 (ipc=12.5) sim_rate=12494 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 13:08:01 2016
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 1795136 (ipc=12.5) sim_rate=12466 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 13:08:02 2016
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 1803872 (ipc=12.4) sim_rate=12440 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 13:08:03 2016
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 1813952 (ipc=12.4) sim_rate=12424 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 13:08:04 2016
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 1823392 (ipc=12.4) sim_rate=12404 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 13:08:05 2016
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 1833248 (ipc=12.4) sim_rate=12386 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 13:08:06 2016
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 1843104 (ipc=12.4) sim_rate=12369 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 13:08:07 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(30,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 1852096 (ipc=12.3) sim_rate=12347 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 13:08:08 2016
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 1861280 (ipc=12.3) sim_rate=12326 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 13:08:09 2016
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 1869344 (ipc=12.3) sim_rate=12298 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 13:08:10 2016
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 1882304 (ipc=12.3) sim_rate=12302 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 13:08:11 2016
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 1892544 (ipc=12.2) sim_rate=12289 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 13:08:12 2016
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 1901952 (ipc=12.2) sim_rate=12270 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 13:08:13 2016
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 1912320 (ipc=12.2) sim_rate=12258 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 13:08:14 2016
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 1920896 (ipc=12.2) sim_rate=12235 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 13:08:15 2016
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 1930272 (ipc=12.2) sim_rate=12216 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 13:08:16 2016
GPGPU-Sim uArch: cycles simulated: 159500  inst.: 1940928 (ipc=12.2) sim_rate=12207 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 13:08:17 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(30,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 1948640 (ipc=12.1) sim_rate=12179 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 13:08:18 2016
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 1957888 (ipc=12.1) sim_rate=12160 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 13:08:19 2016
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 1967712 (ipc=12.1) sim_rate=12146 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 13:08:20 2016
GPGPU-Sim uArch: cycles simulated: 163500  inst.: 1977792 (ipc=12.1) sim_rate=12133 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 13:08:21 2016
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 1991232 (ipc=12.1) sim_rate=12141 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 13:08:22 2016
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 2000672 (ipc=12.1) sim_rate=12125 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 13:08:23 2016
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 2009792 (ipc=12.0) sim_rate=12107 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 13:08:24 2016
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 2018784 (ipc=12.0) sim_rate=12088 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 13:08:25 2016
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 2029696 (ipc=12.0) sim_rate=12081 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 13:08:26 2016
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 2039520 (ipc=12.0) sim_rate=12068 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 13:08:27 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(56,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 2047488 (ipc=12.0) sim_rate=12044 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 13:08:28 2016
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 2057312 (ipc=12.0) sim_rate=12031 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 13:08:29 2016
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 2066816 (ipc=11.9) sim_rate=12016 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 13:08:30 2016
GPGPU-Sim uArch: cycles simulated: 174000  inst.: 2076768 (ipc=11.9) sim_rate=12004 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 13:08:31 2016
GPGPU-Sim uArch: cycles simulated: 175500  inst.: 2090400 (ipc=11.9) sim_rate=12013 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 13:08:32 2016
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 2104160 (ipc=11.9) sim_rate=12023 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 13:08:33 2016
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 2112480 (ipc=11.9) sim_rate=12002 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 13:08:34 2016
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 2120832 (ipc=11.8) sim_rate=11982 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 13:08:35 2016
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 2134688 (ipc=11.8) sim_rate=11992 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 13:08:36 2016
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 2143680 (ipc=11.8) sim_rate=11975 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 13:08:37 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(47,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 2158720 (ipc=11.8) sim_rate=11992 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 13:08:38 2016
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 2167392 (ipc=11.8) sim_rate=11974 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 13:08:39 2016
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 2178368 (ipc=11.8) sim_rate=11969 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 13:08:40 2016
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 2191808 (ipc=11.8) sim_rate=11977 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 13:08:41 2016
GPGPU-Sim uArch: cycles simulated: 187500  inst.: 2200416 (ipc=11.7) sim_rate=11958 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 13:08:42 2016
GPGPU-Sim uArch: cycles simulated: 188500  inst.: 2210464 (ipc=11.7) sim_rate=11948 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 13:08:43 2016
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 2225312 (ipc=11.7) sim_rate=11964 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 13:08:44 2016
GPGPU-Sim uArch: cycles simulated: 191000  inst.: 2234848 (ipc=11.7) sim_rate=11951 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 13:08:45 2016
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 2243552 (ipc=11.7) sim_rate=11933 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 13:08:46 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 2253504 (ipc=11.7) sim_rate=11923 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 13:08:47 2016
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 2261024 (ipc=11.7) sim_rate=11900 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 13:08:48 2016
GPGPU-Sim uArch: cycles simulated: 195000  inst.: 2270016 (ipc=11.6) sim_rate=11884 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 13:08:49 2016
GPGPU-Sim uArch: cycles simulated: 196500  inst.: 2283456 (ipc=11.6) sim_rate=11893 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 13:08:50 2016
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 2293632 (ipc=11.6) sim_rate=11884 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 13:08:51 2016
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 2301856 (ipc=11.6) sim_rate=11865 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 13:08:52 2016
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 2309952 (ipc=11.6) sim_rate=11845 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 13:08:53 2016
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 2320160 (ipc=11.6) sim_rate=11837 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 13:08:54 2016
GPGPU-Sim uArch: cycles simulated: 201500  inst.: 2331104 (ipc=11.6) sim_rate=11833 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 13:08:55 2016
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 2338336 (ipc=11.5) sim_rate=11809 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 13:08:56 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(57,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 203500  inst.: 2347008 (ipc=11.5) sim_rate=11794 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 13:08:57 2016
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 2360352 (ipc=11.5) sim_rate=11801 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 13:08:58 2016
GPGPU-Sim uArch: cycles simulated: 206000  inst.: 2369952 (ipc=11.5) sim_rate=11790 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 13:08:59 2016
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 2379264 (ipc=11.5) sim_rate=11778 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 13:09:00 2016
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 2388672 (ipc=11.5) sim_rate=11766 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 13:09:01 2016
GPGPU-Sim uArch: cycles simulated: 209500  inst.: 2402432 (ipc=11.5) sim_rate=11776 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 13:09:02 2016
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 2411104 (ipc=11.5) sim_rate=11761 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 13:09:03 2016
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 2419648 (ipc=11.4) sim_rate=11745 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 13:09:04 2016
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 2429600 (ipc=11.4) sim_rate=11737 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 13:09:05 2016
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 2438176 (ipc=11.4) sim_rate=11722 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 13:09:06 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(4,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 2447008 (ipc=11.4) sim_rate=11708 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 13:09:07 2016
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 2456256 (ipc=11.4) sim_rate=11696 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 13:09:08 2016
GPGPU-Sim uArch: cycles simulated: 216500  inst.: 2464896 (ipc=11.4) sim_rate=11681 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 13:09:09 2016
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 2474240 (ipc=11.4) sim_rate=11670 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 13:09:10 2016
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 2484064 (ipc=11.4) sim_rate=11662 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 13:09:11 2016
GPGPU-Sim uArch: cycles simulated: 219500  inst.: 2491360 (ipc=11.4) sim_rate=11641 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 13:09:12 2016
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 2501312 (ipc=11.3) sim_rate=11634 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 13:09:13 2016
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 2510912 (ipc=11.3) sim_rate=11624 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 13:09:14 2016
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 2526240 (ipc=11.3) sim_rate=11641 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 13:09:15 2016
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 2535200 (ipc=11.3) sim_rate=11629 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 13:09:16 2016
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 2544320 (ipc=11.3) sim_rate=11617 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 13:09:17 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(72,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 2553440 (ipc=11.3) sim_rate=11606 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 13:09:18 2016
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 2563040 (ipc=11.3) sim_rate=11597 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 13:09:19 2016
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 2570784 (ipc=11.3) sim_rate=11580 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 13:09:20 2016
GPGPU-Sim uArch: cycles simulated: 228500  inst.: 2577376 (ipc=11.3) sim_rate=11557 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 13:09:21 2016
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 2585408 (ipc=11.3) sim_rate=11542 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 13:09:22 2016
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 2593952 (ipc=11.3) sim_rate=11528 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 13:09:23 2016
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 2601536 (ipc=11.2) sim_rate=11511 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 13:09:24 2016
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 2610432 (ipc=11.2) sim_rate=11499 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 13:09:25 2016
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 2620704 (ipc=11.2) sim_rate=11494 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 13:09:26 2016
GPGPU-Sim uArch: cycles simulated: 234500  inst.: 2630400 (ipc=11.2) sim_rate=11486 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 13:09:27 2016
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 2639904 (ipc=11.2) sim_rate=11477 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 13:09:28 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(46,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 2648928 (ipc=11.2) sim_rate=11467 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 13:09:29 2016
GPGPU-Sim uArch: cycles simulated: 237500  inst.: 2658016 (ipc=11.2) sim_rate=11456 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 13:09:30 2016
GPGPU-Sim uArch: cycles simulated: 238500  inst.: 2667072 (ipc=11.2) sim_rate=11446 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 13:09:31 2016
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 2676480 (ipc=11.2) sim_rate=11437 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 13:09:32 2016
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 2686560 (ipc=11.2) sim_rate=11432 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 13:09:33 2016
GPGPU-Sim uArch: cycles simulated: 241500  inst.: 2696288 (ipc=11.2) sim_rate=11424 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 13:09:34 2016
GPGPU-Sim uArch: cycles simulated: 242500  inst.: 2706208 (ipc=11.2) sim_rate=11418 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 13:09:35 2016
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 2716928 (ipc=11.2) sim_rate=11415 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 13:09:36 2016
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 2726912 (ipc=11.2) sim_rate=11409 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 13:09:37 2016
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 2734528 (ipc=11.1) sim_rate=11393 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 13:09:38 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(73,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 2745696 (ipc=11.1) sim_rate=11392 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 13:09:39 2016
GPGPU-Sim uArch: cycles simulated: 247500  inst.: 2755104 (ipc=11.1) sim_rate=11384 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 13:09:40 2016
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 2763040 (ipc=11.1) sim_rate=11370 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 13:09:41 2016
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 2772992 (ipc=11.1) sim_rate=11364 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 13:09:42 2016
GPGPU-Sim uArch: cycles simulated: 250500  inst.: 2783616 (ipc=11.1) sim_rate=11361 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 13:09:43 2016
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 2794784 (ipc=11.1) sim_rate=11360 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 13:09:44 2016
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 2803072 (ipc=11.1) sim_rate=11348 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 13:09:45 2016
GPGPU-Sim uArch: cycles simulated: 253500  inst.: 2813312 (ipc=11.1) sim_rate=11344 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 13:09:46 2016
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 2822496 (ipc=11.1) sim_rate=11335 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 13:09:47 2016
GPGPU-Sim uArch: cycles simulated: 255500  inst.: 2833024 (ipc=11.1) sim_rate=11332 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 13:09:48 2016
GPGPU-Sim uArch: cycles simulated: 256500  inst.: 2842272 (ipc=11.1) sim_rate=11323 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 13:09:49 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(74,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 257500  inst.: 2852576 (ipc=11.1) sim_rate=11319 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 13:09:50 2016
GPGPU-Sim uArch: cycles simulated: 258500  inst.: 2861408 (ipc=11.1) sim_rate=11309 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 13:09:51 2016
GPGPU-Sim uArch: cycles simulated: 259500  inst.: 2870976 (ipc=11.1) sim_rate=11303 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 13:09:52 2016
GPGPU-Sim uArch: cycles simulated: 260500  inst.: 2878304 (ipc=11.0) sim_rate=11287 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 13:09:53 2016
GPGPU-Sim uArch: cycles simulated: 261500  inst.: 2886944 (ipc=11.0) sim_rate=11277 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 13:09:54 2016
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 2897536 (ipc=11.0) sim_rate=11274 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 13:09:55 2016
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 2906016 (ipc=11.0) sim_rate=11263 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 13:09:56 2016
GPGPU-Sim uArch: cycles simulated: 264500  inst.: 2914816 (ipc=11.0) sim_rate=11254 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 13:09:57 2016
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 2923648 (ipc=11.0) sim_rate=11244 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 13:09:58 2016
GPGPU-Sim uArch: cycles simulated: 266500  inst.: 2931712 (ipc=11.0) sim_rate=11232 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 13:09:59 2016
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 2941696 (ipc=11.0) sim_rate=11227 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 13:10:00 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(85,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 2949184 (ipc=11.0) sim_rate=11213 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 13:10:01 2016
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 2959072 (ipc=11.0) sim_rate=11208 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 13:10:02 2016
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 2968096 (ipc=11.0) sim_rate=11200 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 13:10:03 2016
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 2977600 (ipc=11.0) sim_rate=11193 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 13:10:04 2016
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 2987392 (ipc=11.0) sim_rate=11188 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 13:10:05 2016
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 2995712 (ipc=11.0) sim_rate=11178 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 13:10:06 2016
GPGPU-Sim uArch: cycles simulated: 274500  inst.: 3005312 (ipc=10.9) sim_rate=11172 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 13:10:07 2016
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 3014976 (ipc=10.9) sim_rate=11166 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 13:10:08 2016
GPGPU-Sim uArch: cycles simulated: 276500  inst.: 3024256 (ipc=10.9) sim_rate=11159 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 13:10:09 2016
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 3032992 (ipc=10.9) sim_rate=11150 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 13:10:10 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(63,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 3043456 (ipc=10.9) sim_rate=11148 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 13:10:11 2016
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 3052352 (ipc=10.9) sim_rate=11139 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 13:10:12 2016
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 3061376 (ipc=10.9) sim_rate=11132 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 13:10:13 2016
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 3075744 (ipc=10.9) sim_rate=11144 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 13:10:14 2016
GPGPU-Sim uArch: cycles simulated: 283000  inst.: 3084032 (ipc=10.9) sim_rate=11133 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 13:10:15 2016
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 3092768 (ipc=10.9) sim_rate=11125 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 13:10:16 2016
GPGPU-Sim uArch: cycles simulated: 285000  inst.: 3101248 (ipc=10.9) sim_rate=11115 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 13:10:17 2016
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 3111520 (ipc=10.9) sim_rate=11112 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 13:10:18 2016
GPGPU-Sim uArch: cycles simulated: 287500  inst.: 3124800 (ipc=10.9) sim_rate=11120 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 13:10:19 2016
GPGPU-Sim uArch: cycles simulated: 288500  inst.: 3132896 (ipc=10.9) sim_rate=11109 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 13:10:20 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(65,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 289500  inst.: 3143552 (ipc=10.9) sim_rate=11107 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 13:10:21 2016
GPGPU-Sim uArch: cycles simulated: 290500  inst.: 3152384 (ipc=10.9) sim_rate=11099 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 13:10:22 2016
GPGPU-Sim uArch: cycles simulated: 291500  inst.: 3160864 (ipc=10.8) sim_rate=11090 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 13:10:23 2016
GPGPU-Sim uArch: cycles simulated: 292500  inst.: 3170304 (ipc=10.8) sim_rate=11084 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 13:10:24 2016
GPGPU-Sim uArch: cycles simulated: 293500  inst.: 3179904 (ipc=10.8) sim_rate=11079 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 13:10:25 2016
GPGPU-Sim uArch: cycles simulated: 294500  inst.: 3189216 (ipc=10.8) sim_rate=11073 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 13:10:26 2016
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 3197184 (ipc=10.8) sim_rate=11062 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 13:10:27 2016
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 3211040 (ipc=10.8) sim_rate=11072 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 13:10:28 2016
GPGPU-Sim uArch: cycles simulated: 298000  inst.: 3220768 (ipc=10.8) sim_rate=11067 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 13:10:29 2016
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 3231648 (ipc=10.8) sim_rate=11067 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 13:10:30 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(82,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 300000  inst.: 3241664 (ipc=10.8) sim_rate=11063 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 13:10:31 2016
GPGPU-Sim uArch: cycles simulated: 301000  inst.: 3248672 (ipc=10.8) sim_rate=11049 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 13:10:32 2016
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 3261600 (ipc=10.8) sim_rate=11056 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 13:10:33 2016
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 3271872 (ipc=10.8) sim_rate=11053 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 13:10:34 2016
GPGPU-Sim uArch: cycles simulated: 304500  inst.: 3280736 (ipc=10.8) sim_rate=11046 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 13:10:35 2016
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 3290528 (ipc=10.8) sim_rate=11042 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 13:10:36 2016
GPGPU-Sim uArch: cycles simulated: 306500  inst.: 3299456 (ipc=10.8) sim_rate=11034 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 13:10:37 2016
GPGPU-Sim uArch: cycles simulated: 307500  inst.: 3308672 (ipc=10.8) sim_rate=11028 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 13:10:38 2016
GPGPU-Sim uArch: cycles simulated: 308500  inst.: 3318240 (ipc=10.8) sim_rate=11024 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 13:10:39 2016
GPGPU-Sim uArch: cycles simulated: 309500  inst.: 3327008 (ipc=10.7) sim_rate=11016 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 13:10:40 2016
GPGPU-Sim uArch: cycles simulated: 310500  inst.: 3336256 (ipc=10.7) sim_rate=11010 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 13:10:41 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(73,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 311500  inst.: 3346656 (ipc=10.7) sim_rate=11008 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 13:10:42 2016
GPGPU-Sim uArch: cycles simulated: 312500  inst.: 3355072 (ipc=10.7) sim_rate=11000 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 13:10:43 2016
GPGPU-Sim uArch: cycles simulated: 313500  inst.: 3363872 (ipc=10.7) sim_rate=10993 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 13:10:44 2016
GPGPU-Sim uArch: cycles simulated: 314500  inst.: 3373216 (ipc=10.7) sim_rate=10987 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 13:10:45 2016
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 3385568 (ipc=10.7) sim_rate=10992 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 13:10:46 2016
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 3395520 (ipc=10.7) sim_rate=10988 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 13:10:47 2016
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 3405184 (ipc=10.7) sim_rate=10984 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 13:10:48 2016
GPGPU-Sim uArch: cycles simulated: 319000  inst.: 3414144 (ipc=10.7) sim_rate=10977 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 13:10:49 2016
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 3422592 (ipc=10.7) sim_rate=10969 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 13:10:50 2016
GPGPU-Sim uArch: cycles simulated: 321000  inst.: 3430848 (ipc=10.7) sim_rate=10961 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 13:10:51 2016
GPGPU-Sim uArch: cycles simulated: 322000  inst.: 3440448 (ipc=10.7) sim_rate=10956 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 13:10:52 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(65,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 323000  inst.: 3450080 (ipc=10.7) sim_rate=10952 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 13:10:53 2016
GPGPU-Sim uArch: cycles simulated: 324000  inst.: 3459776 (ipc=10.7) sim_rate=10948 (inst/sec) elapsed = 0:0:05:16 / Tue Mar 22 13:10:54 2016
GPGPU-Sim uArch: cycles simulated: 325000  inst.: 3467104 (ipc=10.7) sim_rate=10937 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 13:10:55 2016
GPGPU-Sim uArch: cycles simulated: 326000  inst.: 3476992 (ipc=10.7) sim_rate=10933 (inst/sec) elapsed = 0:0:05:18 / Tue Mar 22 13:10:56 2016
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 3486848 (ipc=10.7) sim_rate=10930 (inst/sec) elapsed = 0:0:05:19 / Tue Mar 22 13:10:57 2016
GPGPU-Sim uArch: cycles simulated: 328500  inst.: 3500704 (ipc=10.7) sim_rate=10939 (inst/sec) elapsed = 0:0:05:20 / Tue Mar 22 13:10:58 2016
GPGPU-Sim uArch: cycles simulated: 329500  inst.: 3510016 (ipc=10.7) sim_rate=10934 (inst/sec) elapsed = 0:0:05:21 / Tue Mar 22 13:10:59 2016
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 3519072 (ipc=10.6) sim_rate=10928 (inst/sec) elapsed = 0:0:05:22 / Tue Mar 22 13:11:00 2016
GPGPU-Sim uArch: cycles simulated: 331500  inst.: 3527296 (ipc=10.6) sim_rate=10920 (inst/sec) elapsed = 0:0:05:23 / Tue Mar 22 13:11:01 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(5,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 333000  inst.: 3540896 (ipc=10.6) sim_rate=10928 (inst/sec) elapsed = 0:0:05:24 / Tue Mar 22 13:11:02 2016
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 3550208 (ipc=10.6) sim_rate=10923 (inst/sec) elapsed = 0:0:05:25 / Tue Mar 22 13:11:03 2016
GPGPU-Sim uArch: cycles simulated: 335000  inst.: 3558432 (ipc=10.6) sim_rate=10915 (inst/sec) elapsed = 0:0:05:26 / Tue Mar 22 13:11:04 2016
GPGPU-Sim uArch: cycles simulated: 336000  inst.: 3568480 (ipc=10.6) sim_rate=10912 (inst/sec) elapsed = 0:0:05:27 / Tue Mar 22 13:11:05 2016
GPGPU-Sim uArch: cycles simulated: 337500  inst.: 3582784 (ipc=10.6) sim_rate=10923 (inst/sec) elapsed = 0:0:05:28 / Tue Mar 22 13:11:06 2016
GPGPU-Sim uArch: cycles simulated: 338500  inst.: 3591392 (ipc=10.6) sim_rate=10916 (inst/sec) elapsed = 0:0:05:29 / Tue Mar 22 13:11:07 2016
GPGPU-Sim uArch: cycles simulated: 340000  inst.: 3607040 (ipc=10.6) sim_rate=10930 (inst/sec) elapsed = 0:0:05:30 / Tue Mar 22 13:11:08 2016
GPGPU-Sim uArch: cycles simulated: 341000  inst.: 3615552 (ipc=10.6) sim_rate=10923 (inst/sec) elapsed = 0:0:05:31 / Tue Mar 22 13:11:09 2016
GPGPU-Sim uArch: cycles simulated: 342000  inst.: 3623904 (ipc=10.6) sim_rate=10915 (inst/sec) elapsed = 0:0:05:32 / Tue Mar 22 13:11:10 2016
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 3633280 (ipc=10.6) sim_rate=10910 (inst/sec) elapsed = 0:0:05:33 / Tue Mar 22 13:11:11 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(29,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 3642880 (ipc=10.6) sim_rate=10906 (inst/sec) elapsed = 0:0:05:34 / Tue Mar 22 13:11:12 2016
GPGPU-Sim uArch: cycles simulated: 345500  inst.: 3656864 (ipc=10.6) sim_rate=10916 (inst/sec) elapsed = 0:0:05:35 / Tue Mar 22 13:11:13 2016
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 3666624 (ipc=10.6) sim_rate=10912 (inst/sec) elapsed = 0:0:05:36 / Tue Mar 22 13:11:14 2016
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 3680192 (ipc=10.6) sim_rate=10920 (inst/sec) elapsed = 0:0:05:37 / Tue Mar 22 13:11:15 2016
GPGPU-Sim uArch: cycles simulated: 349500  inst.: 3695328 (ipc=10.6) sim_rate=10932 (inst/sec) elapsed = 0:0:05:38 / Tue Mar 22 13:11:16 2016
GPGPU-Sim uArch: cycles simulated: 350500  inst.: 3704320 (ipc=10.6) sim_rate=10927 (inst/sec) elapsed = 0:0:05:39 / Tue Mar 22 13:11:17 2016
GPGPU-Sim uArch: cycles simulated: 351500  inst.: 3712480 (ipc=10.6) sim_rate=10919 (inst/sec) elapsed = 0:0:05:40 / Tue Mar 22 13:11:18 2016
GPGPU-Sim uArch: cycles simulated: 353000  inst.: 3729504 (ipc=10.6) sim_rate=10936 (inst/sec) elapsed = 0:0:05:41 / Tue Mar 22 13:11:19 2016
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 3738624 (ipc=10.6) sim_rate=10931 (inst/sec) elapsed = 0:0:05:42 / Tue Mar 22 13:11:20 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(80,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 355000  inst.: 3747936 (ipc=10.6) sim_rate=10926 (inst/sec) elapsed = 0:0:05:43 / Tue Mar 22 13:11:21 2016
GPGPU-Sim uArch: cycles simulated: 356500  inst.: 3762432 (ipc=10.6) sim_rate=10937 (inst/sec) elapsed = 0:0:05:44 / Tue Mar 22 13:11:22 2016
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 3770720 (ipc=10.5) sim_rate=10929 (inst/sec) elapsed = 0:0:05:45 / Tue Mar 22 13:11:23 2016
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 3781888 (ipc=10.5) sim_rate=10930 (inst/sec) elapsed = 0:0:05:46 / Tue Mar 22 13:11:24 2016
GPGPU-Sim uArch: cycles simulated: 360000  inst.: 3794880 (ipc=10.5) sim_rate=10936 (inst/sec) elapsed = 0:0:05:47 / Tue Mar 22 13:11:25 2016
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 3808320 (ipc=10.5) sim_rate=10943 (inst/sec) elapsed = 0:0:05:48 / Tue Mar 22 13:11:26 2016
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 3822944 (ipc=10.5) sim_rate=10953 (inst/sec) elapsed = 0:0:05:49 / Tue Mar 22 13:11:27 2016
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 3832192 (ipc=10.5) sim_rate=10949 (inst/sec) elapsed = 0:0:05:50 / Tue Mar 22 13:11:28 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(20,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 3841888 (ipc=10.5) sim_rate=10945 (inst/sec) elapsed = 0:0:05:51 / Tue Mar 22 13:11:29 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (365015,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(365016,0)
GPGPU-Sim uArch: cycles simulated: 366500  inst.: 3855840 (ipc=10.5) sim_rate=10954 (inst/sec) elapsed = 0:0:05:52 / Tue Mar 22 13:11:30 2016
GPGPU-Sim uArch: cycles simulated: 368000  inst.: 3870560 (ipc=10.5) sim_rate=10964 (inst/sec) elapsed = 0:0:05:53 / Tue Mar 22 13:11:31 2016
GPGPU-Sim uArch: cycles simulated: 369000  inst.: 3880256 (ipc=10.5) sim_rate=10961 (inst/sec) elapsed = 0:0:05:54 / Tue Mar 22 13:11:32 2016
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 3894144 (ipc=10.5) sim_rate=10969 (inst/sec) elapsed = 0:0:05:55 / Tue Mar 22 13:11:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (370641,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(370642,0)
GPGPU-Sim uArch: cycles simulated: 371500  inst.: 3903616 (ipc=10.5) sim_rate=10965 (inst/sec) elapsed = 0:0:05:56 / Tue Mar 22 13:11:34 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (371898,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(371899,0)
GPGPU-Sim uArch: cycles simulated: 372500  inst.: 3916032 (ipc=10.5) sim_rate=10969 (inst/sec) elapsed = 0:0:05:57 / Tue Mar 22 13:11:35 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (372932,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(372933,0)
GPGPU-Sim uArch: cycles simulated: 374000  inst.: 3933024 (ipc=10.5) sim_rate=10986 (inst/sec) elapsed = 0:0:05:58 / Tue Mar 22 13:11:36 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(27,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 3948800 (ipc=10.5) sim_rate=10999 (inst/sec) elapsed = 0:0:05:59 / Tue Mar 22 13:11:37 2016
GPGPU-Sim uArch: cycles simulated: 376500  inst.: 3957600 (ipc=10.5) sim_rate=10993 (inst/sec) elapsed = 0:0:06:00 / Tue Mar 22 13:11:38 2016
GPGPU-Sim uArch: cycles simulated: 377500  inst.: 3967360 (ipc=10.5) sim_rate=10989 (inst/sec) elapsed = 0:0:06:01 / Tue Mar 22 13:11:39 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (377649,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(377650,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378263,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(378264,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378749,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(378750,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (378988,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(378989,0)
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 3985760 (ipc=10.5) sim_rate=11010 (inst/sec) elapsed = 0:0:06:02 / Tue Mar 22 13:11:40 2016
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 3998816 (ipc=10.5) sim_rate=11016 (inst/sec) elapsed = 0:0:06:03 / Tue Mar 22 13:11:41 2016
GPGPU-Sim uArch: cycles simulated: 381000  inst.: 4011648 (ipc=10.5) sim_rate=11021 (inst/sec) elapsed = 0:0:06:04 / Tue Mar 22 13:11:42 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (381597,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(381598,0)
GPGPU-Sim uArch: cycles simulated: 382500  inst.: 4030112 (ipc=10.5) sim_rate=11041 (inst/sec) elapsed = 0:0:06:05 / Tue Mar 22 13:11:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (382840,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(382841,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(99,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 4040896 (ipc=10.5) sim_rate=11040 (inst/sec) elapsed = 0:0:06:06 / Tue Mar 22 13:11:44 2016
GPGPU-Sim uArch: cycles simulated: 384500  inst.: 4052704 (ipc=10.5) sim_rate=11042 (inst/sec) elapsed = 0:0:06:07 / Tue Mar 22 13:11:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (384551,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(384552,0)
GPGPU-Sim uArch: cycles simulated: 386000  inst.: 4069568 (ipc=10.5) sim_rate=11058 (inst/sec) elapsed = 0:0:06:08 / Tue Mar 22 13:11:46 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (386435,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(386436,0)
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 4081088 (ipc=10.5) sim_rate=11059 (inst/sec) elapsed = 0:0:06:09 / Tue Mar 22 13:11:47 2016
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 4090848 (ipc=10.5) sim_rate=11056 (inst/sec) elapsed = 0:0:06:10 / Tue Mar 22 13:11:48 2016
GPGPU-Sim uArch: cycles simulated: 389000  inst.: 4101376 (ipc=10.5) sim_rate=11054 (inst/sec) elapsed = 0:0:06:11 / Tue Mar 22 13:11:49 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (389650,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(389651,0)
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 4115968 (ipc=10.5) sim_rate=11064 (inst/sec) elapsed = 0:0:06:12 / Tue Mar 22 13:11:50 2016
GPGPU-Sim uArch: cycles simulated: 391500  inst.: 4125920 (ipc=10.5) sim_rate=11061 (inst/sec) elapsed = 0:0:06:13 / Tue Mar 22 13:11:51 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(43,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 393000  inst.: 4141824 (ipc=10.5) sim_rate=11074 (inst/sec) elapsed = 0:0:06:14 / Tue Mar 22 13:11:52 2016
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 4151744 (ipc=10.5) sim_rate=11071 (inst/sec) elapsed = 0:0:06:15 / Tue Mar 22 13:11:53 2016
GPGPU-Sim uArch: cycles simulated: 395500  inst.: 4165120 (ipc=10.5) sim_rate=11077 (inst/sec) elapsed = 0:0:06:16 / Tue Mar 22 13:11:54 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395940,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(395941,0)
GPGPU-Sim uArch: cycles simulated: 397000  inst.: 4179904 (ipc=10.5) sim_rate=11087 (inst/sec) elapsed = 0:0:06:17 / Tue Mar 22 13:11:55 2016
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 4189248 (ipc=10.5) sim_rate=11082 (inst/sec) elapsed = 0:0:06:18 / Tue Mar 22 13:11:56 2016
GPGPU-Sim uArch: cycles simulated: 399500  inst.: 4204608 (ipc=10.5) sim_rate=11093 (inst/sec) elapsed = 0:0:06:19 / Tue Mar 22 13:11:57 2016
GPGPU-Sim uArch: cycles simulated: 400500  inst.: 4213152 (ipc=10.5) sim_rate=11087 (inst/sec) elapsed = 0:0:06:20 / Tue Mar 22 13:11:58 2016
GPGPU-Sim uArch: cycles simulated: 402000  inst.: 4227872 (ipc=10.5) sim_rate=11096 (inst/sec) elapsed = 0:0:06:21 / Tue Mar 22 13:11:59 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(16,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 403000  inst.: 4236320 (ipc=10.5) sim_rate=11089 (inst/sec) elapsed = 0:0:06:22 / Tue Mar 22 13:12:00 2016
GPGPU-Sim uArch: cycles simulated: 404500  inst.: 4250752 (ipc=10.5) sim_rate=11098 (inst/sec) elapsed = 0:0:06:23 / Tue Mar 22 13:12:01 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (405419,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(405420,0)
GPGPU-Sim uArch: cycles simulated: 405500  inst.: 4262400 (ipc=10.5) sim_rate=11100 (inst/sec) elapsed = 0:0:06:24 / Tue Mar 22 13:12:02 2016
GPGPU-Sim uArch: cycles simulated: 407000  inst.: 4277376 (ipc=10.5) sim_rate=11110 (inst/sec) elapsed = 0:0:06:25 / Tue Mar 22 13:12:03 2016
GPGPU-Sim uArch: cycles simulated: 408000  inst.: 4285824 (ipc=10.5) sim_rate=11103 (inst/sec) elapsed = 0:0:06:26 / Tue Mar 22 13:12:04 2016
GPGPU-Sim uArch: cycles simulated: 409500  inst.: 4301504 (ipc=10.5) sim_rate=11114 (inst/sec) elapsed = 0:0:06:27 / Tue Mar 22 13:12:05 2016
GPGPU-Sim uArch: cycles simulated: 411000  inst.: 4312704 (ipc=10.5) sim_rate=11115 (inst/sec) elapsed = 0:0:06:28 / Tue Mar 22 13:12:06 2016
GPGPU-Sim uArch: cycles simulated: 412000  inst.: 4323008 (ipc=10.5) sim_rate=11113 (inst/sec) elapsed = 0:0:06:29 / Tue Mar 22 13:12:07 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(20,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 413500  inst.: 4336544 (ipc=10.5) sim_rate=11119 (inst/sec) elapsed = 0:0:06:30 / Tue Mar 22 13:12:08 2016
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 4345600 (ipc=10.5) sim_rate=11114 (inst/sec) elapsed = 0:0:06:31 / Tue Mar 22 13:12:09 2016
GPGPU-Sim uArch: cycles simulated: 415500  inst.: 4353312 (ipc=10.5) sim_rate=11105 (inst/sec) elapsed = 0:0:06:32 / Tue Mar 22 13:12:10 2016
GPGPU-Sim uArch: cycles simulated: 416500  inst.: 4363520 (ipc=10.5) sim_rate=11103 (inst/sec) elapsed = 0:0:06:33 / Tue Mar 22 13:12:11 2016
GPGPU-Sim uArch: cycles simulated: 418000  inst.: 4377792 (ipc=10.5) sim_rate=11111 (inst/sec) elapsed = 0:0:06:34 / Tue Mar 22 13:12:12 2016
GPGPU-Sim uArch: cycles simulated: 419000  inst.: 4388064 (ipc=10.5) sim_rate=11109 (inst/sec) elapsed = 0:0:06:35 / Tue Mar 22 13:12:13 2016
GPGPU-Sim uArch: cycles simulated: 420000  inst.: 4396864 (ipc=10.5) sim_rate=11103 (inst/sec) elapsed = 0:0:06:36 / Tue Mar 22 13:12:14 2016
GPGPU-Sim uArch: cycles simulated: 421000  inst.: 4407968 (ipc=10.5) sim_rate=11103 (inst/sec) elapsed = 0:0:06:37 / Tue Mar 22 13:12:15 2016
GPGPU-Sim uArch: cycles simulated: 422500  inst.: 4420416 (ipc=10.5) sim_rate=11106 (inst/sec) elapsed = 0:0:06:38 / Tue Mar 22 13:12:16 2016
GPGPU-Sim uArch: cycles simulated: 423500  inst.: 4429856 (ipc=10.5) sim_rate=11102 (inst/sec) elapsed = 0:0:06:39 / Tue Mar 22 13:12:17 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(25,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 424500  inst.: 4439392 (ipc=10.5) sim_rate=11098 (inst/sec) elapsed = 0:0:06:40 / Tue Mar 22 13:12:18 2016
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 4448000 (ipc=10.5) sim_rate=11092 (inst/sec) elapsed = 0:0:06:41 / Tue Mar 22 13:12:19 2016
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 4461952 (ipc=10.4) sim_rate=11099 (inst/sec) elapsed = 0:0:06:42 / Tue Mar 22 13:12:20 2016
GPGPU-Sim uArch: cycles simulated: 428000  inst.: 4471328 (ipc=10.4) sim_rate=11095 (inst/sec) elapsed = 0:0:06:43 / Tue Mar 22 13:12:21 2016
GPGPU-Sim uArch: cycles simulated: 429000  inst.: 4481152 (ipc=10.4) sim_rate=11091 (inst/sec) elapsed = 0:0:06:44 / Tue Mar 22 13:12:22 2016
GPGPU-Sim uArch: cycles simulated: 430500  inst.: 4495520 (ipc=10.4) sim_rate=11100 (inst/sec) elapsed = 0:0:06:45 / Tue Mar 22 13:12:23 2016
GPGPU-Sim uArch: cycles simulated: 431500  inst.: 4503904 (ipc=10.4) sim_rate=11093 (inst/sec) elapsed = 0:0:06:46 / Tue Mar 22 13:12:24 2016
GPGPU-Sim uArch: cycles simulated: 432500  inst.: 4513920 (ipc=10.4) sim_rate=11090 (inst/sec) elapsed = 0:0:06:47 / Tue Mar 22 13:12:25 2016
GPGPU-Sim uArch: cycles simulated: 434000  inst.: 4528896 (ipc=10.4) sim_rate=11100 (inst/sec) elapsed = 0:0:06:48 / Tue Mar 22 13:12:26 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(102,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 435000  inst.: 4537888 (ipc=10.4) sim_rate=11095 (inst/sec) elapsed = 0:0:06:49 / Tue Mar 22 13:12:27 2016
GPGPU-Sim uArch: cycles simulated: 436000  inst.: 4546944 (ipc=10.4) sim_rate=11090 (inst/sec) elapsed = 0:0:06:50 / Tue Mar 22 13:12:28 2016
GPGPU-Sim uArch: cycles simulated: 437500  inst.: 4561888 (ipc=10.4) sim_rate=11099 (inst/sec) elapsed = 0:0:06:51 / Tue Mar 22 13:12:29 2016
GPGPU-Sim uArch: cycles simulated: 438500  inst.: 4570784 (ipc=10.4) sim_rate=11094 (inst/sec) elapsed = 0:0:06:52 / Tue Mar 22 13:12:30 2016
GPGPU-Sim uArch: cycles simulated: 440000  inst.: 4584448 (ipc=10.4) sim_rate=11100 (inst/sec) elapsed = 0:0:06:53 / Tue Mar 22 13:12:31 2016
GPGPU-Sim uArch: cycles simulated: 441000  inst.: 4595328 (ipc=10.4) sim_rate=11099 (inst/sec) elapsed = 0:0:06:54 / Tue Mar 22 13:12:32 2016
GPGPU-Sim uArch: cycles simulated: 442000  inst.: 4604768 (ipc=10.4) sim_rate=11095 (inst/sec) elapsed = 0:0:06:55 / Tue Mar 22 13:12:33 2016
GPGPU-Sim uArch: cycles simulated: 443500  inst.: 4618304 (ipc=10.4) sim_rate=11101 (inst/sec) elapsed = 0:0:06:56 / Tue Mar 22 13:12:34 2016
GPGPU-Sim uArch: cycles simulated: 444500  inst.: 4627136 (ipc=10.4) sim_rate=11096 (inst/sec) elapsed = 0:0:06:57 / Tue Mar 22 13:12:35 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(95,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 4641504 (ipc=10.4) sim_rate=11104 (inst/sec) elapsed = 0:0:06:58 / Tue Mar 22 13:12:36 2016
GPGPU-Sim uArch: cycles simulated: 447000  inst.: 4650496 (ipc=10.4) sim_rate=11099 (inst/sec) elapsed = 0:0:06:59 / Tue Mar 22 13:12:37 2016
GPGPU-Sim uArch: cycles simulated: 448500  inst.: 4663808 (ipc=10.4) sim_rate=11104 (inst/sec) elapsed = 0:0:07:00 / Tue Mar 22 13:12:38 2016
GPGPU-Sim uArch: cycles simulated: 449500  inst.: 4675488 (ipc=10.4) sim_rate=11105 (inst/sec) elapsed = 0:0:07:01 / Tue Mar 22 13:12:39 2016
GPGPU-Sim uArch: cycles simulated: 451000  inst.: 4690208 (ipc=10.4) sim_rate=11114 (inst/sec) elapsed = 0:0:07:02 / Tue Mar 22 13:12:40 2016
GPGPU-Sim uArch: cycles simulated: 452000  inst.: 4699936 (ipc=10.4) sim_rate=11110 (inst/sec) elapsed = 0:0:07:03 / Tue Mar 22 13:12:41 2016
GPGPU-Sim uArch: cycles simulated: 453500  inst.: 4715936 (ipc=10.4) sim_rate=11122 (inst/sec) elapsed = 0:0:07:04 / Tue Mar 22 13:12:42 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (453730,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(453731,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(41,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 4731840 (ipc=10.4) sim_rate=11133 (inst/sec) elapsed = 0:0:07:05 / Tue Mar 22 13:12:43 2016
GPGPU-Sim uArch: cycles simulated: 456500  inst.: 4748544 (ipc=10.4) sim_rate=11146 (inst/sec) elapsed = 0:0:07:06 / Tue Mar 22 13:12:44 2016
GPGPU-Sim uArch: cycles simulated: 457500  inst.: 4758304 (ipc=10.4) sim_rate=11143 (inst/sec) elapsed = 0:0:07:07 / Tue Mar 22 13:12:45 2016
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 4773088 (ipc=10.4) sim_rate=11152 (inst/sec) elapsed = 0:0:07:08 / Tue Mar 22 13:12:46 2016
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 4781824 (ipc=10.4) sim_rate=11146 (inst/sec) elapsed = 0:0:07:09 / Tue Mar 22 13:12:47 2016
GPGPU-Sim uArch: cycles simulated: 461000  inst.: 4790336 (ipc=10.4) sim_rate=11140 (inst/sec) elapsed = 0:0:07:10 / Tue Mar 22 13:12:48 2016
GPGPU-Sim uArch: cycles simulated: 462500  inst.: 4804704 (ipc=10.4) sim_rate=11147 (inst/sec) elapsed = 0:0:07:11 / Tue Mar 22 13:12:49 2016
GPGPU-Sim uArch: cycles simulated: 464000  inst.: 4818560 (ipc=10.4) sim_rate=11154 (inst/sec) elapsed = 0:0:07:12 / Tue Mar 22 13:12:50 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (464437,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(464438,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(30,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 4832704 (ipc=10.4) sim_rate=11160 (inst/sec) elapsed = 0:0:07:13 / Tue Mar 22 13:12:51 2016
GPGPU-Sim uArch: cycles simulated: 467000  inst.: 4847168 (ipc=10.4) sim_rate=11168 (inst/sec) elapsed = 0:0:07:14 / Tue Mar 22 13:12:52 2016
GPGPU-Sim uArch: cycles simulated: 468000  inst.: 4856096 (ipc=10.4) sim_rate=11163 (inst/sec) elapsed = 0:0:07:15 / Tue Mar 22 13:12:53 2016
GPGPU-Sim uArch: cycles simulated: 469500  inst.: 4870240 (ipc=10.4) sim_rate=11170 (inst/sec) elapsed = 0:0:07:16 / Tue Mar 22 13:12:54 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (470640,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(470641,0)
GPGPU-Sim uArch: cycles simulated: 471000  inst.: 4885088 (ipc=10.4) sim_rate=11178 (inst/sec) elapsed = 0:0:07:17 / Tue Mar 22 13:12:55 2016
GPGPU-Sim uArch: cycles simulated: 472000  inst.: 4894432 (ipc=10.4) sim_rate=11174 (inst/sec) elapsed = 0:0:07:18 / Tue Mar 22 13:12:56 2016
GPGPU-Sim uArch: cycles simulated: 473000  inst.: 4905408 (ipc=10.4) sim_rate=11174 (inst/sec) elapsed = 0:0:07:19 / Tue Mar 22 13:12:57 2016
GPGPU-Sim uArch: cycles simulated: 474500  inst.: 4920608 (ipc=10.4) sim_rate=11183 (inst/sec) elapsed = 0:0:07:20 / Tue Mar 22 13:12:58 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (474898,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(474899,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (474966,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(474967,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(39,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 476000  inst.: 4938272 (ipc=10.4) sim_rate=11197 (inst/sec) elapsed = 0:0:07:21 / Tue Mar 22 13:12:59 2016
GPGPU-Sim uArch: cycles simulated: 477000  inst.: 4948320 (ipc=10.4) sim_rate=11195 (inst/sec) elapsed = 0:0:07:22 / Tue Mar 22 13:13:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (477410,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(477411,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (478135,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(478136,0)
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 4965696 (ipc=10.4) sim_rate=11209 (inst/sec) elapsed = 0:0:07:23 / Tue Mar 22 13:13:01 2016
GPGPU-Sim uArch: cycles simulated: 480000  inst.: 4982464 (ipc=10.4) sim_rate=11221 (inst/sec) elapsed = 0:0:07:24 / Tue Mar 22 13:13:02 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (480081,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(480082,0)
GPGPU-Sim uArch: cycles simulated: 481000  inst.: 4994016 (ipc=10.4) sim_rate=11222 (inst/sec) elapsed = 0:0:07:25 / Tue Mar 22 13:13:03 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (481037,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(481038,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (481097,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(481098,0)
GPGPU-Sim uArch: cycles simulated: 482000  inst.: 5006432 (ipc=10.4) sim_rate=11225 (inst/sec) elapsed = 0:0:07:26 / Tue Mar 22 13:13:04 2016
GPGPU-Sim uArch: cycles simulated: 483500  inst.: 5024704 (ipc=10.4) sim_rate=11240 (inst/sec) elapsed = 0:0:07:27 / Tue Mar 22 13:13:05 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(107,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 485000  inst.: 5038208 (ipc=10.4) sim_rate=11246 (inst/sec) elapsed = 0:0:07:28 / Tue Mar 22 13:13:06 2016
GPGPU-Sim uArch: cycles simulated: 486000  inst.: 5047968 (ipc=10.4) sim_rate=11242 (inst/sec) elapsed = 0:0:07:29 / Tue Mar 22 13:13:07 2016
GPGPU-Sim uArch: cycles simulated: 487500  inst.: 5062240 (ipc=10.4) sim_rate=11249 (inst/sec) elapsed = 0:0:07:30 / Tue Mar 22 13:13:08 2016
GPGPU-Sim uArch: cycles simulated: 488500  inst.: 5071616 (ipc=10.4) sim_rate=11245 (inst/sec) elapsed = 0:0:07:31 / Tue Mar 22 13:13:09 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (488920,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(488921,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (489659,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(489660,0)
GPGPU-Sim uArch: cycles simulated: 490000  inst.: 5087872 (ipc=10.4) sim_rate=11256 (inst/sec) elapsed = 0:0:07:32 / Tue Mar 22 13:13:10 2016
GPGPU-Sim uArch: cycles simulated: 491000  inst.: 5097344 (ipc=10.4) sim_rate=11252 (inst/sec) elapsed = 0:0:07:33 / Tue Mar 22 13:13:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (491675,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(491676,0)
GPGPU-Sim uArch: cycles simulated: 492500  inst.: 5115264 (ipc=10.4) sim_rate=11267 (inst/sec) elapsed = 0:0:07:34 / Tue Mar 22 13:13:12 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(113,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 494000  inst.: 5130208 (ipc=10.4) sim_rate=11275 (inst/sec) elapsed = 0:0:07:35 / Tue Mar 22 13:13:13 2016
GPGPU-Sim uArch: cycles simulated: 495000  inst.: 5139808 (ipc=10.4) sim_rate=11271 (inst/sec) elapsed = 0:0:07:36 / Tue Mar 22 13:13:14 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (495856,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(495857,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (495874,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(495875,0)
GPGPU-Sim uArch: cycles simulated: 496500  inst.: 5157248 (ipc=10.4) sim_rate=11285 (inst/sec) elapsed = 0:0:07:37 / Tue Mar 22 13:13:15 2016
GPGPU-Sim uArch: cycles simulated: 498000  inst.: 5174432 (ipc=10.4) sim_rate=11297 (inst/sec) elapsed = 0:0:07:38 / Tue Mar 22 13:13:16 2016
GPGPU-Sim uArch: cycles simulated: 499000  inst.: 5185024 (ipc=10.4) sim_rate=11296 (inst/sec) elapsed = 0:0:07:39 / Tue Mar 22 13:13:17 2016
GPGPU-Sim uArch: cycles simulated: 500500  inst.: 5197856 (ipc=10.4) sim_rate=11299 (inst/sec) elapsed = 0:0:07:40 / Tue Mar 22 13:13:18 2016
GPGPU-Sim uArch: cycles simulated: 501500  inst.: 5207744 (ipc=10.4) sim_rate=11296 (inst/sec) elapsed = 0:0:07:41 / Tue Mar 22 13:13:19 2016
GPGPU-Sim uArch: cycles simulated: 502500  inst.: 5216768 (ipc=10.4) sim_rate=11291 (inst/sec) elapsed = 0:0:07:42 / Tue Mar 22 13:13:20 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(109,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 503500  inst.: 5226688 (ipc=10.4) sim_rate=11288 (inst/sec) elapsed = 0:0:07:43 / Tue Mar 22 13:13:21 2016
GPGPU-Sim uArch: cycles simulated: 505000  inst.: 5240032 (ipc=10.4) sim_rate=11293 (inst/sec) elapsed = 0:0:07:44 / Tue Mar 22 13:13:22 2016
GPGPU-Sim uArch: cycles simulated: 506000  inst.: 5249504 (ipc=10.4) sim_rate=11289 (inst/sec) elapsed = 0:0:07:45 / Tue Mar 22 13:13:23 2016
GPGPU-Sim uArch: cycles simulated: 507500  inst.: 5263584 (ipc=10.4) sim_rate=11295 (inst/sec) elapsed = 0:0:07:46 / Tue Mar 22 13:13:24 2016
GPGPU-Sim uArch: cycles simulated: 508500  inst.: 5273312 (ipc=10.4) sim_rate=11291 (inst/sec) elapsed = 0:0:07:47 / Tue Mar 22 13:13:25 2016
GPGPU-Sim uArch: cycles simulated: 509500  inst.: 5282208 (ipc=10.4) sim_rate=11286 (inst/sec) elapsed = 0:0:07:48 / Tue Mar 22 13:13:26 2016
GPGPU-Sim uArch: cycles simulated: 511000  inst.: 5295872 (ipc=10.4) sim_rate=11291 (inst/sec) elapsed = 0:0:07:49 / Tue Mar 22 13:13:27 2016
GPGPU-Sim uArch: cycles simulated: 512000  inst.: 5306208 (ipc=10.4) sim_rate=11289 (inst/sec) elapsed = 0:0:07:50 / Tue Mar 22 13:13:28 2016
GPGPU-Sim uArch: cycles simulated: 513000  inst.: 5315392 (ipc=10.4) sim_rate=11285 (inst/sec) elapsed = 0:0:07:51 / Tue Mar 22 13:13:29 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(38,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 514500  inst.: 5330432 (ipc=10.4) sim_rate=11293 (inst/sec) elapsed = 0:0:07:52 / Tue Mar 22 13:13:30 2016
GPGPU-Sim uArch: cycles simulated: 515500  inst.: 5339744 (ipc=10.4) sim_rate=11289 (inst/sec) elapsed = 0:0:07:53 / Tue Mar 22 13:13:31 2016
GPGPU-Sim uArch: cycles simulated: 517000  inst.: 5353600 (ipc=10.4) sim_rate=11294 (inst/sec) elapsed = 0:0:07:54 / Tue Mar 22 13:13:32 2016
GPGPU-Sim uArch: cycles simulated: 518000  inst.: 5362336 (ipc=10.4) sim_rate=11289 (inst/sec) elapsed = 0:0:07:55 / Tue Mar 22 13:13:33 2016
GPGPU-Sim uArch: cycles simulated: 519500  inst.: 5376704 (ipc=10.3) sim_rate=11295 (inst/sec) elapsed = 0:0:07:56 / Tue Mar 22 13:13:34 2016
GPGPU-Sim uArch: cycles simulated: 520500  inst.: 5385120 (ipc=10.3) sim_rate=11289 (inst/sec) elapsed = 0:0:07:57 / Tue Mar 22 13:13:35 2016
GPGPU-Sim uArch: cycles simulated: 522000  inst.: 5398784 (ipc=10.3) sim_rate=11294 (inst/sec) elapsed = 0:0:07:58 / Tue Mar 22 13:13:36 2016
