{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607311943289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607311943296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 11:32:23 2020 " "Processing started: Mon Dec 07 11:32:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607311943296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607311943296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7task1 -c lab7task1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7task1 -c lab7task1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607311943296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607311943854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607311943854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_7.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_10 " "Found entity 1: LFSR_10" {  } { { "LFSR_7.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/task1/LFSR_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607311952826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607311952826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7task1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7task1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7task1 " "Found entity 1: lab7task1" {  } { { "lab7task1.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/task1/lab7task1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607311952831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607311952831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/huang/onedrive - imperial college london/circuit and system/fpga lab bakup/e2_circuit_system/mylib/spi2dac.v/spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/huang/onedrive - imperial college london/circuit and system/fpga lab bakup/e2_circuit_system/mylib/spi2dac.v/spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "../../mylib/spi2dac.v/spi2dac.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/spi2dac.v/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607311952836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607311952836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/huang/onedrive - imperial college london/circuit and system/fpga lab bakup/e2_circuit_system/mylib/clktick.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/huang/onedrive - imperial college london/circuit and system/fpga lab bakup/e2_circuit_system/mylib/clktick.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick " "Found entity 1: clktick" {  } { { "../../mylib/clktick.v" "" { Text "C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/clktick.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607311952843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607311952843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7task1 " "Elaborating entity \"lab7task1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607311952872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick clktick:GEN_10K " "Elaborating entity \"clktick\" for hierarchy \"clktick:GEN_10K\"" {  } { { "lab7task1.v" "GEN_10K" { Text "C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/task1/lab7task1.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607311952876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_10 LFSR_10:psrb " "Elaborating entity \"LFSR_10\" for hierarchy \"LFSR_10:psrb\"" {  } { { "lab7task1.v" "psrb" { Text "C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/task1/lab7task1.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607311952880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:dac " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:dac\"" {  } { { "lab7task1.v" "dac" { Text "C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/task1/lab7task1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607311952882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607311953437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607311954046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607311954046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607311954265 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607311954265 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607311954265 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607311954265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607311954300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 11:32:34 2020 " "Processing ended: Mon Dec 07 11:32:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607311954300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607311954300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607311954300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607311954300 ""}
