#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 11 14:08:52 2022
# Process ID: 6448
# Current directory: D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7956 D:\nanosat\CREME_DIGITAL\I2C\test_I2C_1\test_I2C_1.xpr
# Log file: D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/vivado.log
# Journal file: D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.191 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_slave_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I2C_PERIPHERAL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/wishbone_master.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WISHBONE_MASTER'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_PERIPHERAL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 11 14:11:14 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG i2c_slave; stop condition detected at                 1000
WARNING: "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" Line 350: Timing violation in scope /tb_I2C_PERIPHERAL/simulateur_slave/TChk350_86 at time 1 ns $setup (posedge scl,posedge sda &&& scl,normal_tsu_sto) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1109.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_slave_model
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_PERIPHERAL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 11 14:14:25 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG i2c_slave; stop condition detected at                 1000
WARNING: "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" Line 350: Timing violation in scope /tb_I2C_PERIPHERAL/simulateur_slave/TChk350_86 at time 1 ns $setup (posedge scl,posedge sda &&& scl,normal_tsu_sto) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1109.191 ; gain = 0.000
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_slave_model
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_PERIPHERAL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 11 14:22:43 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1723.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG i2c_slave; stop condition detected at                 1000
WARNING: "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" Line 350: Timing violation in scope /tb_I2C_PERIPHERAL/simulateur_slave/TChk350_86 at time 1 ns $setup (posedge scl,posedge sda &&& scl,normal_tsu_sto) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_slave_model
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_PERIPHERAL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 11 14:24:45 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.648 ; gain = 0.000
run 10ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_slave_model
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1723.648 ; gain = 0.000
run 10ms
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: I2C_PERIPHERAL
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'I2C_PERIPHERAL' [D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_PERIPHERAL.vhdl:57]
INFO: [Synth 8-3491] module 'i2c_master_top' declared at 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_top.v:78' bound to instance 'i2c_top_1' of component 'i2c_master_top' [D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_PERIPHERAL.vhdl:196]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_top' [D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_top.v:78]
	Parameter ARST_LVL bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'i2c_master_byte_ctrl' [D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_byte_ctrl.v:75]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'i2c_master_bit_ctrl' [D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_bit_ctrl.v:143]
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_bit_ctrl' (1#1) [D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_byte_ctrl' (2#1) [D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_top' (3#1) [D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_top.v:78]
INFO: [Synth 8-3491] module 'WISHBONE_MASTER' declared at 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/wishbone_master.vhdl:36' bound to instance 'driver_1' of component 'WISHBONE_MASTER' [D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_PERIPHERAL.vhdl:217]
INFO: [Synth 8-638] synthesizing module 'WISHBONE_MASTER' [D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/wishbone_master.vhdl:59]
INFO: [Synth 8-256] done synthesizing module 'WISHBONE_MASTER' (4#1) [D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/wishbone_master.vhdl:59]
INFO: [Synth 8-226] default block is never used [D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_PERIPHERAL.vhdl:277]
INFO: [Synth 8-256] done synthesizing module 'I2C_PERIPHERAL' (5#1) [D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_PERIPHERAL.vhdl:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.836 ; gain = 24.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1755.598 ; gain = 31.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1755.598 ; gain = 31.949
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1755.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1869.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1978.691 ; gain = 255.043
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1978.691 ; gain = 255.043
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 15:21:42 2022...
