$date
	Sun Oct 23 08:13:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#90141
b100 !
1"
#90142
b100 &
b100 %
1$
#90143
0"
#90146
b10 &
b10 %
#90150
b1 &
1#
b1 %
#90154
b0 &
b0 %
0#
0$
#1031261
b11010 !
1"
#1031262
b11010 &
b11010 %
1$
#1031263
0"
#1031266
b1101 &
b1101 %
#1031270
b101000 &
b101000 %
#1031274
b10100 &
b10100 %
#1031278
b1010 &
b1010 %
#1031282
b101 &
b101 %
#1031286
b10000 &
b10000 %
#1031290
b1000 &
b1000 %
#1031294
b100 &
b100 %
#1031298
b10 &
b10 %
#1031302
b1 &
1#
b1 %
#1031306
b0 &
b0 %
0#
0$
#2046007
b10101 !
1"
#2046010
b10101 &
b10101 %
1$
#2046011
0"
#2046014
b1000000 &
b1000000 %
#2046018
b100000 &
b100000 %
#2046022
b10000 &
b10000 %
#2046026
b1000 &
b1000 %
#2046030
b100 &
b100 %
#2046034
b10 &
b10 %
#2046038
b1 &
1#
b1 %
#2046042
b0 &
b0 %
0#
0$
#4500012
