{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 02:44:32 2017 " "Info: Processing started: Thu Apr 27 02:44:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/alu.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 alu_test " "Info: Found entity 2: alu_test" {  } { { "alu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/alu.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluControl " "Info: Found entity 1: aluControl" {  } { { "aluControl.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/aluControl.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 alu_c_test " "Info: Found entity 2: alu_c_test" {  } { { "aluControl.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/aluControl.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 control_test " "Info: Found entity 2: control_test" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 112 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"main\";  expecting \"<=\", or \"=\" cpu.v(127) " "Error (10170): Verilog HDL syntax error at cpu.v(127) near text \"main\";  expecting \"<=\", or \"=\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 127 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "main_test cpu.v(116) " "Error (10112): Ignored design unit \"main_test\" at cpu.v(116) due to previous errors" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 116 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file cpu.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Info: Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/dataMemory.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mem_test " "Info: Found entity 2: mem_test" {  } { { "dataMemory.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/dataMemory.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file exmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Info: Found entity 1: EXMEM" {  } { { "EXMEM.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/EXMEM.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file idex.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Info: Found entity 1: IDEX" {  } { { "IDEX.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/IDEX.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file ifid.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Info: Found entity 1: IFID" {  } { { "IFID.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/IFID.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 test " "Info: Found entity 2: test" {  } { { "IFID.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/IFID.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Info: Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/instructionMemory.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 instr_tst " "Info: Found entity 2: instr_tst" {  } { { "instructionMemory.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/instructionMemory.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memwb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Info: Found entity 1: MEMWB" {  } { { "MEMWB.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/MEMWB.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Info: Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/mux_32.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mux_32_tb " "Info: Found entity 2: mux_32_tb" {  } { { "mux_32.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/mux_32.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5 " "Info: Found entity 1: mux_5" {  } { { "mux_5.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/mux_5.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mux_5_tb " "Info: Found entity 2: mux_5_tb" {  } { { "mux_5.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/mux_5.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Info: Found entity 1: registers" {  } { { "registers.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/registers.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rg_test " "Info: Found entity 2: rg_test" {  } { { "registers.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/registers.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Error: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 27 02:44:33 2017 " "Error: Processing ended: Thu Apr 27 02:44:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
