

================================================================
== Vivado HLS Report for 'normalise'
================================================================
* Date:           Tue Dec  5 11:58:44 2017

* Version:        2017.3.1 (Build 2033595 on Fri Oct 20 14:40:16 MDT 2017)
* Project:        MadgwickAHRS
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.35|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  118|  118|  118|  118|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- SumOfSquare     |   48|   48|        16|          -|          -|     3|    no    |
        |- calculateQ1to3  |   16|   16|         8|          -|          -|     2|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	18  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	2  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / (!exitcond)
	71  / (exitcond)
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	63  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [4 x float]* %in_r, i64 0, i64 0"
ST_1 : Operation 79 [1/1] (1.76ns)   --->   "br label %1" [MadgwickAHRS.cpp:209]

 <State 2> : 2.32ns
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%i = phi i3 [ 1, %0 ], [ %i_1, %2 ]"
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%SumOfSquare = phi float [ 0.000000e+00, %0 ], [ %SumOfSquare_2, %2 ]"
ST_2 : Operation 82 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %i, -4" [MadgwickAHRS.cpp:209]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %_ifconv, label %2" [MadgwickAHRS.cpp:209]
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = zext i3 %i to i64" [MadgwickAHRS.cpp:210]
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%in_addr_1 = getelementptr [4 x float]* %in_r, i64 0, i64 %tmp_1" [MadgwickAHRS.cpp:210]
ST_2 : Operation 87 [2/2] (2.32ns)   --->   "%in_load_1 = load float* %in_addr_1, align 4" [MadgwickAHRS.cpp:210]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 88 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i, 1" [MadgwickAHRS.cpp:209]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [2/2] (2.32ns)   --->   "%in_load = load float* %in_addr, align 4" [MadgwickAHRS.cpp:212]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 3> : 2.32ns
ST_3 : Operation 90 [1/2] (2.32ns)   --->   "%in_load_1 = load float* %in_addr_1, align 4" [MadgwickAHRS.cpp:210]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 4> : 4.35ns
ST_4 : Operation 91 [5/5] (4.35ns)   --->   "%tmp_2 = fmul float %in_load_1, %in_load_1" [MadgwickAHRS.cpp:210]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 4.35ns
ST_5 : Operation 92 [4/5] (4.35ns)   --->   "%tmp_2 = fmul float %in_load_1, %in_load_1" [MadgwickAHRS.cpp:210]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 4.35ns
ST_6 : Operation 93 [3/5] (4.35ns)   --->   "%tmp_2 = fmul float %in_load_1, %in_load_1" [MadgwickAHRS.cpp:210]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 4.35ns
ST_7 : Operation 94 [2/5] (4.35ns)   --->   "%tmp_2 = fmul float %in_load_1, %in_load_1" [MadgwickAHRS.cpp:210]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 4.35ns
ST_8 : Operation 95 [1/5] (4.35ns)   --->   "%tmp_2 = fmul float %in_load_1, %in_load_1" [MadgwickAHRS.cpp:210]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 4.35ns
ST_9 : Operation 96 [9/9] (4.34ns)   --->   "%SumOfSquare_2 = fadd float %SumOfSquare, %tmp_2" [MadgwickAHRS.cpp:210]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 4.35ns
ST_10 : Operation 97 [8/9] (4.34ns)   --->   "%SumOfSquare_2 = fadd float %SumOfSquare, %tmp_2" [MadgwickAHRS.cpp:210]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 4.35ns
ST_11 : Operation 98 [7/9] (4.34ns)   --->   "%SumOfSquare_2 = fadd float %SumOfSquare, %tmp_2" [MadgwickAHRS.cpp:210]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 4.35ns
ST_12 : Operation 99 [6/9] (4.34ns)   --->   "%SumOfSquare_2 = fadd float %SumOfSquare, %tmp_2" [MadgwickAHRS.cpp:210]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 4.35ns
ST_13 : Operation 100 [5/9] (4.34ns)   --->   "%SumOfSquare_2 = fadd float %SumOfSquare, %tmp_2" [MadgwickAHRS.cpp:210]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 4.35ns
ST_14 : Operation 101 [4/9] (4.34ns)   --->   "%SumOfSquare_2 = fadd float %SumOfSquare, %tmp_2" [MadgwickAHRS.cpp:210]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 4.35ns
ST_15 : Operation 102 [3/9] (4.34ns)   --->   "%SumOfSquare_2 = fadd float %SumOfSquare, %tmp_2" [MadgwickAHRS.cpp:210]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 4.35ns
ST_16 : Operation 103 [2/9] (4.34ns)   --->   "%SumOfSquare_2 = fadd float %SumOfSquare, %tmp_2" [MadgwickAHRS.cpp:210]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 4.35ns
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [MadgwickAHRS.cpp:209]
ST_17 : Operation 105 [1/9] (4.34ns)   --->   "%SumOfSquare_2 = fadd float %SumOfSquare, %tmp_2" [MadgwickAHRS.cpp:210]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "br label %1" [MadgwickAHRS.cpp:209]

 <State 18> : 2.32ns
ST_18 : Operation 107 [1/2] (2.32ns)   --->   "%in_load = load float* %in_addr, align 4" [MadgwickAHRS.cpp:212]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 19> : 4.35ns
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%in_load_to_int = bitcast float %in_load to i32" [MadgwickAHRS.cpp:212]
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_load_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:212]
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %in_load_to_int to i23" [MadgwickAHRS.cpp:212]
ST_19 : Operation 111 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp, -1" [MadgwickAHRS.cpp:212]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_12, 0" [MadgwickAHRS.cpp:212]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [4/4] (2.73ns)   --->   "%tmp_6 = fcmp oeq float %in_load, 0.000000e+00" [MadgwickAHRS.cpp:212]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 114 [5/5] (4.35ns)   --->   "%tmp_5 = fmul float %in_load, %in_load" [MadgwickAHRS.cpp:213]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 4.35ns
ST_20 : Operation 115 [3/4] (2.73ns)   --->   "%tmp_6 = fcmp oeq float %in_load, 0.000000e+00" [MadgwickAHRS.cpp:212]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 116 [4/5] (4.35ns)   --->   "%tmp_5 = fmul float %in_load, %in_load" [MadgwickAHRS.cpp:213]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 4.35ns
ST_21 : Operation 117 [2/4] (2.73ns)   --->   "%tmp_6 = fcmp oeq float %in_load, 0.000000e+00" [MadgwickAHRS.cpp:212]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 118 [3/5] (4.35ns)   --->   "%tmp_5 = fmul float %in_load, %in_load" [MadgwickAHRS.cpp:213]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 4.35ns
ST_22 : Operation 119 [1/4] (2.73ns)   --->   "%tmp_6 = fcmp oeq float %in_load, 0.000000e+00" [MadgwickAHRS.cpp:212]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 120 [2/5] (4.35ns)   --->   "%tmp_5 = fmul float %in_load, %in_load" [MadgwickAHRS.cpp:213]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 4.35ns
ST_23 : Operation 121 [1/5] (4.35ns)   --->   "%tmp_5 = fmul float %in_load, %in_load" [MadgwickAHRS.cpp:213]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 4.35ns
ST_24 : Operation 122 [9/9] (4.34ns)   --->   "%SumOfSquare_3 = fadd float %SumOfSquare, %tmp_5" [MadgwickAHRS.cpp:213]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 4.35ns
ST_25 : Operation 123 [8/9] (4.34ns)   --->   "%SumOfSquare_3 = fadd float %SumOfSquare, %tmp_5" [MadgwickAHRS.cpp:213]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 4.35ns
ST_26 : Operation 124 [7/9] (4.34ns)   --->   "%SumOfSquare_3 = fadd float %SumOfSquare, %tmp_5" [MadgwickAHRS.cpp:213]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 4.35ns
ST_27 : Operation 125 [6/9] (4.34ns)   --->   "%SumOfSquare_3 = fadd float %SumOfSquare, %tmp_5" [MadgwickAHRS.cpp:213]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 4.35ns
ST_28 : Operation 126 [5/9] (4.34ns)   --->   "%SumOfSquare_3 = fadd float %SumOfSquare, %tmp_5" [MadgwickAHRS.cpp:213]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 4.35ns
ST_29 : Operation 127 [4/9] (4.34ns)   --->   "%SumOfSquare_3 = fadd float %SumOfSquare, %tmp_5" [MadgwickAHRS.cpp:213]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 4.35ns
ST_30 : Operation 128 [3/9] (4.34ns)   --->   "%SumOfSquare_3 = fadd float %SumOfSquare, %tmp_5" [MadgwickAHRS.cpp:213]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 4.35ns
ST_31 : Operation 129 [2/9] (4.34ns)   --->   "%SumOfSquare_3 = fadd float %SumOfSquare, %tmp_5" [MadgwickAHRS.cpp:213]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 4.35ns
ST_32 : Operation 130 [1/9] (4.34ns)   --->   "%SumOfSquare_3 = fadd float %SumOfSquare, %tmp_5" [MadgwickAHRS.cpp:213]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 1.37ns
ST_33 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node SumOfSquare_4)   --->   "%tmp_4 = or i1 %notrhs, %notlhs" [MadgwickAHRS.cpp:212]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node SumOfSquare_4)   --->   "%tmp_7 = and i1 %tmp_4, %tmp_6" [MadgwickAHRS.cpp:212]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 133 [1/1] (1.37ns) (out node of the LUT)   --->   "%SumOfSquare_4 = select i1 %tmp_7, float %SumOfSquare, float %SumOfSquare_3" [MadgwickAHRS.cpp:193->MadgwickAHRS.cpp:215]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 34> : 4.35ns
ST_34 : Operation 134 [5/5] (4.35ns)   --->   "%halfx = fmul float %SumOfSquare_4, 5.000000e-01" [MadgwickAHRS.cpp:194->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 135 [1/1] (0.00ns)   --->   "%y = bitcast float %SumOfSquare_4 to i32" [MadgwickAHRS.cpp:195->MadgwickAHRS.cpp:215]
ST_34 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %y, i32 1, i32 31)" [MadgwickAHRS.cpp:198->MadgwickAHRS.cpp:215]

 <State 35> : 4.35ns
ST_35 : Operation 137 [4/5] (4.35ns)   --->   "%halfx = fmul float %SumOfSquare_4, 5.000000e-01" [MadgwickAHRS.cpp:194->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 4.35ns
ST_36 : Operation 138 [3/5] (4.35ns)   --->   "%halfx = fmul float %SumOfSquare_4, 5.000000e-01" [MadgwickAHRS.cpp:194->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 4.35ns
ST_37 : Operation 139 [2/5] (4.35ns)   --->   "%halfx = fmul float %SumOfSquare_4, 5.000000e-01" [MadgwickAHRS.cpp:194->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 4.35ns
ST_38 : Operation 140 [1/5] (4.35ns)   --->   "%halfx = fmul float %SumOfSquare_4, 5.000000e-01" [MadgwickAHRS.cpp:194->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_8 = zext i31 %tmp_i to i32" [MadgwickAHRS.cpp:198->MadgwickAHRS.cpp:215]
ST_38 : Operation 142 [1/1] (2.55ns)   --->   "%y_2 = sub i32 1597463007, %tmp_8" [MadgwickAHRS.cpp:198->MadgwickAHRS.cpp:215]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 4.35ns
ST_39 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_i_6 = bitcast i32 %y_2 to float" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]
ST_39 : Operation 144 [5/5] (4.35ns)   --->   "%tmp_4_i = fmul float %halfx, %tmp_i_6" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 4.35ns
ST_40 : Operation 145 [4/5] (4.35ns)   --->   "%tmp_4_i = fmul float %halfx, %tmp_i_6" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 4.35ns
ST_41 : Operation 146 [3/5] (4.35ns)   --->   "%tmp_4_i = fmul float %halfx, %tmp_i_6" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 4.35ns
ST_42 : Operation 147 [2/5] (4.35ns)   --->   "%tmp_4_i = fmul float %halfx, %tmp_i_6" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 4.35ns
ST_43 : Operation 148 [1/5] (4.35ns)   --->   "%tmp_4_i = fmul float %halfx, %tmp_i_6" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 4.35ns
ST_44 : Operation 149 [5/5] (4.35ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %tmp_i_6" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 4.35ns
ST_45 : Operation 150 [4/5] (4.35ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %tmp_i_6" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 4.35ns
ST_46 : Operation 151 [3/5] (4.35ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %tmp_i_6" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 4.35ns
ST_47 : Operation 152 [2/5] (4.35ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %tmp_i_6" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 48> : 4.35ns
ST_48 : Operation 153 [1/5] (4.35ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %tmp_i_6" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 4.35ns
ST_49 : Operation 154 [9/9] (4.34ns)   --->   "%tmp_6_i = fsub float 1.500000e+00, %tmp_5_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 4.35ns
ST_50 : Operation 155 [8/9] (4.34ns)   --->   "%tmp_6_i = fsub float 1.500000e+00, %tmp_5_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 4.35ns
ST_51 : Operation 156 [7/9] (4.34ns)   --->   "%tmp_6_i = fsub float 1.500000e+00, %tmp_5_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 4.35ns
ST_52 : Operation 157 [6/9] (4.34ns)   --->   "%tmp_6_i = fsub float 1.500000e+00, %tmp_5_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 53> : 4.35ns
ST_53 : Operation 158 [5/9] (4.34ns)   --->   "%tmp_6_i = fsub float 1.500000e+00, %tmp_5_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 4.35ns
ST_54 : Operation 159 [4/9] (4.34ns)   --->   "%tmp_6_i = fsub float 1.500000e+00, %tmp_5_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 55> : 4.35ns
ST_55 : Operation 160 [3/9] (4.34ns)   --->   "%tmp_6_i = fsub float 1.500000e+00, %tmp_5_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 56> : 4.35ns
ST_56 : Operation 161 [2/9] (4.34ns)   --->   "%tmp_6_i = fsub float 1.500000e+00, %tmp_5_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 4.35ns
ST_57 : Operation 162 [1/9] (4.34ns)   --->   "%tmp_6_i = fsub float 1.500000e+00, %tmp_5_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 58> : 4.35ns
ST_58 : Operation 163 [5/5] (4.35ns)   --->   "%recipNorm = fmul float %tmp_i_6, %tmp_6_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 59> : 4.35ns
ST_59 : Operation 164 [4/5] (4.35ns)   --->   "%recipNorm = fmul float %tmp_i_6, %tmp_6_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 4.35ns
ST_60 : Operation 165 [3/5] (4.35ns)   --->   "%recipNorm = fmul float %tmp_i_6, %tmp_6_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 4.35ns
ST_61 : Operation 166 [2/5] (4.35ns)   --->   "%recipNorm = fmul float %tmp_i_6, %tmp_6_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 4.35ns
ST_62 : Operation 167 [1/5] (4.35ns)   --->   "%recipNorm = fmul float %tmp_i_6, %tmp_6_i" [MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 168 [1/1] (1.76ns)   --->   "br label %3" [MadgwickAHRS.cpp:216]

 <State 63> : 2.32ns
ST_63 : Operation 169 [1/1] (0.00ns)   --->   "%i1 = phi i2 [ 1, %_ifconv ], [ %i_2, %4 ]"
ST_63 : Operation 170 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %i1, -1" [MadgwickAHRS.cpp:216]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 171 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_63 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %_ifconv1, label %4" [MadgwickAHRS.cpp:216]
ST_63 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_9 = zext i2 %i1 to i64" [MadgwickAHRS.cpp:217]
ST_63 : Operation 174 [1/1] (0.00ns)   --->   "%in_addr_2 = getelementptr [4 x float]* %in_r, i64 0, i64 %tmp_9" [MadgwickAHRS.cpp:217]
ST_63 : Operation 175 [2/2] (2.32ns)   --->   "%in_load_3 = load float* %in_addr_2, align 4" [MadgwickAHRS.cpp:217]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_63 : Operation 176 [1/1] (1.56ns)   --->   "%i_2 = add i2 %i1, 1" [MadgwickAHRS.cpp:216]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 177 [2/2] (2.32ns)   --->   "%in_load_2 = load float* %in_addr, align 4" [MadgwickAHRS.cpp:219]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 64> : 2.32ns
ST_64 : Operation 178 [1/2] (2.32ns)   --->   "%in_load_3 = load float* %in_addr_2, align 4" [MadgwickAHRS.cpp:217]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 65> : 4.35ns
ST_65 : Operation 179 [5/5] (4.35ns)   --->   "%tmp_s = fmul float %in_load_3, %recipNorm" [MadgwickAHRS.cpp:217]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 66> : 4.35ns
ST_66 : Operation 180 [4/5] (4.35ns)   --->   "%tmp_s = fmul float %in_load_3, %recipNorm" [MadgwickAHRS.cpp:217]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 67> : 4.35ns
ST_67 : Operation 181 [3/5] (4.35ns)   --->   "%tmp_s = fmul float %in_load_3, %recipNorm" [MadgwickAHRS.cpp:217]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 68> : 4.35ns
ST_68 : Operation 182 [2/5] (4.35ns)   --->   "%tmp_s = fmul float %in_load_3, %recipNorm" [MadgwickAHRS.cpp:217]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 69> : 4.35ns
ST_69 : Operation 183 [1/5] (4.35ns)   --->   "%tmp_s = fmul float %in_load_3, %recipNorm" [MadgwickAHRS.cpp:217]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 70> : 2.32ns
ST_70 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1) nounwind" [MadgwickAHRS.cpp:216]
ST_70 : Operation 185 [1/1] (2.32ns)   --->   "store float %tmp_s, float* %in_addr_2, align 4" [MadgwickAHRS.cpp:217]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_70 : Operation 186 [1/1] (0.00ns)   --->   "br label %3" [MadgwickAHRS.cpp:216]

 <State 71> : 2.32ns
ST_71 : Operation 187 [1/2] (2.32ns)   --->   "%in_load_2 = load float* %in_addr, align 4" [MadgwickAHRS.cpp:219]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 72> : 4.35ns
ST_72 : Operation 188 [1/1] (0.00ns)   --->   "%in_load_2_to_int = bitcast float %in_load_2 to i32" [MadgwickAHRS.cpp:219]
ST_72 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_load_2_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:219]
ST_72 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %in_load_2_to_int to i23" [MadgwickAHRS.cpp:219]
ST_72 : Operation 191 [1/1] (1.55ns)   --->   "%notlhs5 = icmp ne i8 %tmp_10, -1" [MadgwickAHRS.cpp:219]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 192 [1/1] (2.44ns)   --->   "%notrhs6 = icmp eq i23 %tmp_16, 0" [MadgwickAHRS.cpp:219]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 193 [4/4] (2.73ns)   --->   "%tmp_13 = fcmp oeq float %in_load_2, 0.000000e+00" [MadgwickAHRS.cpp:219]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 194 [5/5] (4.35ns)   --->   "%tmp_3 = fmul float %in_load_2, %recipNorm" [MadgwickAHRS.cpp:220]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 73> : 4.35ns
ST_73 : Operation 195 [3/4] (2.73ns)   --->   "%tmp_13 = fcmp oeq float %in_load_2, 0.000000e+00" [MadgwickAHRS.cpp:219]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 196 [4/5] (4.35ns)   --->   "%tmp_3 = fmul float %in_load_2, %recipNorm" [MadgwickAHRS.cpp:220]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 74> : 4.35ns
ST_74 : Operation 197 [2/4] (2.73ns)   --->   "%tmp_13 = fcmp oeq float %in_load_2, 0.000000e+00" [MadgwickAHRS.cpp:219]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 198 [3/5] (4.35ns)   --->   "%tmp_3 = fmul float %in_load_2, %recipNorm" [MadgwickAHRS.cpp:220]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 75> : 4.35ns
ST_75 : Operation 199 [1/4] (2.73ns)   --->   "%tmp_13 = fcmp oeq float %in_load_2, 0.000000e+00" [MadgwickAHRS.cpp:219]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 200 [2/5] (4.35ns)   --->   "%tmp_3 = fmul float %in_load_2, %recipNorm" [MadgwickAHRS.cpp:220]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 76> : 4.35ns
ST_76 : Operation 201 [1/5] (4.35ns)   --->   "%tmp_3 = fmul float %in_load_2, %recipNorm" [MadgwickAHRS.cpp:220]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 77> : 3.69ns
ST_77 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%tmp_11 = or i1 %notrhs6, %notlhs5" [MadgwickAHRS.cpp:219]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%tmp_14 = and i1 %tmp_11, %tmp_13" [MadgwickAHRS.cpp:219]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 204 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge = select i1 %tmp_14, float 0.000000e+00, float %tmp_3" [MadgwickAHRS.cpp:219]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 205 [1/1] (2.32ns)   --->   "store float %storemerge, float* %in_addr, align 4" [MadgwickAHRS.cpp:222]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_77 : Operation 206 [1/1] (0.00ns)   --->   "ret void" [MadgwickAHRS.cpp:224]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', MadgwickAHRS.cpp:209) [5]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', MadgwickAHRS.cpp:209) [5]  (0 ns)
	'getelementptr' operation ('in_addr_1', MadgwickAHRS.cpp:210) [13]  (0 ns)
	'load' operation ('in_load_1', MadgwickAHRS.cpp:210) on array 'in_r' [14]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('in_load_1', MadgwickAHRS.cpp:210) on array 'in_r' [14]  (2.32 ns)

 <State 4>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', MadgwickAHRS.cpp:210) [15]  (4.35 ns)

 <State 5>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', MadgwickAHRS.cpp:210) [15]  (4.35 ns)

 <State 6>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', MadgwickAHRS.cpp:210) [15]  (4.35 ns)

 <State 7>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', MadgwickAHRS.cpp:210) [15]  (4.35 ns)

 <State 8>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', MadgwickAHRS.cpp:210) [15]  (4.35 ns)

 <State 9>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:210) [16]  (4.35 ns)

 <State 10>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:210) [16]  (4.35 ns)

 <State 11>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:210) [16]  (4.35 ns)

 <State 12>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:210) [16]  (4.35 ns)

 <State 13>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:210) [16]  (4.35 ns)

 <State 14>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:210) [16]  (4.35 ns)

 <State 15>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:210) [16]  (4.35 ns)

 <State 16>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:210) [16]  (4.35 ns)

 <State 17>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:210) [16]  (4.35 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'load' operation ('in_load', MadgwickAHRS.cpp:212) on array 'in_r' [20]  (2.32 ns)

 <State 19>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', MadgwickAHRS.cpp:213) [29]  (4.35 ns)

 <State 20>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', MadgwickAHRS.cpp:213) [29]  (4.35 ns)

 <State 21>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', MadgwickAHRS.cpp:213) [29]  (4.35 ns)

 <State 22>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', MadgwickAHRS.cpp:213) [29]  (4.35 ns)

 <State 23>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', MadgwickAHRS.cpp:213) [29]  (4.35 ns)

 <State 24>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:213) [30]  (4.35 ns)

 <State 25>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:213) [30]  (4.35 ns)

 <State 26>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:213) [30]  (4.35 ns)

 <State 27>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:213) [30]  (4.35 ns)

 <State 28>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:213) [30]  (4.35 ns)

 <State 29>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:213) [30]  (4.35 ns)

 <State 30>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:213) [30]  (4.35 ns)

 <State 31>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:213) [30]  (4.35 ns)

 <State 32>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('SumOfSquare', MadgwickAHRS.cpp:213) [30]  (4.35 ns)

 <State 33>: 1.37ns
The critical path consists of the following:
	'or' operation ('tmp_4', MadgwickAHRS.cpp:212) [26]  (0 ns)
	'and' operation ('tmp_7', MadgwickAHRS.cpp:212) [28]  (0 ns)
	'select' operation ('SumOfSquare', MadgwickAHRS.cpp:193->MadgwickAHRS.cpp:215) [31]  (1.37 ns)

 <State 34>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:194->MadgwickAHRS.cpp:215) [32]  (4.35 ns)

 <State 35>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:194->MadgwickAHRS.cpp:215) [32]  (4.35 ns)

 <State 36>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:194->MadgwickAHRS.cpp:215) [32]  (4.35 ns)

 <State 37>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:194->MadgwickAHRS.cpp:215) [32]  (4.35 ns)

 <State 38>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:194->MadgwickAHRS.cpp:215) [32]  (4.35 ns)

 <State 39>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [38]  (4.35 ns)

 <State 40>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [38]  (4.35 ns)

 <State 41>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [38]  (4.35 ns)

 <State 42>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [38]  (4.35 ns)

 <State 43>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [38]  (4.35 ns)

 <State 44>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [39]  (4.35 ns)

 <State 45>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [39]  (4.35 ns)

 <State 46>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [39]  (4.35 ns)

 <State 47>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [39]  (4.35 ns)

 <State 48>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [39]  (4.35 ns)

 <State 49>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [40]  (4.35 ns)

 <State 50>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [40]  (4.35 ns)

 <State 51>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [40]  (4.35 ns)

 <State 52>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [40]  (4.35 ns)

 <State 53>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [40]  (4.35 ns)

 <State 54>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [40]  (4.35 ns)

 <State 55>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [40]  (4.35 ns)

 <State 56>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [40]  (4.35 ns)

 <State 57>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [40]  (4.35 ns)

 <State 58>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [41]  (4.35 ns)

 <State 59>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [41]  (4.35 ns)

 <State 60>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [41]  (4.35 ns)

 <State 61>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [41]  (4.35 ns)

 <State 62>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:199->MadgwickAHRS.cpp:215) [41]  (4.35 ns)

 <State 63>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', MadgwickAHRS.cpp:216) [44]  (0 ns)
	'getelementptr' operation ('in_addr_2', MadgwickAHRS.cpp:217) [51]  (0 ns)
	'load' operation ('in_load_3', MadgwickAHRS.cpp:217) on array 'in_r' [52]  (2.32 ns)

 <State 64>: 2.32ns
The critical path consists of the following:
	'load' operation ('in_load_3', MadgwickAHRS.cpp:217) on array 'in_r' [52]  (2.32 ns)

 <State 65>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', MadgwickAHRS.cpp:217) [53]  (4.35 ns)

 <State 66>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', MadgwickAHRS.cpp:217) [53]  (4.35 ns)

 <State 67>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', MadgwickAHRS.cpp:217) [53]  (4.35 ns)

 <State 68>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', MadgwickAHRS.cpp:217) [53]  (4.35 ns)

 <State 69>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', MadgwickAHRS.cpp:217) [53]  (4.35 ns)

 <State 70>: 2.32ns
The critical path consists of the following:
	'store' operation (MadgwickAHRS.cpp:217) of variable 'tmp_s', MadgwickAHRS.cpp:217 on array 'in_r' [54]  (2.32 ns)

 <State 71>: 2.32ns
The critical path consists of the following:
	'load' operation ('in_load_2', MadgwickAHRS.cpp:219) on array 'in_r' [58]  (2.32 ns)

 <State 72>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', MadgwickAHRS.cpp:220) [67]  (4.35 ns)

 <State 73>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', MadgwickAHRS.cpp:220) [67]  (4.35 ns)

 <State 74>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', MadgwickAHRS.cpp:220) [67]  (4.35 ns)

 <State 75>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', MadgwickAHRS.cpp:220) [67]  (4.35 ns)

 <State 76>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', MadgwickAHRS.cpp:220) [67]  (4.35 ns)

 <State 77>: 3.69ns
The critical path consists of the following:
	'or' operation ('tmp_11', MadgwickAHRS.cpp:219) [64]  (0 ns)
	'and' operation ('tmp_14', MadgwickAHRS.cpp:219) [66]  (0 ns)
	'select' operation ('storemerge', MadgwickAHRS.cpp:219) [68]  (1.37 ns)
	'store' operation (MadgwickAHRS.cpp:222) of variable 'storemerge', MadgwickAHRS.cpp:219 on array 'in_r' [69]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
